-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "04/22/2022 09:40:32"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top_level IS
    PORT (
	clk : IN std_logic;
	to_writeData_sig_probe : BUFFER std_logic_vector(23 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	LED : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END top_level;

-- Design Ports Information
-- to_writeData_sig_probe[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[3]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[5]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[7]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[9]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[10]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[11]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[12]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[13]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[14]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[15]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[16]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[17]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[19]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[20]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[21]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[22]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_writeData_sig_probe[23]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top_level IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_to_writeData_sig_probe : std_logic_vector(23 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LED : std_logic_vector(9 DOWNTO 0);
SIGNAL \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \to_writeData_sig_probe[0]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[1]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[2]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[3]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[4]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[5]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[6]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[7]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[8]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[9]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[10]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[11]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[12]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[13]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[14]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[15]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[16]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[17]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[18]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[19]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[20]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[21]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[22]~output_o\ : std_logic;
SIGNAL \to_writeData_sig_probe[23]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \LED[0]~output_o\ : std_logic;
SIGNAL \LED[1]~output_o\ : std_logic;
SIGNAL \LED[2]~output_o\ : std_logic;
SIGNAL \LED[3]~output_o\ : std_logic;
SIGNAL \LED[4]~output_o\ : std_logic;
SIGNAL \LED[5]~output_o\ : std_logic;
SIGNAL \LED[6]~output_o\ : std_logic;
SIGNAL \LED[7]~output_o\ : std_logic;
SIGNAL \LED[8]~output_o\ : std_logic;
SIGNAL \LED[9]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \first_add|Add0~1\ : std_logic;
SIGNAL \first_add|Add0~3\ : std_logic;
SIGNAL \first_add|Add0~5\ : std_logic;
SIGNAL \first_add|Add0~7\ : std_logic;
SIGNAL \first_add|Add0~8_combout\ : std_logic;
SIGNAL \first_add|Add0~9\ : std_logic;
SIGNAL \first_add|Add0~10_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|PCOUT[7]~feeder_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|PCOUT[6]~feeder_combout\ : std_logic;
SIGNAL \first_add|Add0~6_combout\ : std_logic;
SIGNAL \first_add|Add0~4_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|PCOUT[4]~feeder_combout\ : std_logic;
SIGNAL \first_add|Add0~2_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|PCOUT[3]~feeder_combout\ : std_logic;
SIGNAL \first_add|Add0~0_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[2]~9\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[3]~11\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[4]~13\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[5]~15\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[6]~17\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[7]~18_combout\ : std_logic;
SIGNAL \MUX4|mux_out[7]~5_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[6]~16_combout\ : std_logic;
SIGNAL \MUX4|mux_out[6]~4_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation~8_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation~7_combout\ : std_logic;
SIGNAL \control_inst|Equal0~0_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation~11_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation[0]~5_combout\ : std_logic;
SIGNAL \ALUControl_inst|Equal0~0_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation[0]~6_combout\ : std_logic;
SIGNAL \ALU_inst|Mux0~0_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation~9_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation~10_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation[1]~2_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation[1]~3_combout\ : std_logic;
SIGNAL \ALUControl_inst|Operation[1]~4_combout\ : std_logic;
SIGNAL \ALU_inst|Mux3~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux3~3_combout\ : std_logic;
SIGNAL \ALU_inst|Mux3~7_combout\ : std_logic;
SIGNAL \IDEX_MUX_BOTTOM|mux_out[0]~3_combout\ : std_logic;
SIGNAL \instructionMemory_writeback|registerInfoOUT[0]~feeder_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|rdOUT[3]~feeder_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|rtOUT[3]~feeder_combout\ : std_logic;
SIGNAL \IDEX_MUX_BOTTOM|mux_out[3]~1_combout\ : std_logic;
SIGNAL \control_inst|Equal1~0_combout\ : std_logic;
SIGNAL \control_inst|Equal1~1_combout\ : std_logic;
SIGNAL \control_inst|RegWrite~1_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|regWriteOUT~q\ : std_logic;
SIGNAL \instructionExecution_Memory|regWriteOUT~q\ : std_logic;
SIGNAL \instructionMemory_writeback|regWriteOUT~q\ : std_logic;
SIGNAL \instructionDecode_Excecution|rtOUT[2]~feeder_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|rdOUT[2]~feeder_combout\ : std_logic;
SIGNAL \IDEX_MUX_BOTTOM|mux_out[2]~2_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|rtOUT[4]~feeder_combout\ : std_logic;
SIGNAL \IDEX_MUX_BOTTOM|mux_out[4]~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~0_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|rtOUT[1]~feeder_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|rdOUT[1]~feeder_combout\ : std_logic;
SIGNAL \IDEX_MUX_BOTTOM|mux_out[1]~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~9_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[0]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~35_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~39_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~37_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~38_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~36_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~25_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~26_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~28_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~27_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~29_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~20_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~21_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~23_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~24_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~22_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~30_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~32_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~34_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~33_combout\ : std_logic;
SIGNAL \registerFile_inst|U1|Ram0~31_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux31~20_combout\ : std_logic;
SIGNAL \control_inst|RegWrite~0_combout\ : std_logic;
SIGNAL \control_inst|ALUSrc~0_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|ALUSrcOUT~q\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux31~20_combout\ : std_logic;
SIGNAL \ALU_inst|Mux31~5_combout\ : std_logic;
SIGNAL \MUX2|mux_out[0]~31_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~0_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~2_cout\ : std_logic;
SIGNAL \ALU_inst|Add0~3_combout\ : std_logic;
SIGNAL \ALU_inst|Mux31~8_combout\ : std_logic;
SIGNAL \ALU_inst|Mux31~4_combout\ : std_logic;
SIGNAL \ALU_inst|Mux31~6_combout\ : std_logic;
SIGNAL \ALU_inst|Mux31~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux31~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~17_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[31]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux0~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[31]~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux0~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux0~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~95_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|memtoRegOUT~feeder_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|memtoRegOUT~q\ : std_logic;
SIGNAL \instructionExecution_Memory|memToRegOUT~feeder_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|memToRegOUT~q\ : std_logic;
SIGNAL \instructionMemory_writeback|memToRegOUT~q\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[0]~feeder_combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[2]~feeder_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|signExtendOUT[6]~feeder_combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[7]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~11_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[1]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux30~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[1]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux29~20_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~11_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[3]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux28~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[3]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux27~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[4]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux25~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[6]~feeder_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[7]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux22~20_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|signExtendOUT[9]~feeder_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~6_combout\ : std_logic;
SIGNAL \MUX2|mux_out[9]~22_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~29_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|signExtendOUT[8]~feeder_combout\ : std_logic;
SIGNAL \MUX2|mux_out[8]~23_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~26_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux23~20_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|signExtendOUT[7]~feeder_combout\ : std_logic;
SIGNAL \MUX2|mux_out[7]~24_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~23_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux24~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[6]~25_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~20_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~11_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[5]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux26~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[5]~26_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~17_combout\ : std_logic;
SIGNAL \MUX2|mux_out[4]~27_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~14_combout\ : std_logic;
SIGNAL \MUX2|mux_out[3]~28_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~11_combout\ : std_logic;
SIGNAL \MUX2|mux_out[2]~29_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~8_combout\ : std_logic;
SIGNAL \MUX2|mux_out[1]~30_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~5_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~4\ : std_logic;
SIGNAL \ALU_inst|Add0~7\ : std_logic;
SIGNAL \ALU_inst|Add0~10\ : std_logic;
SIGNAL \ALU_inst|Add0~13\ : std_logic;
SIGNAL \ALU_inst|Add0~16\ : std_logic;
SIGNAL \ALU_inst|Add0~19\ : std_logic;
SIGNAL \ALU_inst|Add0~22\ : std_logic;
SIGNAL \ALU_inst|Add0~25\ : std_logic;
SIGNAL \ALU_inst|Add0~28\ : std_logic;
SIGNAL \ALU_inst|Add0~30_combout\ : std_logic;
SIGNAL \ALU_inst|Mux3~4_combout\ : std_logic;
SIGNAL \ALU_inst|Mux22~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux22~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux22~combout\ : std_logic;
SIGNAL \MUX2|mux_out[13]~18_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~41_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux18~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[12]~19_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~38_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux19~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[11]~20_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~35_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~17_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[11]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux20~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[10]~21_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~32_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux21~20_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~31\ : std_logic;
SIGNAL \ALU_inst|Add0~34\ : std_logic;
SIGNAL \ALU_inst|Add0~37\ : std_logic;
SIGNAL \ALU_inst|Add0~40\ : std_logic;
SIGNAL \ALU_inst|Add0~42_combout\ : std_logic;
SIGNAL \ALU_inst|Mux18~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux18~3_combout\ : std_logic;
SIGNAL \ALU_inst|Mux18~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux18~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux18~combout\ : std_logic;
SIGNAL \MUX3|mux_out[13]~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux18~20_combout\ : std_logic;
SIGNAL \ALU_inst|Mux19~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux19~4_combout\ : std_logic;
SIGNAL \ALU_inst|Mux19~3_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~8_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~39_combout\ : std_logic;
SIGNAL \ALU_inst|Mux19~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[12]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[12]~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux19~20_combout\ : std_logic;
SIGNAL \ALU_inst|Mux20~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux20~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux20~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~36_combout\ : std_logic;
SIGNAL \ALU_inst|Mux20~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[11]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[11]~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux20~20_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~7_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~33_combout\ : std_logic;
SIGNAL \ALU_inst|Mux21~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux21~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux21~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[10]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[10]~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux21~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[10]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[9]~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux22~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[9]~feeder_combout\ : std_logic;
SIGNAL \ALU_inst|Mux23~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux23~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~27_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~5_combout\ : std_logic;
SIGNAL \ALU_inst|Mux23~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[8]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[8]~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux23~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[8]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[7]~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux24~20_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~4_combout\ : std_logic;
SIGNAL \ALU_inst|Mux24~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux24~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~24_combout\ : std_logic;
SIGNAL \ALU_inst|Mux24~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[6]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[6]~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux25~20_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~3_combout\ : std_logic;
SIGNAL \ALU_inst|Mux25~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux25~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~21_combout\ : std_logic;
SIGNAL \ALU_inst|Mux25~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[5]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[5]~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux26~20_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux26~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux26~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~18_combout\ : std_logic;
SIGNAL \ALU_inst|Mux26~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[4]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[4]~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux27~20_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~15_combout\ : std_logic;
SIGNAL \ALU_inst|Mux27~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux27~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux27~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux27~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[3]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[3]~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux28~20_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~12_combout\ : std_logic;
SIGNAL \ALU_inst|Mux28~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux28~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux28~combout\ : std_logic;
SIGNAL \MUX3|mux_out[2]~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux29~20_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~0_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~9_combout\ : std_logic;
SIGNAL \ALU_inst|Mux29~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux29~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux29~combout\ : std_logic;
SIGNAL \MUX3|mux_out[1]~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux30~20_combout\ : std_logic;
SIGNAL \ALU_inst|Mux30~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux30~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux30~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~6_combout\ : std_logic;
SIGNAL \ALU_inst|Mux30~combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~17_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[19]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux12~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[19]~12_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~59_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:26:REGX|Q[18]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux13~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[18]~13_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~56_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[17]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux14~20_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~53_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux15~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[16]~15_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~50_combout\ : std_logic;
SIGNAL \MUX2|mux_out[15]~16_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~47_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux16~20_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux17~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[14]~17_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~44_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~43\ : std_logic;
SIGNAL \ALU_inst|Add0~46\ : std_logic;
SIGNAL \ALU_inst|Add0~49\ : std_logic;
SIGNAL \ALU_inst|Add0~52\ : std_logic;
SIGNAL \ALU_inst|Add0~55\ : std_logic;
SIGNAL \ALU_inst|Add0~58\ : std_logic;
SIGNAL \ALU_inst|Add0~60_combout\ : std_logic;
SIGNAL \ALU_inst|Mux12~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux12~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux12~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux12~3_combout\ : std_logic;
SIGNAL \ALU_inst|Mux12~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[19]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux9~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[22]~9_combout\ : std_logic;
SIGNAL \ALU_inst|Mux9~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux9~1_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~12_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~68_combout\ : std_logic;
SIGNAL \MUX2|mux_out[21]~10_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~65_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux10~20_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux11~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[20]~11_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~62_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~61\ : std_logic;
SIGNAL \ALU_inst|Add0~64\ : std_logic;
SIGNAL \ALU_inst|Add0~67\ : std_logic;
SIGNAL \ALU_inst|Add0~69_combout\ : std_logic;
SIGNAL \ALU_inst|Mux9~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[22]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~3_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:16:REGX|Q[29]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux2~20_combout\ : std_logic;
SIGNAL \ALU_inst|Mux2~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux2~3_combout\ : std_logic;
SIGNAL \MUX2|mux_out[29]~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~74_combout\ : std_logic;
SIGNAL \MUX2|mux_out[28]~3_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~75_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux3~20_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux4~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[27]~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~76_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~17_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[26]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux5~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[26]~5_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~77_combout\ : std_logic;
SIGNAL \MUX2|mux_out[25]~6_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~78_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q[25]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~8_combout\ : std_logic;
SIGNAL \registerFile_inst|GEN_ADDREG:17:REGX|Q[25]~feeder_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux6~20_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux7~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[24]~7_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~79_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux8~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[23]~8_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~71_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~70\ : std_logic;
SIGNAL \ALU_inst|Add0~73\ : std_logic;
SIGNAL \ALU_inst|Add0~81\ : std_logic;
SIGNAL \ALU_inst|Add0~83\ : std_logic;
SIGNAL \ALU_inst|Add0~85\ : std_logic;
SIGNAL \ALU_inst|Add0~87\ : std_logic;
SIGNAL \ALU_inst|Add0~89\ : std_logic;
SIGNAL \ALU_inst|Add0~90_combout\ : std_logic;
SIGNAL \ALU_inst|Mux2~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux2~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux2~combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[30]~feeder_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[31]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[29]~26_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux2~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[29]~feeder_combout\ : std_logic;
SIGNAL \ALU_inst|Mux3~8_combout\ : std_logic;
SIGNAL \ALU_inst|Mux3~5_combout\ : std_logic;
SIGNAL \ALU_inst|Mux3~6_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~88_combout\ : std_logic;
SIGNAL \ALU_inst|Mux3~9_combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[28]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[28]~27_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux3~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[28]~feeder_combout\ : std_logic;
SIGNAL \ALU_inst|Mux4~4_combout\ : std_logic;
SIGNAL \ALU_inst|Mux4~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux4~3_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~86_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~16_combout\ : std_logic;
SIGNAL \ALU_inst|Mux4~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[27]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[27]~28_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux4~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[27]~feeder_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~17_combout\ : std_logic;
SIGNAL \ALU_inst|Mux5~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux5~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~84_combout\ : std_logic;
SIGNAL \ALU_inst|Mux5~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[26]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[26]~29_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux5~20_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~18_combout\ : std_logic;
SIGNAL \ALU_inst|Mux6~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux6~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~82_combout\ : std_logic;
SIGNAL \ALU_inst|Mux6~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[25]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[25]~30_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux6~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[25]~feeder_combout\ : std_logic;
SIGNAL \ALU_inst|Mux7~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux7~1_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~15_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~80_combout\ : std_logic;
SIGNAL \ALU_inst|Mux7~combout\ : std_logic;
SIGNAL \MUX3|mux_out[24]~31_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux7~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[24]~feeder_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~13_combout\ : std_logic;
SIGNAL \ALU_inst|Mux8~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux8~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~72_combout\ : std_logic;
SIGNAL \ALU_inst|Mux8~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[23]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[23]~23_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux8~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[23]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[22]~22_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux9~20_combout\ : std_logic;
SIGNAL \ALU_inst|Mux10~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~66_combout\ : std_logic;
SIGNAL \ALU_inst|Mux10~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux10~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux10~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[21]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[21]~21_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux10~20_combout\ : std_logic;
SIGNAL \ALU_inst|Mux11~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux11~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux11~2_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~11_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~63_combout\ : std_logic;
SIGNAL \ALU_inst|Mux11~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[20]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[20]~20_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux11~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[20]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[19]~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux12~20_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~10_combout\ : std_logic;
SIGNAL \ALU_inst|Mux13~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux13~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~57_combout\ : std_logic;
SIGNAL \ALU_inst|Mux13~combout\ : std_logic;
SIGNAL \MUX3|mux_out[18]~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux13~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[18]~feeder_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~51_combout\ : std_logic;
SIGNAL \ALU_inst|Mux15~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux15~3_combout\ : std_logic;
SIGNAL \ALU_inst|Mux15~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux15~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux15~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[16]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[16]~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux15~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[16]~feeder_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~48_combout\ : std_logic;
SIGNAL \ALU_inst|Mux16~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux16~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux16~2_combout\ : std_logic;
SIGNAL \ALU_inst|Mux16~combout\ : std_logic;
SIGNAL \MUX3|mux_out[15]~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux16~20_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux1~20_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~14_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~91\ : std_logic;
SIGNAL \ALU_inst|Add0~93_combout\ : std_logic;
SIGNAL \ALU_inst|Mux1~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux1~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux1~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[30]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[30]~25_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux1~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[30]~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~92_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~94\ : std_logic;
SIGNAL \ALU_inst|Add0~96_combout\ : std_logic;
SIGNAL \ALU_inst|Mux0~3_combout\ : std_logic;
SIGNAL \ALU_inst|Mux0~4_combout\ : std_logic;
SIGNAL \MUX3|mux_out[31]~24_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U2|Mux0~20_combout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~13_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~15_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~17_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~19_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~21_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~23_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~25_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~27_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~29_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~31_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~33_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~35_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~37_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~39_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~41_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~43_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~45_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~47_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~49_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~51_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~53_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~55_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~57_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~59_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~61_cout\ : std_logic;
SIGNAL \ALU_inst|LessThan0~62_combout\ : std_logic;
SIGNAL \ALU_inst|Mux31~7_combout\ : std_logic;
SIGNAL \ALU_inst|Mux17~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~45_combout\ : std_logic;
SIGNAL \ALU_inst|Mux17~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux17~1_combout\ : std_logic;
SIGNAL \ALU_inst|Mux17~combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[14]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[14]~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux17~20_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|readData2OUT[14]~feeder_combout\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[17]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[17]~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~0_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~1_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~7_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~8_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~4_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~5_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~2_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~3_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~6_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~9_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~14_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~15_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~12_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~13_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~16_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~17_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~18_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~10_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~11_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~19_combout\ : std_logic;
SIGNAL \registerFile_inst|U3|Mux14~20_combout\ : std_logic;
SIGNAL \MUX2|mux_out[17]~14_combout\ : std_logic;
SIGNAL \ALU_inst|Mux14~0_combout\ : std_logic;
SIGNAL \ALU_inst|Mux14~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~54_combout\ : std_logic;
SIGNAL \ALU_inst|ALU_result~9_combout\ : std_logic;
SIGNAL \ALU_inst|Mux14~combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~0_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~1_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~8_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~9_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~7_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~5_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~6_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~10_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~2_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~3_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~4_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~11_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~12_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~13_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|zeroOUT~q\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[5]~14_combout\ : std_logic;
SIGNAL \MUX4|mux_out[5]~3_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[4]~12_combout\ : std_logic;
SIGNAL \MUX4|mux_out[4]~2_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[3]~10_combout\ : std_logic;
SIGNAL \MUX4|mux_out[3]~1_combout\ : std_logic;
SIGNAL \control_inst|Equal3~0_combout\ : std_logic;
SIGNAL \control_inst|Equal4~0_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|branchOUT~feeder_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|branchOUT~q\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[2]~8_combout\ : std_logic;
SIGNAL \MUX4|mux_out[2]~0_combout\ : std_logic;
SIGNAL \control_inst|Equal2~0_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|memWriteReadOUT~q\ : std_logic;
SIGNAL \instructionExecution_Memory|memWriteReadOUT~feeder_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|memWriteReadOUT~q\ : std_logic;
SIGNAL \instructionMemory_writeback|ALUResultOUT[0]~feeder_combout\ : std_logic;
SIGNAL \MUX3|mux_out[0]~0_combout\ : std_logic;
SIGNAL \SEG0|Mux6~0_combout\ : std_logic;
SIGNAL \SEG0|Mux5~0_combout\ : std_logic;
SIGNAL \SEG0|Mux4~0_combout\ : std_logic;
SIGNAL \SEG0|Mux3~0_combout\ : std_logic;
SIGNAL \SEG0|Mux2~0_combout\ : std_logic;
SIGNAL \SEG0|Mux1~0_combout\ : std_logic;
SIGNAL \SEG0|Mux0~0_combout\ : std_logic;
SIGNAL \SEG1|Mux6~0_combout\ : std_logic;
SIGNAL \SEG1|Mux5~0_combout\ : std_logic;
SIGNAL \SEG1|Mux4~0_combout\ : std_logic;
SIGNAL \SEG1|Mux3~0_combout\ : std_logic;
SIGNAL \SEG1|Mux2~0_combout\ : std_logic;
SIGNAL \SEG1|Mux1~0_combout\ : std_logic;
SIGNAL \SEG1|Mux0~0_combout\ : std_logic;
SIGNAL \SEG2|Mux6~0_combout\ : std_logic;
SIGNAL \SEG2|Mux5~0_combout\ : std_logic;
SIGNAL \SEG2|Mux4~0_combout\ : std_logic;
SIGNAL \SEG2|Mux3~0_combout\ : std_logic;
SIGNAL \SEG2|Mux2~0_combout\ : std_logic;
SIGNAL \SEG2|Mux1~0_combout\ : std_logic;
SIGNAL \SEG2|Mux0~0_combout\ : std_logic;
SIGNAL \SEG3|Mux6~0_combout\ : std_logic;
SIGNAL \SEG3|Mux5~0_combout\ : std_logic;
SIGNAL \SEG3|Mux4~0_combout\ : std_logic;
SIGNAL \SEG3|Mux3~0_combout\ : std_logic;
SIGNAL \SEG3|Mux2~0_combout\ : std_logic;
SIGNAL \SEG3|Mux1~0_combout\ : std_logic;
SIGNAL \SEG3|Mux0~0_combout\ : std_logic;
SIGNAL \SEG4|Mux6~0_combout\ : std_logic;
SIGNAL \SEG4|Mux5~0_combout\ : std_logic;
SIGNAL \SEG4|Mux4~0_combout\ : std_logic;
SIGNAL \SEG4|Mux3~0_combout\ : std_logic;
SIGNAL \SEG4|Mux2~0_combout\ : std_logic;
SIGNAL \SEG4|Mux1~0_combout\ : std_logic;
SIGNAL \SEG4|Mux0~0_combout\ : std_logic;
SIGNAL \SEG5|Mux6~0_combout\ : std_logic;
SIGNAL \SEG5|Mux5~0_combout\ : std_logic;
SIGNAL \SEG5|Mux4~0_combout\ : std_logic;
SIGNAL \SEG5|Mux3~0_combout\ : std_logic;
SIGNAL \SEG5|Mux2~0_combout\ : std_logic;
SIGNAL \SEG5|Mux1~0_combout\ : std_logic;
SIGNAL \SEG5|Mux0~0_combout\ : std_logic;
SIGNAL \first_add|Add0~11\ : std_logic;
SIGNAL \first_add|Add0~12_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|PCOUT[8]~feeder_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[7]~19\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[8]~20_combout\ : std_logic;
SIGNAL \MUX4|mux_out[8]~6_combout\ : std_logic;
SIGNAL \first_add|Add0~13\ : std_logic;
SIGNAL \first_add|Add0~14_combout\ : std_logic;
SIGNAL \instructionDecode_Excecution|PCOUT[9]~feeder_combout\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[8]~21\ : std_logic;
SIGNAL \instructionExecution_Memory|addROUT[9]~22_combout\ : std_logic;
SIGNAL \MUX4|mux_out[9]~7_combout\ : std_logic;
SIGNAL \instructionMemory_writeback|memReadDataOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionExecution_Memory|addROUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionFetch_Decode|instructionOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionDecode_Excecution|ALUOpOUT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:30:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionMemory_writeback|ALUResultOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:7:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ProgramCounter|address\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionFetch_Decode|PCOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:20:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionExecution_Memory|ALUResultOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:18:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionExecution_Memory|readData2OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionDecode_Excecution|signExtendOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionDecode_Excecution|rdOUT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \instructionDecode_Excecution|readData2OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:27:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionDecode_Excecution|readData1OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:29:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionDecode_Excecution|PCOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:21:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionDecode_Excecution|rtOUT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:25:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:17:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:26:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:22:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:24:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:16:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionMemory_writeback|registerInfoOUT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:28:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:23:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:19:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:31:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:6:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:5:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:4:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:9:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:10:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:8:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:11:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:1:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:2:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:0:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:3:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:14:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:13:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:12:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registerFile_inst|GEN_ADDREG:15:REGX|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instructionExecution_Memory|registerInfoOUT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \SEG5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG4|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_clk~input_o\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
to_writeData_sig_probe <= ww_to_writeData_sig_probe;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
LED <= ww_LED;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \instructionExecution_Memory|readData2OUT\(13) & \instructionExecution_Memory|readData2OUT\(12) & 
\instructionExecution_Memory|readData2OUT\(11) & \instructionExecution_Memory|readData2OUT\(10) & \instructionExecution_Memory|readData2OUT\(9) & \instructionExecution_Memory|readData2OUT\(8) & \instructionExecution_Memory|readData2OUT\(7) & 
\instructionExecution_Memory|readData2OUT\(6) & \instructionExecution_Memory|readData2OUT\(5) & \instructionExecution_Memory|readData2OUT\(4) & \instructionExecution_Memory|readData2OUT\(3) & \instructionExecution_Memory|readData2OUT\(2) & 
\instructionExecution_Memory|readData2OUT\(1) & \instructionExecution_Memory|readData2OUT\(0));

\dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\instructionExecution_Memory|ALUResultOUT\(7) & \instructionExecution_Memory|ALUResultOUT\(6) & \instructionExecution_Memory|ALUResultOUT\(5) & 
\instructionExecution_Memory|ALUResultOUT\(4) & \instructionExecution_Memory|ALUResultOUT\(3) & \instructionExecution_Memory|ALUResultOUT\(2) & \instructionExecution_Memory|ALUResultOUT\(1) & \instructionExecution_Memory|ALUResultOUT\(0));

\instructionMemory_writeback|memReadDataOUT\(0) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\instructionMemory_writeback|memReadDataOUT\(1) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\instructionMemory_writeback|memReadDataOUT\(2) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\instructionMemory_writeback|memReadDataOUT\(3) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\instructionMemory_writeback|memReadDataOUT\(4) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\instructionMemory_writeback|memReadDataOUT\(5) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\instructionMemory_writeback|memReadDataOUT\(6) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\instructionMemory_writeback|memReadDataOUT\(7) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\instructionMemory_writeback|memReadDataOUT\(8) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\instructionMemory_writeback|memReadDataOUT\(9) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\instructionMemory_writeback|memReadDataOUT\(10) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\instructionMemory_writeback|memReadDataOUT\(11) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\instructionMemory_writeback|memReadDataOUT\(12) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\instructionMemory_writeback|memReadDataOUT\(13) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\instructionExecution_Memory|readData2OUT\(31) & \instructionExecution_Memory|readData2OUT\(30) & \instructionExecution_Memory|readData2OUT\(29) & 
\instructionExecution_Memory|readData2OUT\(28) & \instructionExecution_Memory|readData2OUT\(27) & \instructionExecution_Memory|readData2OUT\(26) & \instructionExecution_Memory|readData2OUT\(25) & \instructionExecution_Memory|readData2OUT\(24) & 
\instructionExecution_Memory|readData2OUT\(23) & \instructionExecution_Memory|readData2OUT\(22) & \instructionExecution_Memory|readData2OUT\(21) & \instructionExecution_Memory|readData2OUT\(20) & \instructionExecution_Memory|readData2OUT\(19) & 
\instructionExecution_Memory|readData2OUT\(18) & \instructionExecution_Memory|readData2OUT\(17) & \instructionExecution_Memory|readData2OUT\(16) & \instructionExecution_Memory|readData2OUT\(15) & \instructionExecution_Memory|readData2OUT\(14));

\dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\instructionExecution_Memory|ALUResultOUT\(7) & \instructionExecution_Memory|ALUResultOUT\(6) & \instructionExecution_Memory|ALUResultOUT\(5) & 
\instructionExecution_Memory|ALUResultOUT\(4) & \instructionExecution_Memory|ALUResultOUT\(3) & \instructionExecution_Memory|ALUResultOUT\(2) & \instructionExecution_Memory|ALUResultOUT\(1) & \instructionExecution_Memory|ALUResultOUT\(0));

\instructionMemory_writeback|memReadDataOUT\(14) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\instructionMemory_writeback|memReadDataOUT\(15) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\instructionMemory_writeback|memReadDataOUT\(16) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\instructionMemory_writeback|memReadDataOUT\(17) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);
\instructionMemory_writeback|memReadDataOUT\(18) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(4);
\instructionMemory_writeback|memReadDataOUT\(19) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(5);
\instructionMemory_writeback|memReadDataOUT\(20) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(6);
\instructionMemory_writeback|memReadDataOUT\(21) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(7);
\instructionMemory_writeback|memReadDataOUT\(22) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(8);
\instructionMemory_writeback|memReadDataOUT\(23) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(9);
\instructionMemory_writeback|memReadDataOUT\(24) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(10);
\instructionMemory_writeback|memReadDataOUT\(25) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(11);
\instructionMemory_writeback|memReadDataOUT\(26) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(12);
\instructionMemory_writeback|memReadDataOUT\(27) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(13);
\instructionMemory_writeback|memReadDataOUT\(28) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(14);
\instructionMemory_writeback|memReadDataOUT\(29) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(15);
\instructionMemory_writeback|memReadDataOUT\(30) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(16);
\instructionMemory_writeback|memReadDataOUT\(31) <= \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(17);

\Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ProgramCounter|address\(7) & \ProgramCounter|address\(6) & \ProgramCounter|address\(5) & \ProgramCounter|address\(4) & \ProgramCounter|address\(3) & 
\ProgramCounter|address\(2) & \~GND~combout\ & \~GND~combout\);

\instructionFetch_Decode|instructionOUT\(0) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\instructionFetch_Decode|instructionOUT\(1) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\instructionFetch_Decode|instructionOUT\(2) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\instructionFetch_Decode|instructionOUT\(3) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\instructionFetch_Decode|instructionOUT\(4) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\instructionFetch_Decode|instructionOUT\(5) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\instructionFetch_Decode|instructionOUT\(6) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\instructionFetch_Decode|instructionOUT\(7) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\instructionFetch_Decode|instructionOUT\(26) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\instructionFetch_Decode|instructionOUT\(27) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\instructionFetch_Decode|instructionOUT\(28) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\instructionFetch_Decode|instructionOUT\(29) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\instructionFetch_Decode|instructionOUT\(30) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\instructionFetch_Decode|instructionOUT\(31) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\ProgramCounter|address\(7) & \ProgramCounter|address\(6) & \ProgramCounter|address\(5) & \ProgramCounter|address\(4) & \ProgramCounter|address\(3) & 
\ProgramCounter|address\(2) & \~GND~combout\ & \~GND~combout\);

\instructionFetch_Decode|instructionOUT\(8) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\instructionFetch_Decode|instructionOUT\(9) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\instructionFetch_Decode|instructionOUT\(10) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\instructionFetch_Decode|instructionOUT\(11) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\instructionFetch_Decode|instructionOUT\(12) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\instructionFetch_Decode|instructionOUT\(13) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\instructionFetch_Decode|instructionOUT\(14) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\instructionFetch_Decode|instructionOUT\(15) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\instructionFetch_Decode|instructionOUT\(16) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\instructionFetch_Decode|instructionOUT\(17) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\instructionFetch_Decode|instructionOUT\(18) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\instructionFetch_Decode|instructionOUT\(19) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\instructionFetch_Decode|instructionOUT\(20) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\instructionFetch_Decode|instructionOUT\(21) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\instructionFetch_Decode|instructionOUT\(22) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\instructionFetch_Decode|instructionOUT\(23) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\instructionFetch_Decode|instructionOUT\(24) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\instructionFetch_Decode|instructionOUT\(25) <= \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);
\SEG5|ALT_INV_Mux0~0_combout\ <= NOT \SEG5|Mux0~0_combout\;
\SEG4|ALT_INV_Mux0~0_combout\ <= NOT \SEG4|Mux0~0_combout\;
\SEG3|ALT_INV_Mux0~0_combout\ <= NOT \SEG3|Mux0~0_combout\;
\SEG2|ALT_INV_Mux0~0_combout\ <= NOT \SEG2|Mux0~0_combout\;
\SEG1|ALT_INV_Mux0~0_combout\ <= NOT \SEG1|Mux0~0_combout\;
\SEG0|ALT_INV_Mux0~0_combout\ <= NOT \SEG0|Mux0~0_combout\;
\ALT_INV_clk~input_o\ <= NOT \clk~input_o\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X51_Y54_N2
\to_writeData_sig_probe[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[0]~0_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[0]~output_o\);

-- Location: IOOBUF_X36_Y39_N16
\to_writeData_sig_probe[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[1]~1_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[1]~output_o\);

-- Location: IOOBUF_X60_Y54_N16
\to_writeData_sig_probe[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[2]~2_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[2]~output_o\);

-- Location: IOOBUF_X46_Y54_N30
\to_writeData_sig_probe[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[3]~3_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[3]~output_o\);

-- Location: IOOBUF_X60_Y54_N23
\to_writeData_sig_probe[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[4]~4_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[4]~output_o\);

-- Location: IOOBUF_X49_Y54_N30
\to_writeData_sig_probe[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[5]~5_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[5]~output_o\);

-- Location: IOOBUF_X46_Y54_N16
\to_writeData_sig_probe[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[6]~6_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[6]~output_o\);

-- Location: IOOBUF_X49_Y54_N23
\to_writeData_sig_probe[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[7]~7_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[7]~output_o\);

-- Location: IOOBUF_X66_Y54_N16
\to_writeData_sig_probe[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[8]~8_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[8]~output_o\);

-- Location: IOOBUF_X60_Y54_N30
\to_writeData_sig_probe[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[9]~9_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[9]~output_o\);

-- Location: IOOBUF_X78_Y41_N24
\to_writeData_sig_probe[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[10]~10_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[10]~output_o\);

-- Location: IOOBUF_X49_Y54_N16
\to_writeData_sig_probe[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[11]~11_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[11]~output_o\);

-- Location: IOOBUF_X66_Y54_N9
\to_writeData_sig_probe[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[12]~12_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[12]~output_o\);

-- Location: IOOBUF_X78_Y44_N16
\to_writeData_sig_probe[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[13]~13_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[13]~output_o\);

-- Location: IOOBUF_X78_Y41_N16
\to_writeData_sig_probe[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[14]~14_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[14]~output_o\);

-- Location: IOOBUF_X78_Y45_N16
\to_writeData_sig_probe[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[15]~15_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[15]~output_o\);

-- Location: IOOBUF_X58_Y54_N2
\to_writeData_sig_probe[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[16]~16_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[16]~output_o\);

-- Location: IOOBUF_X78_Y37_N2
\to_writeData_sig_probe[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[17]~17_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[17]~output_o\);

-- Location: IOOBUF_X69_Y54_N2
\to_writeData_sig_probe[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[18]~18_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[18]~output_o\);

-- Location: IOOBUF_X58_Y54_N9
\to_writeData_sig_probe[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[19]~19_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[19]~output_o\);

-- Location: IOOBUF_X49_Y54_N2
\to_writeData_sig_probe[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[20]~20_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[20]~output_o\);

-- Location: IOOBUF_X71_Y54_N30
\to_writeData_sig_probe[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[21]~21_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[21]~output_o\);

-- Location: IOOBUF_X78_Y44_N24
\to_writeData_sig_probe[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[22]~22_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[22]~output_o\);

-- Location: IOOBUF_X78_Y45_N2
\to_writeData_sig_probe[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX3|mux_out[23]~23_combout\,
	devoe => ww_devoe,
	o => \to_writeData_sig_probe[23]~output_o\);

-- Location: IOOBUF_X58_Y54_N16
\HEX0[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X74_Y54_N9
\HEX0[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X60_Y54_N2
\HEX0[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X62_Y54_N30
\HEX0[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X74_Y54_N2
\HEX0[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X74_Y54_N16
\HEX0[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X74_Y54_N23
\HEX0[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X69_Y54_N23
\HEX1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X78_Y49_N9
\HEX1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X78_Y49_N2
\HEX1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X60_Y54_N9
\HEX1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X64_Y54_N2
\HEX1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X66_Y54_N30
\HEX1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X69_Y54_N30
\HEX1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X78_Y44_N9
\HEX2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X66_Y54_N2
\HEX2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X69_Y54_N16
\HEX2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X78_Y44_N2
\HEX2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X78_Y43_N2
\HEX2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X78_Y35_N2
\HEX2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X78_Y43_N9
\HEX2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X78_Y35_N23
\HEX3[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X78_Y33_N9
\HEX3[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X78_Y33_N2
\HEX3[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X69_Y54_N9
\HEX3[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X78_Y41_N9
\HEX3[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X78_Y41_N2
\HEX3[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X78_Y43_N16
\HEX3[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X78_Y40_N16
\HEX4[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X78_Y40_N2
\HEX4[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X78_Y40_N23
\HEX4[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X78_Y42_N16
\HEX4[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X78_Y45_N23
\HEX4[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X78_Y40_N9
\HEX4[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X78_Y35_N16
\HEX4[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X78_Y45_N9
\HEX5[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG5|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X78_Y42_N2
\HEX5[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG5|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X78_Y37_N16
\HEX5[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG5|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X78_Y34_N24
\HEX5[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG5|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X78_Y34_N9
\HEX5[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG5|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X78_Y34_N16
\HEX5[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG5|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X78_Y34_N2
\HEX5[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG5|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X46_Y54_N2
\LED[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[0]~output_o\);

-- Location: IOOBUF_X46_Y54_N23
\LED[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[1]~output_o\);

-- Location: IOOBUF_X51_Y54_N16
\LED[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ProgramCounter|address\(2),
	devoe => ww_devoe,
	o => \LED[2]~output_o\);

-- Location: IOOBUF_X46_Y54_N9
\LED[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ProgramCounter|address\(3),
	devoe => ww_devoe,
	o => \LED[3]~output_o\);

-- Location: IOOBUF_X56_Y54_N30
\LED[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ProgramCounter|address\(4),
	devoe => ww_devoe,
	o => \LED[4]~output_o\);

-- Location: IOOBUF_X58_Y54_N23
\LED[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ProgramCounter|address\(5),
	devoe => ww_devoe,
	o => \LED[5]~output_o\);

-- Location: IOOBUF_X66_Y54_N23
\LED[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ProgramCounter|address\(6),
	devoe => ww_devoe,
	o => \LED[6]~output_o\);

-- Location: IOOBUF_X56_Y54_N9
\LED[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ProgramCounter|address\(7),
	devoe => ww_devoe,
	o => \LED[7]~output_o\);

-- Location: IOOBUF_X51_Y54_N9
\LED[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ProgramCounter|address\(8),
	devoe => ww_devoe,
	o => \LED[8]~output_o\);

-- Location: IOOBUF_X49_Y54_N9
\LED[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ProgramCounter|address\(9),
	devoe => ww_devoe,
	o => \LED[9]~output_o\);

-- Location: IOIBUF_X51_Y54_N29
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: LCCOMB_X47_Y50_N10
\~GND\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X63_Y48_N31
\instructionDecode_Excecution|signExtendOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(2));

-- Location: LCCOMB_X55_Y53_N14
\first_add|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \first_add|Add0~0_combout\ = \ProgramCounter|address\(2) $ (VCC)
-- \first_add|Add0~1\ = CARRY(\ProgramCounter|address\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|address\(2),
	datad => VCC,
	combout => \first_add|Add0~0_combout\,
	cout => \first_add|Add0~1\);

-- Location: LCCOMB_X55_Y53_N16
\first_add|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \first_add|Add0~2_combout\ = (\ProgramCounter|address\(3) & (!\first_add|Add0~1\)) # (!\ProgramCounter|address\(3) & ((\first_add|Add0~1\) # (GND)))
-- \first_add|Add0~3\ = CARRY((!\first_add|Add0~1\) # (!\ProgramCounter|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|address\(3),
	datad => VCC,
	cin => \first_add|Add0~1\,
	combout => \first_add|Add0~2_combout\,
	cout => \first_add|Add0~3\);

-- Location: LCCOMB_X55_Y53_N18
\first_add|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \first_add|Add0~4_combout\ = (\ProgramCounter|address\(4) & (\first_add|Add0~3\ $ (GND))) # (!\ProgramCounter|address\(4) & (!\first_add|Add0~3\ & VCC))
-- \first_add|Add0~5\ = CARRY((\ProgramCounter|address\(4) & !\first_add|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|address\(4),
	datad => VCC,
	cin => \first_add|Add0~3\,
	combout => \first_add|Add0~4_combout\,
	cout => \first_add|Add0~5\);

-- Location: LCCOMB_X55_Y53_N20
\first_add|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \first_add|Add0~6_combout\ = (\ProgramCounter|address\(5) & (!\first_add|Add0~5\)) # (!\ProgramCounter|address\(5) & ((\first_add|Add0~5\) # (GND)))
-- \first_add|Add0~7\ = CARRY((!\first_add|Add0~5\) # (!\ProgramCounter|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|address\(5),
	datad => VCC,
	cin => \first_add|Add0~5\,
	combout => \first_add|Add0~6_combout\,
	cout => \first_add|Add0~7\);

-- Location: LCCOMB_X55_Y53_N22
\first_add|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \first_add|Add0~8_combout\ = (\ProgramCounter|address\(6) & (\first_add|Add0~7\ $ (GND))) # (!\ProgramCounter|address\(6) & (!\first_add|Add0~7\ & VCC))
-- \first_add|Add0~9\ = CARRY((\ProgramCounter|address\(6) & !\first_add|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|address\(6),
	datad => VCC,
	cin => \first_add|Add0~7\,
	combout => \first_add|Add0~8_combout\,
	cout => \first_add|Add0~9\);

-- Location: LCCOMB_X55_Y53_N24
\first_add|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \first_add|Add0~10_combout\ = (\ProgramCounter|address\(7) & (!\first_add|Add0~9\)) # (!\ProgramCounter|address\(7) & ((\first_add|Add0~9\) # (GND)))
-- \first_add|Add0~11\ = CARRY((!\first_add|Add0~9\) # (!\ProgramCounter|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|address\(7),
	datad => VCC,
	cin => \first_add|Add0~9\,
	combout => \first_add|Add0~10_combout\,
	cout => \first_add|Add0~11\);

-- Location: FF_X55_Y53_N25
\instructionFetch_Decode|PCOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \first_add|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionFetch_Decode|PCOUT\(7));

-- Location: LCCOMB_X54_Y53_N26
\instructionDecode_Excecution|PCOUT[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|PCOUT[7]~feeder_combout\ = \instructionFetch_Decode|PCOUT\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|PCOUT\(7),
	combout => \instructionDecode_Excecution|PCOUT[7]~feeder_combout\);

-- Location: FF_X54_Y53_N27
\instructionDecode_Excecution|PCOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|PCOUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|PCOUT\(7));

-- Location: M9K_X53_Y50_N0
\Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025000000000000002B64000000000000000020000000000000000405000000000000000809000000000000000809000000000000000810000000000000000804000000000000000808",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Components/Datapath/RAM Blocks/Instruction Memory Files/Instruction2MemoryInit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component|altsyncram_kk24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	clk1 => \clk~input_o\,
	portadatain => \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X55_Y53_N23
\instructionFetch_Decode|PCOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \first_add|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionFetch_Decode|PCOUT\(6));

-- Location: LCCOMB_X54_Y53_N0
\instructionDecode_Excecution|PCOUT[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|PCOUT[6]~feeder_combout\ = \instructionFetch_Decode|PCOUT\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|PCOUT\(6),
	combout => \instructionDecode_Excecution|PCOUT[6]~feeder_combout\);

-- Location: FF_X54_Y53_N1
\instructionDecode_Excecution|PCOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|PCOUT[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|PCOUT\(6));

-- Location: FF_X55_Y53_N21
\instructionFetch_Decode|PCOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \first_add|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionFetch_Decode|PCOUT\(5));

-- Location: FF_X54_Y53_N31
\instructionDecode_Excecution|PCOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|PCOUT\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|PCOUT\(5));

-- Location: FF_X55_Y53_N19
\instructionFetch_Decode|PCOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \first_add|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionFetch_Decode|PCOUT\(4));

-- Location: LCCOMB_X54_Y53_N28
\instructionDecode_Excecution|PCOUT[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|PCOUT[4]~feeder_combout\ = \instructionFetch_Decode|PCOUT\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|PCOUT\(4),
	combout => \instructionDecode_Excecution|PCOUT[4]~feeder_combout\);

-- Location: FF_X54_Y53_N29
\instructionDecode_Excecution|PCOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|PCOUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|PCOUT\(4));

-- Location: FF_X55_Y53_N17
\instructionFetch_Decode|PCOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \first_add|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionFetch_Decode|PCOUT\(3));

-- Location: LCCOMB_X54_Y53_N2
\instructionDecode_Excecution|PCOUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|PCOUT[3]~feeder_combout\ = \instructionFetch_Decode|PCOUT\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|PCOUT\(3),
	combout => \instructionDecode_Excecution|PCOUT[3]~feeder_combout\);

-- Location: FF_X54_Y53_N3
\instructionDecode_Excecution|PCOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|PCOUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|PCOUT\(3));

-- Location: FF_X55_Y53_N15
\instructionFetch_Decode|PCOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \first_add|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionFetch_Decode|PCOUT\(2));

-- Location: FF_X54_Y53_N9
\instructionDecode_Excecution|PCOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|PCOUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|PCOUT\(2));

-- Location: LCCOMB_X54_Y53_N10
\instructionExecution_Memory|addROUT[2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|addROUT[2]~8_combout\ = (\instructionFetch_Decode|instructionOUT\(0) & (\instructionDecode_Excecution|PCOUT\(2) $ (VCC))) # (!\instructionFetch_Decode|instructionOUT\(0) & (\instructionDecode_Excecution|PCOUT\(2) & VCC))
-- \instructionExecution_Memory|addROUT[2]~9\ = CARRY((\instructionFetch_Decode|instructionOUT\(0) & \instructionDecode_Excecution|PCOUT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(0),
	datab => \instructionDecode_Excecution|PCOUT\(2),
	datad => VCC,
	combout => \instructionExecution_Memory|addROUT[2]~8_combout\,
	cout => \instructionExecution_Memory|addROUT[2]~9\);

-- Location: LCCOMB_X54_Y53_N12
\instructionExecution_Memory|addROUT[3]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|addROUT[3]~10_combout\ = (\instructionFetch_Decode|instructionOUT\(1) & ((\instructionDecode_Excecution|PCOUT\(3) & (\instructionExecution_Memory|addROUT[2]~9\ & VCC)) # (!\instructionDecode_Excecution|PCOUT\(3) & 
-- (!\instructionExecution_Memory|addROUT[2]~9\)))) # (!\instructionFetch_Decode|instructionOUT\(1) & ((\instructionDecode_Excecution|PCOUT\(3) & (!\instructionExecution_Memory|addROUT[2]~9\)) # (!\instructionDecode_Excecution|PCOUT\(3) & 
-- ((\instructionExecution_Memory|addROUT[2]~9\) # (GND)))))
-- \instructionExecution_Memory|addROUT[3]~11\ = CARRY((\instructionFetch_Decode|instructionOUT\(1) & (!\instructionDecode_Excecution|PCOUT\(3) & !\instructionExecution_Memory|addROUT[2]~9\)) # (!\instructionFetch_Decode|instructionOUT\(1) & 
-- ((!\instructionExecution_Memory|addROUT[2]~9\) # (!\instructionDecode_Excecution|PCOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(1),
	datab => \instructionDecode_Excecution|PCOUT\(3),
	datad => VCC,
	cin => \instructionExecution_Memory|addROUT[2]~9\,
	combout => \instructionExecution_Memory|addROUT[3]~10_combout\,
	cout => \instructionExecution_Memory|addROUT[3]~11\);

-- Location: LCCOMB_X54_Y53_N14
\instructionExecution_Memory|addROUT[4]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|addROUT[4]~12_combout\ = ((\instructionFetch_Decode|instructionOUT\(2) $ (\instructionDecode_Excecution|PCOUT\(4) $ (!\instructionExecution_Memory|addROUT[3]~11\)))) # (GND)
-- \instructionExecution_Memory|addROUT[4]~13\ = CARRY((\instructionFetch_Decode|instructionOUT\(2) & ((\instructionDecode_Excecution|PCOUT\(4)) # (!\instructionExecution_Memory|addROUT[3]~11\))) # (!\instructionFetch_Decode|instructionOUT\(2) & 
-- (\instructionDecode_Excecution|PCOUT\(4) & !\instructionExecution_Memory|addROUT[3]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(2),
	datab => \instructionDecode_Excecution|PCOUT\(4),
	datad => VCC,
	cin => \instructionExecution_Memory|addROUT[3]~11\,
	combout => \instructionExecution_Memory|addROUT[4]~12_combout\,
	cout => \instructionExecution_Memory|addROUT[4]~13\);

-- Location: LCCOMB_X54_Y53_N16
\instructionExecution_Memory|addROUT[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|addROUT[5]~14_combout\ = (\instructionDecode_Excecution|PCOUT\(5) & ((\instructionFetch_Decode|instructionOUT\(3) & (\instructionExecution_Memory|addROUT[4]~13\ & VCC)) # (!\instructionFetch_Decode|instructionOUT\(3) & 
-- (!\instructionExecution_Memory|addROUT[4]~13\)))) # (!\instructionDecode_Excecution|PCOUT\(5) & ((\instructionFetch_Decode|instructionOUT\(3) & (!\instructionExecution_Memory|addROUT[4]~13\)) # (!\instructionFetch_Decode|instructionOUT\(3) & 
-- ((\instructionExecution_Memory|addROUT[4]~13\) # (GND)))))
-- \instructionExecution_Memory|addROUT[5]~15\ = CARRY((\instructionDecode_Excecution|PCOUT\(5) & (!\instructionFetch_Decode|instructionOUT\(3) & !\instructionExecution_Memory|addROUT[4]~13\)) # (!\instructionDecode_Excecution|PCOUT\(5) & 
-- ((!\instructionExecution_Memory|addROUT[4]~13\) # (!\instructionFetch_Decode|instructionOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|PCOUT\(5),
	datab => \instructionFetch_Decode|instructionOUT\(3),
	datad => VCC,
	cin => \instructionExecution_Memory|addROUT[4]~13\,
	combout => \instructionExecution_Memory|addROUT[5]~14_combout\,
	cout => \instructionExecution_Memory|addROUT[5]~15\);

-- Location: LCCOMB_X54_Y53_N18
\instructionExecution_Memory|addROUT[6]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|addROUT[6]~16_combout\ = ((\instructionFetch_Decode|instructionOUT\(4) $ (\instructionDecode_Excecution|PCOUT\(6) $ (!\instructionExecution_Memory|addROUT[5]~15\)))) # (GND)
-- \instructionExecution_Memory|addROUT[6]~17\ = CARRY((\instructionFetch_Decode|instructionOUT\(4) & ((\instructionDecode_Excecution|PCOUT\(6)) # (!\instructionExecution_Memory|addROUT[5]~15\))) # (!\instructionFetch_Decode|instructionOUT\(4) & 
-- (\instructionDecode_Excecution|PCOUT\(6) & !\instructionExecution_Memory|addROUT[5]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(4),
	datab => \instructionDecode_Excecution|PCOUT\(6),
	datad => VCC,
	cin => \instructionExecution_Memory|addROUT[5]~15\,
	combout => \instructionExecution_Memory|addROUT[6]~16_combout\,
	cout => \instructionExecution_Memory|addROUT[6]~17\);

-- Location: LCCOMB_X54_Y53_N20
\instructionExecution_Memory|addROUT[7]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|addROUT[7]~18_combout\ = (\instructionDecode_Excecution|PCOUT\(7) & ((\instructionFetch_Decode|instructionOUT\(5) & (\instructionExecution_Memory|addROUT[6]~17\ & VCC)) # (!\instructionFetch_Decode|instructionOUT\(5) & 
-- (!\instructionExecution_Memory|addROUT[6]~17\)))) # (!\instructionDecode_Excecution|PCOUT\(7) & ((\instructionFetch_Decode|instructionOUT\(5) & (!\instructionExecution_Memory|addROUT[6]~17\)) # (!\instructionFetch_Decode|instructionOUT\(5) & 
-- ((\instructionExecution_Memory|addROUT[6]~17\) # (GND)))))
-- \instructionExecution_Memory|addROUT[7]~19\ = CARRY((\instructionDecode_Excecution|PCOUT\(7) & (!\instructionFetch_Decode|instructionOUT\(5) & !\instructionExecution_Memory|addROUT[6]~17\)) # (!\instructionDecode_Excecution|PCOUT\(7) & 
-- ((!\instructionExecution_Memory|addROUT[6]~17\) # (!\instructionFetch_Decode|instructionOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|PCOUT\(7),
	datab => \instructionFetch_Decode|instructionOUT\(5),
	datad => VCC,
	cin => \instructionExecution_Memory|addROUT[6]~17\,
	combout => \instructionExecution_Memory|addROUT[7]~18_combout\,
	cout => \instructionExecution_Memory|addROUT[7]~19\);

-- Location: FF_X54_Y53_N21
\instructionExecution_Memory|addROUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|addROUT[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|addROUT\(7));

-- Location: LCCOMB_X55_Y53_N2
\MUX4|mux_out[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX4|mux_out[7]~5_combout\ = (\instructionExecution_Memory|branchOUT~q\ & ((\instructionExecution_Memory|zeroOUT~q\ & ((\instructionExecution_Memory|addROUT\(7)))) # (!\instructionExecution_Memory|zeroOUT~q\ & (\first_add|Add0~10_combout\)))) # 
-- (!\instructionExecution_Memory|branchOUT~q\ & (\first_add|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \first_add|Add0~10_combout\,
	datab => \instructionExecution_Memory|addROUT\(7),
	datac => \instructionExecution_Memory|branchOUT~q\,
	datad => \instructionExecution_Memory|zeroOUT~q\,
	combout => \MUX4|mux_out[7]~5_combout\);

-- Location: FF_X55_Y53_N3
\ProgramCounter|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX4|mux_out[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgramCounter|address\(7));

-- Location: FF_X54_Y53_N19
\instructionExecution_Memory|addROUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|addROUT[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|addROUT\(6));

-- Location: LCCOMB_X55_Y53_N8
\MUX4|mux_out[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX4|mux_out[6]~4_combout\ = (\instructionExecution_Memory|branchOUT~q\ & ((\instructionExecution_Memory|zeroOUT~q\ & ((\instructionExecution_Memory|addROUT\(6)))) # (!\instructionExecution_Memory|zeroOUT~q\ & (\first_add|Add0~8_combout\)))) # 
-- (!\instructionExecution_Memory|branchOUT~q\ & (((\first_add|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionExecution_Memory|branchOUT~q\,
	datab => \instructionExecution_Memory|zeroOUT~q\,
	datac => \first_add|Add0~8_combout\,
	datad => \instructionExecution_Memory|addROUT\(6),
	combout => \MUX4|mux_out[6]~4_combout\);

-- Location: FF_X55_Y53_N9
\ProgramCounter|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX4|mux_out[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgramCounter|address\(6));

-- Location: FF_X63_Y48_N29
\instructionDecode_Excecution|signExtendOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(3));

-- Location: FF_X63_Y48_N19
\instructionDecode_Excecution|signExtendOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(0));

-- Location: LCCOMB_X63_Y48_N28
\ALUControl_inst|Operation~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation~8_combout\ = (\instructionDecode_Excecution|signExtendOUT\(2) & (!\instructionDecode_Excecution|signExtendOUT\(3) & \instructionDecode_Excecution|signExtendOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|signExtendOUT\(2),
	datac => \instructionDecode_Excecution|signExtendOUT\(3),
	datad => \instructionDecode_Excecution|signExtendOUT\(0),
	combout => \ALUControl_inst|Operation~8_combout\);

-- Location: FF_X63_Y48_N11
\instructionDecode_Excecution|signExtendOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(4));

-- Location: FF_X63_Y48_N15
\instructionDecode_Excecution|signExtendOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(1));

-- Location: FF_X63_Y48_N17
\instructionDecode_Excecution|signExtendOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(5));

-- Location: LCCOMB_X63_Y48_N20
\ALUControl_inst|Operation~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation~7_combout\ = (!\instructionDecode_Excecution|signExtendOUT\(4) & (\instructionDecode_Excecution|signExtendOUT\(1) & \instructionDecode_Excecution|signExtendOUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|signExtendOUT\(4),
	datac => \instructionDecode_Excecution|signExtendOUT\(1),
	datad => \instructionDecode_Excecution|signExtendOUT\(5),
	combout => \ALUControl_inst|Operation~7_combout\);

-- Location: LCCOMB_X61_Y48_N24
\control_inst|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \control_inst|Equal0~0_combout\ = (\control_inst|Equal3~0_combout\ & (!\instructionFetch_Decode|instructionOUT\(28) & !\instructionFetch_Decode|instructionOUT\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_inst|Equal3~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(28),
	datac => \instructionFetch_Decode|instructionOUT\(29),
	combout => \control_inst|Equal0~0_combout\);

-- Location: FF_X63_Y48_N1
\instructionDecode_Excecution|ALUOpOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \control_inst|Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|ALUOpOUT\(1));

-- Location: LCCOMB_X63_Y48_N6
\ALUControl_inst|Operation~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation~11_combout\ = (\ALUControl_inst|Operation~8_combout\ & (\ALUControl_inst|Operation~7_combout\ & (!\instructionDecode_Excecution|ALUOpOUT\(0) & \instructionDecode_Excecution|ALUOpOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~8_combout\,
	datab => \ALUControl_inst|Operation~7_combout\,
	datac => \instructionDecode_Excecution|ALUOpOUT\(0),
	datad => \instructionDecode_Excecution|ALUOpOUT\(1),
	combout => \ALUControl_inst|Operation~11_combout\);

-- Location: LCCOMB_X63_Y48_N18
\ALUControl_inst|Operation[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation[0]~5_combout\ = (\instructionDecode_Excecution|signExtendOUT\(2) & (!\instructionDecode_Excecution|signExtendOUT\(1) & (\instructionDecode_Excecution|signExtendOUT\(0) & !\instructionDecode_Excecution|signExtendOUT\(3)))) # 
-- (!\instructionDecode_Excecution|signExtendOUT\(2) & (\instructionDecode_Excecution|signExtendOUT\(1) & (!\instructionDecode_Excecution|signExtendOUT\(0) & \instructionDecode_Excecution|signExtendOUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|signExtendOUT\(2),
	datab => \instructionDecode_Excecution|signExtendOUT\(1),
	datac => \instructionDecode_Excecution|signExtendOUT\(0),
	datad => \instructionDecode_Excecution|signExtendOUT\(3),
	combout => \ALUControl_inst|Operation[0]~5_combout\);

-- Location: LCCOMB_X63_Y48_N2
\ALUControl_inst|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Equal0~0_combout\ = (!\instructionDecode_Excecution|ALUOpOUT\(0) & \instructionDecode_Excecution|ALUOpOUT\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionDecode_Excecution|ALUOpOUT\(0),
	datad => \instructionDecode_Excecution|ALUOpOUT\(1),
	combout => \ALUControl_inst|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y48_N10
\ALUControl_inst|Operation[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation[0]~6_combout\ = (\ALUControl_inst|Operation[0]~5_combout\ & (\instructionDecode_Excecution|signExtendOUT\(5) & (!\instructionDecode_Excecution|signExtendOUT\(4) & \ALUControl_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation[0]~5_combout\,
	datab => \instructionDecode_Excecution|signExtendOUT\(5),
	datac => \instructionDecode_Excecution|signExtendOUT\(4),
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALUControl_inst|Operation[0]~6_combout\);

-- Location: LCCOMB_X65_Y46_N30
\ALU_inst|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux0~0_combout\ = (!\ALUControl_inst|Operation~11_combout\ & !\ALUControl_inst|Operation[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUControl_inst|Operation~11_combout\,
	datad => \ALUControl_inst|Operation[0]~6_combout\,
	combout => \ALU_inst|Mux0~0_combout\);

-- Location: LCCOMB_X63_Y48_N22
\ALUControl_inst|Operation~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation~9_combout\ = (\instructionDecode_Excecution|signExtendOUT\(2) & (\instructionDecode_Excecution|signExtendOUT\(0) & !\instructionDecode_Excecution|signExtendOUT\(3))) # (!\instructionDecode_Excecution|signExtendOUT\(2) & 
-- (!\instructionDecode_Excecution|signExtendOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|signExtendOUT\(2),
	datab => \instructionDecode_Excecution|signExtendOUT\(0),
	datad => \instructionDecode_Excecution|signExtendOUT\(3),
	combout => \ALUControl_inst|Operation~9_combout\);

-- Location: LCCOMB_X63_Y48_N14
\ALUControl_inst|Operation~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation~10_combout\ = (\ALUControl_inst|Operation~9_combout\ & (\instructionDecode_Excecution|signExtendOUT\(5) & (\instructionDecode_Excecution|signExtendOUT\(1) & !\instructionDecode_Excecution|signExtendOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~9_combout\,
	datab => \instructionDecode_Excecution|signExtendOUT\(5),
	datac => \instructionDecode_Excecution|signExtendOUT\(1),
	datad => \instructionDecode_Excecution|signExtendOUT\(4),
	combout => \ALUControl_inst|Operation~10_combout\);

-- Location: LCCOMB_X63_Y48_N16
\ALUControl_inst|Operation[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation[1]~2_combout\ = ((\instructionDecode_Excecution|signExtendOUT\(4)) # ((!\instructionDecode_Excecution|signExtendOUT\(1) & \instructionDecode_Excecution|signExtendOUT\(3)))) # (!\instructionDecode_Excecution|signExtendOUT\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|signExtendOUT\(1),
	datab => \instructionDecode_Excecution|signExtendOUT\(3),
	datac => \instructionDecode_Excecution|signExtendOUT\(5),
	datad => \instructionDecode_Excecution|signExtendOUT\(4),
	combout => \ALUControl_inst|Operation[1]~2_combout\);

-- Location: LCCOMB_X63_Y48_N30
\ALUControl_inst|Operation[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation[1]~3_combout\ = (\instructionDecode_Excecution|ALUOpOUT\(0)) # ((\instructionDecode_Excecution|signExtendOUT\(2)) # (\instructionDecode_Excecution|signExtendOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUOpOUT\(0),
	datac => \instructionDecode_Excecution|signExtendOUT\(2),
	datad => \instructionDecode_Excecution|signExtendOUT\(0),
	combout => \ALUControl_inst|Operation[1]~3_combout\);

-- Location: LCCOMB_X63_Y48_N0
\ALUControl_inst|Operation[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUControl_inst|Operation[1]~4_combout\ = (\instructionDecode_Excecution|ALUOpOUT\(1) & ((\ALUControl_inst|Operation[1]~2_combout\) # (\ALUControl_inst|Operation[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation[1]~2_combout\,
	datac => \instructionDecode_Excecution|ALUOpOUT\(1),
	datad => \ALUControl_inst|Operation[1]~3_combout\,
	combout => \ALUControl_inst|Operation[1]~4_combout\);

-- Location: LCCOMB_X65_Y46_N2
\ALU_inst|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux3~2_combout\ = (\ALUControl_inst|Operation~11_combout\) # ((!\ALUControl_inst|Operation[1]~4_combout\ & !\ALUControl_inst|Operation[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation[1]~4_combout\,
	datac => \ALUControl_inst|Operation~11_combout\,
	datad => \ALUControl_inst|Operation[0]~6_combout\,
	combout => \ALU_inst|Mux3~2_combout\);

-- Location: LCCOMB_X65_Y46_N20
\ALU_inst|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux3~3_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\) # (!\ALUControl_inst|Operation~10_combout\)) # (!\ALUControl_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux0~0_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \ALUControl_inst|Operation~10_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux3~3_combout\);

-- Location: LCCOMB_X63_Y48_N4
\ALU_inst|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux3~7_combout\ = (\ALUControl_inst|Operation[1]~4_combout\ & (((\instructionDecode_Excecution|ALUOpOUT\(0)) # (!\instructionDecode_Excecution|ALUOpOUT\(1))) # (!\ALUControl_inst|Operation~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~10_combout\,
	datab => \ALUControl_inst|Operation[1]~4_combout\,
	datac => \instructionDecode_Excecution|ALUOpOUT\(0),
	datad => \instructionDecode_Excecution|ALUOpOUT\(1),
	combout => \ALU_inst|Mux3~7_combout\);

-- Location: M9K_X53_Y50_N0
\Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012A48000000000000014B00000000000000012A48000000000000012A00000000000000001100000000000000001000000000000000000B00000000000000000A00000000000000000900",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Components/Datapath/RAM Blocks/Instruction Memory Files/Instruction2MemoryInit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component|altsyncram_kk24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	clk1 => \clk~input_o\,
	portadatain => \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Instruction_Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: FF_X60_Y50_N1
\instructionDecode_Excecution|rtOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rtOUT\(0));

-- Location: FF_X65_Y47_N19
\instructionDecode_Excecution|rdOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rdOUT\(0));

-- Location: LCCOMB_X60_Y50_N28
\IDEX_MUX_BOTTOM|mux_out[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IDEX_MUX_BOTTOM|mux_out[0]~3_combout\ = (\instructionDecode_Excecution|ALUOpOUT\(1) & ((\instructionDecode_Excecution|rdOUT\(0)))) # (!\instructionDecode_Excecution|ALUOpOUT\(1) & (\instructionDecode_Excecution|rtOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUOpOUT\(1),
	datac => \instructionDecode_Excecution|rtOUT\(0),
	datad => \instructionDecode_Excecution|rdOUT\(0),
	combout => \IDEX_MUX_BOTTOM|mux_out[0]~3_combout\);

-- Location: FF_X60_Y50_N29
\instructionExecution_Memory|registerInfoOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX_MUX_BOTTOM|mux_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|registerInfoOUT\(0));

-- Location: LCCOMB_X56_Y47_N20
\instructionMemory_writeback|registerInfoOUT[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|registerInfoOUT[0]~feeder_combout\ = \instructionExecution_Memory|registerInfoOUT\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionExecution_Memory|registerInfoOUT\(0),
	combout => \instructionMemory_writeback|registerInfoOUT[0]~feeder_combout\);

-- Location: FF_X56_Y47_N21
\instructionMemory_writeback|registerInfoOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|registerInfoOUT[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|registerInfoOUT\(0));

-- Location: LCCOMB_X61_Y46_N6
\instructionDecode_Excecution|rdOUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|rdOUT[3]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|instructionOUT\(14),
	combout => \instructionDecode_Excecution|rdOUT[3]~feeder_combout\);

-- Location: FF_X61_Y46_N7
\instructionDecode_Excecution|rdOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|rdOUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rdOUT\(3));

-- Location: LCCOMB_X61_Y46_N14
\instructionDecode_Excecution|rtOUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|rtOUT[3]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionFetch_Decode|instructionOUT\(19),
	combout => \instructionDecode_Excecution|rtOUT[3]~feeder_combout\);

-- Location: FF_X61_Y46_N15
\instructionDecode_Excecution|rtOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|rtOUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rtOUT\(3));

-- Location: LCCOMB_X61_Y46_N20
\IDEX_MUX_BOTTOM|mux_out[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IDEX_MUX_BOTTOM|mux_out[3]~1_combout\ = (\instructionDecode_Excecution|ALUOpOUT\(1) & (\instructionDecode_Excecution|rdOUT\(3))) # (!\instructionDecode_Excecution|ALUOpOUT\(1) & ((\instructionDecode_Excecution|rtOUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|rdOUT\(3),
	datab => \instructionDecode_Excecution|rtOUT\(3),
	datac => \instructionDecode_Excecution|ALUOpOUT\(1),
	combout => \IDEX_MUX_BOTTOM|mux_out[3]~1_combout\);

-- Location: FF_X61_Y46_N21
\instructionExecution_Memory|registerInfoOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX_MUX_BOTTOM|mux_out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|registerInfoOUT\(3));

-- Location: FF_X64_Y50_N29
\instructionMemory_writeback|registerInfoOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|registerInfoOUT\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|registerInfoOUT\(3));

-- Location: LCCOMB_X61_Y48_N12
\control_inst|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \control_inst|Equal1~0_combout\ = (!\instructionFetch_Decode|instructionOUT\(30) & (!\instructionFetch_Decode|instructionOUT\(28) & (\instructionFetch_Decode|instructionOUT\(26) & \instructionFetch_Decode|instructionOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(30),
	datab => \instructionFetch_Decode|instructionOUT\(28),
	datac => \instructionFetch_Decode|instructionOUT\(26),
	datad => \instructionFetch_Decode|instructionOUT\(27),
	combout => \control_inst|Equal1~0_combout\);

-- Location: LCCOMB_X61_Y48_N22
\control_inst|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \control_inst|Equal1~1_combout\ = (!\instructionFetch_Decode|instructionOUT\(29) & (\instructionFetch_Decode|instructionOUT\(31) & \control_inst|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(29),
	datac => \instructionFetch_Decode|instructionOUT\(31),
	datad => \control_inst|Equal1~0_combout\,
	combout => \control_inst|Equal1~1_combout\);

-- Location: LCCOMB_X61_Y48_N4
\control_inst|RegWrite~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \control_inst|RegWrite~1_combout\ = (\control_inst|Equal1~1_combout\) # ((\control_inst|Equal3~0_combout\ & !\instructionFetch_Decode|instructionOUT\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_inst|Equal3~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(28),
	datac => \control_inst|Equal1~1_combout\,
	combout => \control_inst|RegWrite~1_combout\);

-- Location: FF_X61_Y48_N5
\instructionDecode_Excecution|regWriteOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \control_inst|RegWrite~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|regWriteOUT~q\);

-- Location: FF_X61_Y48_N19
\instructionExecution_Memory|regWriteOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|regWriteOUT~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|regWriteOUT~q\);

-- Location: FF_X64_Y50_N17
\instructionMemory_writeback|regWriteOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|regWriteOUT~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|regWriteOUT~q\);

-- Location: LCCOMB_X63_Y49_N12
\instructionDecode_Excecution|rtOUT[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|rtOUT[2]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \instructionDecode_Excecution|rtOUT[2]~feeder_combout\);

-- Location: FF_X63_Y49_N13
\instructionDecode_Excecution|rtOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|rtOUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rtOUT\(2));

-- Location: LCCOMB_X63_Y49_N28
\instructionDecode_Excecution|rdOUT[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|rdOUT[2]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|instructionOUT\(13),
	combout => \instructionDecode_Excecution|rdOUT[2]~feeder_combout\);

-- Location: FF_X63_Y49_N29
\instructionDecode_Excecution|rdOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|rdOUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rdOUT\(2));

-- Location: LCCOMB_X63_Y49_N18
\IDEX_MUX_BOTTOM|mux_out[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IDEX_MUX_BOTTOM|mux_out[2]~2_combout\ = (\instructionDecode_Excecution|ALUOpOUT\(1) & ((\instructionDecode_Excecution|rdOUT\(2)))) # (!\instructionDecode_Excecution|ALUOpOUT\(1) & (\instructionDecode_Excecution|rtOUT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|rtOUT\(2),
	datab => \instructionDecode_Excecution|ALUOpOUT\(1),
	datad => \instructionDecode_Excecution|rdOUT\(2),
	combout => \IDEX_MUX_BOTTOM|mux_out[2]~2_combout\);

-- Location: FF_X63_Y49_N19
\instructionExecution_Memory|registerInfoOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX_MUX_BOTTOM|mux_out[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|registerInfoOUT\(2));

-- Location: FF_X64_Y50_N15
\instructionMemory_writeback|registerInfoOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|registerInfoOUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|registerInfoOUT\(2));

-- Location: FF_X62_Y46_N7
\instructionDecode_Excecution|rdOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rdOUT\(4));

-- Location: LCCOMB_X60_Y50_N14
\instructionDecode_Excecution|rtOUT[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|rtOUT[4]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|instructionOUT\(20),
	combout => \instructionDecode_Excecution|rtOUT[4]~feeder_combout\);

-- Location: FF_X60_Y50_N15
\instructionDecode_Excecution|rtOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|rtOUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rtOUT\(4));

-- Location: LCCOMB_X60_Y50_N18
\IDEX_MUX_BOTTOM|mux_out[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IDEX_MUX_BOTTOM|mux_out[4]~0_combout\ = (\instructionDecode_Excecution|ALUOpOUT\(1) & (\instructionDecode_Excecution|rdOUT\(4))) # (!\instructionDecode_Excecution|ALUOpOUT\(1) & ((\instructionDecode_Excecution|rtOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|rdOUT\(4),
	datac => \instructionDecode_Excecution|rtOUT\(4),
	datad => \instructionDecode_Excecution|ALUOpOUT\(1),
	combout => \IDEX_MUX_BOTTOM|mux_out[4]~0_combout\);

-- Location: FF_X60_Y50_N19
\instructionExecution_Memory|registerInfoOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX_MUX_BOTTOM|mux_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|registerInfoOUT\(4));

-- Location: FF_X64_Y50_N19
\instructionMemory_writeback|registerInfoOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|registerInfoOUT\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|registerInfoOUT\(4));

-- Location: LCCOMB_X64_Y50_N8
\registerFile_inst|U1|Ram0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~0_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(3) & (\instructionMemory_writeback|regWriteOUT~q\ & (\instructionMemory_writeback|registerInfoOUT\(2) & \instructionMemory_writeback|registerInfoOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(3),
	datab => \instructionMemory_writeback|regWriteOUT~q\,
	datac => \instructionMemory_writeback|registerInfoOUT\(2),
	datad => \instructionMemory_writeback|registerInfoOUT\(4),
	combout => \registerFile_inst|U1|Ram0~0_combout\);

-- Location: LCCOMB_X62_Y47_N8
\instructionDecode_Excecution|rtOUT[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|rtOUT[1]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \instructionDecode_Excecution|rtOUT[1]~feeder_combout\);

-- Location: FF_X62_Y47_N9
\instructionDecode_Excecution|rtOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|rtOUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rtOUT\(1));

-- Location: LCCOMB_X62_Y47_N20
\instructionDecode_Excecution|rdOUT[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|rdOUT[1]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|instructionOUT\(12),
	combout => \instructionDecode_Excecution|rdOUT[1]~feeder_combout\);

-- Location: FF_X62_Y47_N21
\instructionDecode_Excecution|rdOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|rdOUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|rdOUT\(1));

-- Location: LCCOMB_X62_Y47_N2
\IDEX_MUX_BOTTOM|mux_out[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IDEX_MUX_BOTTOM|mux_out[1]~4_combout\ = (\instructionDecode_Excecution|ALUOpOUT\(1) & ((\instructionDecode_Excecution|rdOUT\(1)))) # (!\instructionDecode_Excecution|ALUOpOUT\(1) & (\instructionDecode_Excecution|rtOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|rtOUT\(1),
	datab => \instructionDecode_Excecution|ALUOpOUT\(1),
	datad => \instructionDecode_Excecution|rdOUT\(1),
	combout => \IDEX_MUX_BOTTOM|mux_out[1]~4_combout\);

-- Location: FF_X62_Y47_N3
\instructionExecution_Memory|registerInfoOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX_MUX_BOTTOM|mux_out[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|registerInfoOUT\(1));

-- Location: FF_X64_Y50_N27
\instructionMemory_writeback|registerInfoOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|registerInfoOUT\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|registerInfoOUT\(1));

-- Location: LCCOMB_X64_Y50_N26
\registerFile_inst|U1|Ram0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~16_combout\ = (\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~0_combout\ & \instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(0),
	datab => \registerFile_inst|U1|Ram0~0_combout\,
	datac => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~16_combout\);

-- Location: FF_X54_Y52_N23
\registerFile_inst|GEN_ADDREG:23:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(0));

-- Location: LCCOMB_X64_Y50_N0
\registerFile_inst|U1|Ram0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~4_combout\ = (\instructionMemory_writeback|regWriteOUT~q\ & (!\instructionMemory_writeback|registerInfoOUT\(3) & (!\instructionMemory_writeback|registerInfoOUT\(2) & \instructionMemory_writeback|registerInfoOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|regWriteOUT~q\,
	datab => \instructionMemory_writeback|registerInfoOUT\(3),
	datac => \instructionMemory_writeback|registerInfoOUT\(2),
	datad => \instructionMemory_writeback|registerInfoOUT\(4),
	combout => \registerFile_inst|U1|Ram0~4_combout\);

-- Location: LCCOMB_X58_Y50_N12
\registerFile_inst|U1|Ram0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~18_combout\ = (\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~4_combout\ & \instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~4_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~18_combout\);

-- Location: FF_X54_Y52_N1
\registerFile_inst|GEN_ADDREG:19:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(0));

-- Location: LCCOMB_X54_Y52_N0
\registerFile_inst|U2|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(0)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(0) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(0),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux31~7_combout\);

-- Location: LCCOMB_X64_Y50_N28
\registerFile_inst|U1|Ram0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~6_combout\ = (\instructionMemory_writeback|regWriteOUT~q\ & (\instructionMemory_writeback|registerInfoOUT\(2) & (\instructionMemory_writeback|registerInfoOUT\(3) & \instructionMemory_writeback|registerInfoOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|regWriteOUT~q\,
	datab => \instructionMemory_writeback|registerInfoOUT\(2),
	datac => \instructionMemory_writeback|registerInfoOUT\(3),
	datad => \instructionMemory_writeback|registerInfoOUT\(4),
	combout => \registerFile_inst|U1|Ram0~6_combout\);

-- Location: LCCOMB_X58_Y50_N14
\registerFile_inst|U1|Ram0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~19_combout\ = (\registerFile_inst|U1|Ram0~6_combout\ & (\instructionMemory_writeback|registerInfoOUT\(0) & \instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U1|Ram0~6_combout\,
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~19_combout\);

-- Location: FF_X56_Y49_N13
\registerFile_inst|GEN_ADDREG:31:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(0));

-- Location: LCCOMB_X64_Y50_N22
\registerFile_inst|U1|Ram0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~2_combout\ = (\instructionMemory_writeback|regWriteOUT~q\ & (\instructionMemory_writeback|registerInfoOUT\(3) & (!\instructionMemory_writeback|registerInfoOUT\(2) & \instructionMemory_writeback|registerInfoOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|regWriteOUT~q\,
	datab => \instructionMemory_writeback|registerInfoOUT\(3),
	datac => \instructionMemory_writeback|registerInfoOUT\(2),
	datad => \instructionMemory_writeback|registerInfoOUT\(4),
	combout => \registerFile_inst|U1|Ram0~2_combout\);

-- Location: LCCOMB_X56_Y47_N4
\registerFile_inst|U1|Ram0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~17_combout\ = (\instructionMemory_writeback|registerInfoOUT\(0) & (\instructionMemory_writeback|registerInfoOUT\(1) & \registerFile_inst|U1|Ram0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \instructionMemory_writeback|registerInfoOUT\(1),
	datad => \registerFile_inst|U1|Ram0~2_combout\,
	combout => \registerFile_inst|U1|Ram0~17_combout\);

-- Location: FF_X56_Y49_N3
\registerFile_inst|GEN_ADDREG:27:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(0));

-- Location: LCCOMB_X56_Y49_N12
\registerFile_inst|U2|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~8_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux31~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(0))) # (!\registerFile_inst|U2|Mux31~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(0)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux31~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(0),
	combout => \registerFile_inst|U2|Mux31~8_combout\);

-- Location: LCCOMB_X58_Y50_N22
\registerFile_inst|U1|Ram0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~11_combout\ = (\registerFile_inst|U1|Ram0~6_combout\ & (!\instructionMemory_writeback|registerInfoOUT\(0) & \instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U1|Ram0~6_combout\,
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~11_combout\);

-- Location: FF_X50_Y46_N15
\registerFile_inst|GEN_ADDREG:30:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(0));

-- Location: LCCOMB_X64_Y50_N10
\registerFile_inst|U1|Ram0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~9_combout\ = (\instructionMemory_writeback|registerInfoOUT\(1) & (\registerFile_inst|U1|Ram0~0_combout\ & !\instructionMemory_writeback|registerInfoOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datab => \registerFile_inst|U1|Ram0~0_combout\,
	datac => \instructionMemory_writeback|registerInfoOUT\(0),
	combout => \registerFile_inst|U1|Ram0~9_combout\);

-- Location: FF_X50_Y46_N21
\registerFile_inst|GEN_ADDREG:22:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(0));

-- Location: LCCOMB_X56_Y47_N0
\registerFile_inst|U1|Ram0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~8_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(0) & (\instructionMemory_writeback|registerInfoOUT\(1) & \registerFile_inst|U1|Ram0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \instructionMemory_writeback|registerInfoOUT\(1),
	datad => \registerFile_inst|U1|Ram0~2_combout\,
	combout => \registerFile_inst|U1|Ram0~8_combout\);

-- Location: FF_X51_Y46_N27
\registerFile_inst|GEN_ADDREG:26:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(0));

-- Location: LCCOMB_X58_Y50_N28
\registerFile_inst|U1|Ram0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~10_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~4_combout\ & \instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~4_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~10_combout\);

-- Location: FF_X51_Y46_N29
\registerFile_inst|GEN_ADDREG:18:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(0));

-- Location: LCCOMB_X51_Y46_N28
\registerFile_inst|U2|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(0))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(0),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux31~0_combout\);

-- Location: LCCOMB_X50_Y46_N20
\registerFile_inst|U2|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux31~0_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(0))) # (!\registerFile_inst|U2|Mux31~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(0)))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(0),
	datad => \registerFile_inst|U2|Mux31~0_combout\,
	combout => \registerFile_inst|U2|Mux31~1_combout\);

-- Location: LCCOMB_X56_Y47_N22
\registerFile_inst|U1|Ram0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~3_combout\ = (\instructionMemory_writeback|registerInfoOUT\(0) & (!\instructionMemory_writeback|registerInfoOUT\(1) & \registerFile_inst|U1|Ram0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \instructionMemory_writeback|registerInfoOUT\(1),
	datad => \registerFile_inst|U1|Ram0~2_combout\,
	combout => \registerFile_inst|U1|Ram0~3_combout\);

-- Location: FF_X51_Y48_N3
\registerFile_inst|GEN_ADDREG:25:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(0));

-- Location: LCCOMB_X58_Y50_N26
\registerFile_inst|U1|Ram0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~7_combout\ = (\registerFile_inst|U1|Ram0~6_combout\ & (\instructionMemory_writeback|registerInfoOUT\(0) & !\instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U1|Ram0~6_combout\,
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~7_combout\);

-- Location: FF_X51_Y48_N29
\registerFile_inst|GEN_ADDREG:29:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(0));

-- Location: LCCOMB_X58_Y50_N0
\registerFile_inst|U1|Ram0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~5_combout\ = (\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~4_combout\ & !\instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~4_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~5_combout\);

-- Location: FF_X50_Y51_N15
\registerFile_inst|GEN_ADDREG:17:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(0));

-- Location: LCCOMB_X64_Y50_N12
\registerFile_inst|U1|Ram0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~1_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(1) & (\registerFile_inst|U1|Ram0~0_combout\ & \instructionMemory_writeback|registerInfoOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datab => \registerFile_inst|U1|Ram0~0_combout\,
	datac => \instructionMemory_writeback|registerInfoOUT\(0),
	combout => \registerFile_inst|U1|Ram0~1_combout\);

-- Location: FF_X50_Y51_N13
\registerFile_inst|GEN_ADDREG:21:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(0));

-- Location: LCCOMB_X50_Y51_N14
\registerFile_inst|U2|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(0)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(0),
	combout => \registerFile_inst|U2|Mux31~2_combout\);

-- Location: LCCOMB_X51_Y48_N28
\registerFile_inst|U2|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux31~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(0)))) # (!\registerFile_inst|U2|Mux31~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(0))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(0),
	datad => \registerFile_inst|U2|Mux31~2_combout\,
	combout => \registerFile_inst|U2|Mux31~3_combout\);

-- Location: LCCOMB_X64_Y50_N20
\registerFile_inst|U1|Ram0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~13_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(1) & (\registerFile_inst|U1|Ram0~0_combout\ & !\instructionMemory_writeback|registerInfoOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datab => \registerFile_inst|U1|Ram0~0_combout\,
	datac => \instructionMemory_writeback|registerInfoOUT\(0),
	combout => \registerFile_inst|U1|Ram0~13_combout\);

-- Location: FF_X58_Y52_N13
\registerFile_inst|GEN_ADDREG:20:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(0));

-- Location: LCCOMB_X56_Y47_N26
\registerFile_inst|U1|Ram0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~12_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(0) & (!\instructionMemory_writeback|registerInfoOUT\(1) & \registerFile_inst|U1|Ram0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \instructionMemory_writeback|registerInfoOUT\(1),
	datad => \registerFile_inst|U1|Ram0~2_combout\,
	combout => \registerFile_inst|U1|Ram0~12_combout\);

-- Location: FF_X55_Y52_N5
\registerFile_inst|GEN_ADDREG:24:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(0));

-- Location: LCCOMB_X58_Y50_N24
\registerFile_inst|U1|Ram0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~14_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~4_combout\ & !\instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~4_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~14_combout\);

-- Location: FF_X55_Y52_N31
\registerFile_inst|GEN_ADDREG:16:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(0));

-- Location: LCCOMB_X55_Y52_N30
\registerFile_inst|U2|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(0)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(0) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux31~4_combout\);

-- Location: LCCOMB_X58_Y50_N2
\registerFile_inst|U1|Ram0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~15_combout\ = (\registerFile_inst|U1|Ram0~6_combout\ & (!\instructionMemory_writeback|registerInfoOUT\(0) & !\instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U1|Ram0~6_combout\,
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~15_combout\);

-- Location: FF_X58_Y52_N31
\registerFile_inst|GEN_ADDREG:28:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(0));

-- Location: LCCOMB_X58_Y52_N30
\registerFile_inst|U2|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~5_combout\ = (\registerFile_inst|U2|Mux31~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(0)) # (!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux31~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(0) & ((\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(0),
	datab => \registerFile_inst|U2|Mux31~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux31~5_combout\);

-- Location: LCCOMB_X54_Y49_N16
\registerFile_inst|U2|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux31~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((!\instructionFetch_Decode|instructionOUT\(22) & \registerFile_inst|U2|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux31~3_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux31~5_combout\,
	combout => \registerFile_inst|U2|Mux31~6_combout\);

-- Location: LCCOMB_X54_Y49_N18
\registerFile_inst|U2|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~9_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux31~6_combout\ & (\registerFile_inst|U2|Mux31~8_combout\)) # (!\registerFile_inst|U2|Mux31~6_combout\ & 
-- ((\registerFile_inst|U2|Mux31~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux31~8_combout\,
	datab => \registerFile_inst|U2|Mux31~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux31~6_combout\,
	combout => \registerFile_inst|U2|Mux31~9_combout\);

-- Location: LCCOMB_X57_Y47_N0
\registerFile_inst|GEN_ADDREG:15:REGX|Q[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[0]~feeder_combout\ = \MUX3|mux_out[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX3|mux_out[0]~0_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[0]~feeder_combout\);

-- Location: LCCOMB_X64_Y50_N14
\registerFile_inst|U1|Ram0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~35_combout\ = (\instructionMemory_writeback|regWriteOUT~q\ & (\instructionMemory_writeback|registerInfoOUT\(3) & (\instructionMemory_writeback|registerInfoOUT\(2) & !\instructionMemory_writeback|registerInfoOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|regWriteOUT~q\,
	datab => \instructionMemory_writeback|registerInfoOUT\(3),
	datac => \instructionMemory_writeback|registerInfoOUT\(2),
	datad => \instructionMemory_writeback|registerInfoOUT\(4),
	combout => \registerFile_inst|U1|Ram0~35_combout\);

-- Location: LCCOMB_X56_Y47_N28
\registerFile_inst|U1|Ram0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~39_combout\ = (\instructionMemory_writeback|registerInfoOUT\(1) & (\instructionMemory_writeback|registerInfoOUT\(0) & \registerFile_inst|U1|Ram0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~35_combout\,
	combout => \registerFile_inst|U1|Ram0~39_combout\);

-- Location: FF_X57_Y47_N1
\registerFile_inst|GEN_ADDREG:15:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[0]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(0));

-- Location: LCCOMB_X56_Y47_N8
\registerFile_inst|U1|Ram0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~37_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(1) & (\instructionMemory_writeback|registerInfoOUT\(0) & \registerFile_inst|U1|Ram0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~35_combout\,
	combout => \registerFile_inst|U1|Ram0~37_combout\);

-- Location: FF_X59_Y47_N21
\registerFile_inst|GEN_ADDREG:13:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(0));

-- Location: LCCOMB_X56_Y47_N18
\registerFile_inst|U1|Ram0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~38_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(1) & (!\instructionMemory_writeback|registerInfoOUT\(0) & \registerFile_inst|U1|Ram0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~35_combout\,
	combout => \registerFile_inst|U1|Ram0~38_combout\);

-- Location: FF_X58_Y48_N21
\registerFile_inst|GEN_ADDREG:12:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(0));

-- Location: LCCOMB_X56_Y47_N30
\registerFile_inst|U1|Ram0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~36_combout\ = (\instructionMemory_writeback|registerInfoOUT\(1) & (!\instructionMemory_writeback|registerInfoOUT\(0) & \registerFile_inst|U1|Ram0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~35_combout\,
	combout => \registerFile_inst|U1|Ram0~36_combout\);

-- Location: FF_X58_Y48_N27
\registerFile_inst|GEN_ADDREG:14:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(0));

-- Location: LCCOMB_X58_Y48_N20
\registerFile_inst|U2|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(0)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(0),
	combout => \registerFile_inst|U2|Mux31~17_combout\);

-- Location: LCCOMB_X59_Y47_N20
\registerFile_inst|U2|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~18_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux31~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(0))) # (!\registerFile_inst|U2|Mux31~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(0)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(0),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(0),
	datad => \registerFile_inst|U2|Mux31~17_combout\,
	combout => \registerFile_inst|U2|Mux31~18_combout\);

-- Location: LCCOMB_X64_Y50_N16
\registerFile_inst|U1|Ram0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~25_combout\ = (\instructionMemory_writeback|registerInfoOUT\(3) & (!\instructionMemory_writeback|registerInfoOUT\(2) & (\instructionMemory_writeback|regWriteOUT~q\ & !\instructionMemory_writeback|registerInfoOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(3),
	datab => \instructionMemory_writeback|registerInfoOUT\(2),
	datac => \instructionMemory_writeback|regWriteOUT~q\,
	datad => \instructionMemory_writeback|registerInfoOUT\(4),
	combout => \registerFile_inst|U1|Ram0~25_combout\);

-- Location: LCCOMB_X64_Y50_N24
\registerFile_inst|U1|Ram0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~26_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(1) & (\instructionMemory_writeback|registerInfoOUT\(0) & \registerFile_inst|U1|Ram0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datac => \instructionMemory_writeback|registerInfoOUT\(0),
	datad => \registerFile_inst|U1|Ram0~25_combout\,
	combout => \registerFile_inst|U1|Ram0~26_combout\);

-- Location: FF_X56_Y46_N15
\registerFile_inst|GEN_ADDREG:9:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(0));

-- Location: LCCOMB_X64_Y50_N4
\registerFile_inst|U1|Ram0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~28_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(1) & (!\instructionMemory_writeback|registerInfoOUT\(0) & \registerFile_inst|U1|Ram0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datac => \instructionMemory_writeback|registerInfoOUT\(0),
	datad => \registerFile_inst|U1|Ram0~25_combout\,
	combout => \registerFile_inst|U1|Ram0~28_combout\);

-- Location: FF_X56_Y46_N25
\registerFile_inst|GEN_ADDREG:8:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(0));

-- Location: LCCOMB_X56_Y46_N24
\registerFile_inst|U2|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(0))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux31~10_combout\);

-- Location: LCCOMB_X64_Y50_N2
\registerFile_inst|U1|Ram0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~27_combout\ = (\instructionMemory_writeback|registerInfoOUT\(1) & (!\instructionMemory_writeback|registerInfoOUT\(0) & \registerFile_inst|U1|Ram0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datac => \instructionMemory_writeback|registerInfoOUT\(0),
	datad => \registerFile_inst|U1|Ram0~25_combout\,
	combout => \registerFile_inst|U1|Ram0~27_combout\);

-- Location: FF_X52_Y47_N11
\registerFile_inst|GEN_ADDREG:10:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(0));

-- Location: LCCOMB_X64_Y50_N30
\registerFile_inst|U1|Ram0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~29_combout\ = (\instructionMemory_writeback|registerInfoOUT\(1) & (\instructionMemory_writeback|registerInfoOUT\(0) & \registerFile_inst|U1|Ram0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(1),
	datac => \instructionMemory_writeback|registerInfoOUT\(0),
	datad => \registerFile_inst|U1|Ram0~25_combout\,
	combout => \registerFile_inst|U1|Ram0~29_combout\);

-- Location: FF_X55_Y47_N27
\registerFile_inst|GEN_ADDREG:11:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(0));

-- Location: LCCOMB_X52_Y47_N10
\registerFile_inst|U2|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~11_combout\ = (\registerFile_inst|U2|Mux31~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(0))) # (!\instructionFetch_Decode|instructionOUT\(22)))) # (!\registerFile_inst|U2|Mux31~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux31~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(0),
	combout => \registerFile_inst|U2|Mux31~11_combout\);

-- Location: LCCOMB_X64_Y50_N6
\registerFile_inst|U1|Ram0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~20_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(3) & (\instructionMemory_writeback|regWriteOUT~q\ & (\instructionMemory_writeback|registerInfoOUT\(2) & !\instructionMemory_writeback|registerInfoOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(3),
	datab => \instructionMemory_writeback|regWriteOUT~q\,
	datac => \instructionMemory_writeback|registerInfoOUT\(2),
	datad => \instructionMemory_writeback|registerInfoOUT\(4),
	combout => \registerFile_inst|U1|Ram0~20_combout\);

-- Location: LCCOMB_X58_Y50_N8
\registerFile_inst|U1|Ram0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~21_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~20_combout\ & \instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~20_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~21_combout\);

-- Location: FF_X61_Y52_N5
\registerFile_inst|GEN_ADDREG:6:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(0));

-- Location: LCCOMB_X58_Y50_N4
\registerFile_inst|U1|Ram0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~23_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~20_combout\ & !\instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~20_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~23_combout\);

-- Location: FF_X61_Y52_N15
\registerFile_inst|GEN_ADDREG:4:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(0));

-- Location: LCCOMB_X61_Y52_N14
\registerFile_inst|U2|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(0)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(0) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux31~12_combout\);

-- Location: LCCOMB_X58_Y50_N30
\registerFile_inst|U1|Ram0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~24_combout\ = (\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~20_combout\ & \instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~20_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~24_combout\);

-- Location: FF_X47_Y49_N29
\registerFile_inst|GEN_ADDREG:7:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(0));

-- Location: LCCOMB_X58_Y50_N18
\registerFile_inst|U1|Ram0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~22_combout\ = (\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~20_combout\ & !\instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~20_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~22_combout\);

-- Location: FF_X47_Y49_N3
\registerFile_inst|GEN_ADDREG:5:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(0));

-- Location: LCCOMB_X47_Y49_N28
\registerFile_inst|U2|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux31~12_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(0))) # (!\registerFile_inst|U2|Mux31~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(0)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux31~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(0),
	combout => \registerFile_inst|U2|Mux31~13_combout\);

-- Location: LCCOMB_X64_Y50_N18
\registerFile_inst|U1|Ram0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~30_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(3) & (!\instructionMemory_writeback|registerInfoOUT\(2) & (!\instructionMemory_writeback|registerInfoOUT\(4) & \instructionMemory_writeback|regWriteOUT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|registerInfoOUT\(3),
	datab => \instructionMemory_writeback|registerInfoOUT\(2),
	datac => \instructionMemory_writeback|registerInfoOUT\(4),
	datad => \instructionMemory_writeback|regWriteOUT~q\,
	combout => \registerFile_inst|U1|Ram0~30_combout\);

-- Location: LCCOMB_X58_Y50_N10
\registerFile_inst|U1|Ram0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~32_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~30_combout\ & \instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~30_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~32_combout\);

-- Location: FF_X54_Y51_N17
\registerFile_inst|GEN_ADDREG:2:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(0));

-- Location: LCCOMB_X58_Y50_N6
\registerFile_inst|U1|Ram0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~34_combout\ = (\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~30_combout\ & \instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~30_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~34_combout\);

-- Location: FF_X54_Y51_N11
\registerFile_inst|GEN_ADDREG:3:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(0));

-- Location: LCCOMB_X58_Y50_N20
\registerFile_inst|U1|Ram0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~33_combout\ = (!\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~30_combout\ & !\instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~30_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~33_combout\);

-- Location: FF_X54_Y47_N11
\registerFile_inst|GEN_ADDREG:0:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(0));

-- Location: LCCOMB_X58_Y50_N16
\registerFile_inst|U1|Ram0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U1|Ram0~31_combout\ = (\instructionMemory_writeback|registerInfoOUT\(0) & (\registerFile_inst|U1|Ram0~30_combout\ & !\instructionMemory_writeback|registerInfoOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|registerInfoOUT\(0),
	datac => \registerFile_inst|U1|Ram0~30_combout\,
	datad => \instructionMemory_writeback|registerInfoOUT\(1),
	combout => \registerFile_inst|U1|Ram0~31_combout\);

-- Location: FF_X54_Y47_N9
\registerFile_inst|GEN_ADDREG:1:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[0]~0_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(0));

-- Location: LCCOMB_X54_Y47_N10
\registerFile_inst|U2|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(0)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(0),
	combout => \registerFile_inst|U2|Mux31~14_combout\);

-- Location: LCCOMB_X54_Y51_N10
\registerFile_inst|U2|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux31~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(0)))) # (!\registerFile_inst|U2|Mux31~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(0))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(0),
	datad => \registerFile_inst|U2|Mux31~14_combout\,
	combout => \registerFile_inst|U2|Mux31~15_combout\);

-- Location: LCCOMB_X59_Y49_N10
\registerFile_inst|U2|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|U2|Mux31~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux31~13_combout\,
	datad => \registerFile_inst|U2|Mux31~15_combout\,
	combout => \registerFile_inst|U2|Mux31~16_combout\);

-- Location: LCCOMB_X59_Y49_N12
\registerFile_inst|U2|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~19_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux31~16_combout\ & (\registerFile_inst|U2|Mux31~18_combout\)) # (!\registerFile_inst|U2|Mux31~16_combout\ & 
-- ((\registerFile_inst|U2|Mux31~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux31~18_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux31~11_combout\,
	datad => \registerFile_inst|U2|Mux31~16_combout\,
	combout => \registerFile_inst|U2|Mux31~19_combout\);

-- Location: LCCOMB_X60_Y49_N28
\registerFile_inst|U2|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux31~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux31~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux31~9_combout\,
	datad => \registerFile_inst|U2|Mux31~19_combout\,
	combout => \registerFile_inst|U2|Mux31~20_combout\);

-- Location: FF_X60_Y49_N29
\instructionDecode_Excecution|readData1OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux31~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(0));

-- Location: LCCOMB_X61_Y48_N0
\control_inst|RegWrite~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \control_inst|RegWrite~0_combout\ = (!\control_inst|Equal1~1_combout\ & ((\instructionFetch_Decode|instructionOUT\(28)) # ((!\instructionFetch_Decode|instructionOUT\(29)) # (!\control_inst|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_inst|Equal1~1_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(28),
	datac => \control_inst|Equal3~0_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(29),
	combout => \control_inst|RegWrite~0_combout\);

-- Location: LCCOMB_X61_Y48_N14
\control_inst|ALUSrc~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \control_inst|ALUSrc~0_combout\ = (!\control_inst|Equal0~0_combout\ & (((\control_inst|Equal2~0_combout\) # (\control_inst|Equal4~0_combout\)) # (!\control_inst|RegWrite~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_inst|Equal0~0_combout\,
	datab => \control_inst|RegWrite~0_combout\,
	datac => \control_inst|Equal2~0_combout\,
	datad => \control_inst|Equal4~0_combout\,
	combout => \control_inst|ALUSrc~0_combout\);

-- Location: FF_X61_Y48_N15
\instructionDecode_Excecution|ALUSrcOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \control_inst|ALUSrc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|ALUSrcOUT~q\);

-- Location: LCCOMB_X54_Y52_N22
\registerFile_inst|U3|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(0))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(0),
	combout => \registerFile_inst|U3|Mux31~7_combout\);

-- Location: LCCOMB_X56_Y49_N2
\registerFile_inst|U3|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~8_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux31~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(0))) # (!\registerFile_inst|U3|Mux31~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(0)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(0),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(0),
	datad => \registerFile_inst|U3|Mux31~7_combout\,
	combout => \registerFile_inst|U3|Mux31~8_combout\);

-- Location: LCCOMB_X51_Y46_N26
\registerFile_inst|U3|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(0)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(0) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux31~0_combout\);

-- Location: LCCOMB_X50_Y46_N14
\registerFile_inst|U3|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux31~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(0)))) # (!\registerFile_inst|U3|Mux31~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(0))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(0),
	datad => \registerFile_inst|U3|Mux31~0_combout\,
	combout => \registerFile_inst|U3|Mux31~1_combout\);

-- Location: LCCOMB_X55_Y52_N4
\registerFile_inst|U3|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(0)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(0),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux31~4_combout\);

-- Location: LCCOMB_X58_Y52_N12
\registerFile_inst|U3|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux31~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(0))) # (!\registerFile_inst|U3|Mux31~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(0)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(0),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(0),
	datad => \registerFile_inst|U3|Mux31~4_combout\,
	combout => \registerFile_inst|U3|Mux31~5_combout\);

-- Location: LCCOMB_X50_Y51_N12
\registerFile_inst|U3|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~2_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(0)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux31~2_combout\);

-- Location: LCCOMB_X51_Y48_N2
\registerFile_inst|U3|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~3_combout\ = (\registerFile_inst|U3|Mux31~2_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(0))) # (!\instructionFetch_Decode|instructionOUT\(19)))) # (!\registerFile_inst|U3|Mux31~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux31~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(0),
	combout => \registerFile_inst|U3|Mux31~3_combout\);

-- Location: LCCOMB_X56_Y46_N10
\registerFile_inst|U3|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|U3|Mux31~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux31~5_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \registerFile_inst|U3|Mux31~3_combout\,
	combout => \registerFile_inst|U3|Mux31~6_combout\);

-- Location: LCCOMB_X56_Y46_N28
\registerFile_inst|U3|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux31~6_combout\ & (\registerFile_inst|U3|Mux31~8_combout\)) # (!\registerFile_inst|U3|Mux31~6_combout\ & 
-- ((\registerFile_inst|U3|Mux31~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux31~8_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|U3|Mux31~1_combout\,
	datad => \registerFile_inst|U3|Mux31~6_combout\,
	combout => \registerFile_inst|U3|Mux31~9_combout\);

-- Location: LCCOMB_X58_Y48_N26
\registerFile_inst|U3|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(0))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(0),
	combout => \registerFile_inst|U3|Mux31~17_combout\);

-- Location: LCCOMB_X57_Y47_N10
\registerFile_inst|U3|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~18_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux31~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(0))) # (!\registerFile_inst|U3|Mux31~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(0)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(0),
	datad => \registerFile_inst|U3|Mux31~17_combout\,
	combout => \registerFile_inst|U3|Mux31~18_combout\);

-- Location: LCCOMB_X56_Y46_N14
\registerFile_inst|U3|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~10_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(0))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(0),
	combout => \registerFile_inst|U3|Mux31~10_combout\);

-- Location: LCCOMB_X55_Y47_N26
\registerFile_inst|U3|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux31~10_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(0))) # (!\registerFile_inst|U3|Mux31~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(0)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux31~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux31~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(0),
	combout => \registerFile_inst|U3|Mux31~11_combout\);

-- Location: LCCOMB_X54_Y47_N8
\registerFile_inst|U3|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(0))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(0),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(0),
	combout => \registerFile_inst|U3|Mux31~14_combout\);

-- Location: LCCOMB_X54_Y51_N16
\registerFile_inst|U3|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~15_combout\ = (\registerFile_inst|U3|Mux31~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(0)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux31~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(0) & \instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(0),
	datab => \registerFile_inst|U3|Mux31~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux31~15_combout\);

-- Location: LCCOMB_X61_Y52_N4
\registerFile_inst|U3|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(0)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(0) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(0),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux31~12_combout\);

-- Location: LCCOMB_X47_Y49_N2
\registerFile_inst|U3|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux31~12_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(0))) # (!\registerFile_inst|U3|Mux31~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(0)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(0),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(0),
	datad => \registerFile_inst|U3|Mux31~12_combout\,
	combout => \registerFile_inst|U3|Mux31~13_combout\);

-- Location: LCCOMB_X49_Y51_N14
\registerFile_inst|U3|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|U3|Mux31~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux31~15_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux31~13_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux31~16_combout\);

-- Location: LCCOMB_X57_Y47_N20
\registerFile_inst|U3|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux31~16_combout\ & (\registerFile_inst|U3|Mux31~18_combout\)) # (!\registerFile_inst|U3|Mux31~16_combout\ & 
-- ((\registerFile_inst|U3|Mux31~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux31~18_combout\,
	datab => \registerFile_inst|U3|Mux31~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \registerFile_inst|U3|Mux31~16_combout\,
	combout => \registerFile_inst|U3|Mux31~19_combout\);

-- Location: LCCOMB_X63_Y45_N20
\registerFile_inst|U3|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux31~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux31~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U3|Mux31~9_combout\,
	datac => \registerFile_inst|U3|Mux31~19_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(20),
	combout => \registerFile_inst|U3|Mux31~20_combout\);

-- Location: FF_X63_Y45_N21
\instructionDecode_Excecution|readData2OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux31~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(0));

-- Location: LCCOMB_X65_Y46_N12
\ALU_inst|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux31~5_combout\ = (!\instructionDecode_Excecution|readData1OUT\(0) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((!\instructionDecode_Excecution|signExtendOUT\(0)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (!\instructionDecode_Excecution|readData2OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(0),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(0),
	datad => \instructionDecode_Excecution|signExtendOUT\(0),
	combout => \ALU_inst|Mux31~5_combout\);

-- Location: LCCOMB_X63_Y47_N0
\MUX2|mux_out[0]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[0]~31_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(0)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|readData2OUT\(0),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|signExtendOUT\(0),
	combout => \MUX2|mux_out[0]~31_combout\);

-- Location: LCCOMB_X63_Y47_N10
\ALU_inst|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~0_combout\ = \MUX2|mux_out[0]~31_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \MUX2|mux_out[0]~31_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~0_combout\);

-- Location: LCCOMB_X63_Y47_N16
\ALU_inst|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~2_cout\ = CARRY((\ALUControl_inst|Operation~10_combout\ & \ALUControl_inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~10_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datad => VCC,
	cout => \ALU_inst|Add0~2_cout\);

-- Location: LCCOMB_X63_Y47_N18
\ALU_inst|Add0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~3_combout\ = (\ALU_inst|Add0~0_combout\ & ((\instructionDecode_Excecution|readData1OUT\(0) & (\ALU_inst|Add0~2_cout\ & VCC)) # (!\instructionDecode_Excecution|readData1OUT\(0) & (!\ALU_inst|Add0~2_cout\)))) # (!\ALU_inst|Add0~0_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(0) & (!\ALU_inst|Add0~2_cout\)) # (!\instructionDecode_Excecution|readData1OUT\(0) & ((\ALU_inst|Add0~2_cout\) # (GND)))))
-- \ALU_inst|Add0~4\ = CARRY((\ALU_inst|Add0~0_combout\ & (!\instructionDecode_Excecution|readData1OUT\(0) & !\ALU_inst|Add0~2_cout\)) # (!\ALU_inst|Add0~0_combout\ & ((!\ALU_inst|Add0~2_cout\) # (!\instructionDecode_Excecution|readData1OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~0_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(0),
	datad => VCC,
	cin => \ALU_inst|Add0~2_cout\,
	combout => \ALU_inst|Add0~3_combout\,
	cout => \ALU_inst|Add0~4\);

-- Location: LCCOMB_X65_Y46_N28
\ALU_inst|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux31~8_combout\ = (!\ALUControl_inst|Operation[1]~4_combout\ & (\ALU_inst|Add0~3_combout\ & (!\ALUControl_inst|Operation~11_combout\ & !\ALUControl_inst|Operation[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation[1]~4_combout\,
	datab => \ALU_inst|Add0~3_combout\,
	datac => \ALUControl_inst|Operation~11_combout\,
	datad => \ALUControl_inst|Operation[0]~6_combout\,
	combout => \ALU_inst|Mux31~8_combout\);

-- Location: LCCOMB_X65_Y46_N18
\ALU_inst|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux31~4_combout\ = (\ALU_inst|Mux3~7_combout\ & ((\MUX2|mux_out[0]~31_combout\ & ((\ALUControl_inst|Operation[0]~6_combout\) # (\instructionDecode_Excecution|readData1OUT\(0)))) # (!\MUX2|mux_out[0]~31_combout\ & 
-- (\ALUControl_inst|Operation[0]~6_combout\ & \instructionDecode_Excecution|readData1OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[0]~31_combout\,
	datab => \ALUControl_inst|Operation[0]~6_combout\,
	datac => \ALU_inst|Mux3~7_combout\,
	datad => \instructionDecode_Excecution|readData1OUT\(0),
	combout => \ALU_inst|Mux31~4_combout\);

-- Location: LCCOMB_X65_Y46_N0
\ALU_inst|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux31~6_combout\ = (\ALU_inst|Mux31~8_combout\) # ((\ALUControl_inst|Operation~11_combout\ & (\ALU_inst|Mux31~5_combout\)) # (!\ALUControl_inst|Operation~11_combout\ & ((\ALU_inst|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux31~5_combout\,
	datab => \ALU_inst|Mux31~8_combout\,
	datac => \ALUControl_inst|Operation~11_combout\,
	datad => \ALU_inst|Mux31~4_combout\,
	combout => \ALU_inst|Mux31~6_combout\);

-- Location: LCCOMB_X65_Y46_N24
\ALU_inst|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux31~2_combout\ = (!\ALUControl_inst|Operation~11_combout\ & \ALUControl_inst|Operation[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUControl_inst|Operation~11_combout\,
	datad => \ALUControl_inst|Operation[0]~6_combout\,
	combout => \ALU_inst|Mux31~2_combout\);

-- Location: LCCOMB_X60_Y46_N8
\ALU_inst|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux31~3_combout\ = (\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Equal0~0_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALU_inst|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~9_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \ALUControl_inst|Operation~7_combout\,
	datad => \ALU_inst|Mux31~2_combout\,
	combout => \ALU_inst|Mux31~3_combout\);

-- Location: FF_X52_Y52_N27
\registerFile_inst|GEN_ADDREG:31:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(31));

-- Location: FF_X52_Y53_N19
\registerFile_inst|GEN_ADDREG:23:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(31));

-- Location: FF_X52_Y52_N25
\registerFile_inst|GEN_ADDREG:27:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(31));

-- Location: LCCOMB_X52_Y52_N24
\registerFile_inst|U3|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(31),
	combout => \registerFile_inst|U3|Mux0~7_combout\);

-- Location: LCCOMB_X52_Y53_N18
\registerFile_inst|U3|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux0~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(31))) # (!\registerFile_inst|U3|Mux0~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(31)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(31),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(31),
	datad => \registerFile_inst|U3|Mux0~7_combout\,
	combout => \registerFile_inst|U3|Mux0~8_combout\);

-- Location: FF_X47_Y51_N9
\registerFile_inst|GEN_ADDREG:21:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(31));

-- Location: FF_X51_Y53_N27
\registerFile_inst|GEN_ADDREG:29:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(31));

-- Location: FF_X47_Y51_N19
\registerFile_inst|GEN_ADDREG:17:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(31));

-- Location: FF_X51_Y53_N17
\registerFile_inst|GEN_ADDREG:25:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(31));

-- Location: LCCOMB_X51_Y53_N16
\registerFile_inst|U3|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(31)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(31),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux0~0_combout\);

-- Location: LCCOMB_X51_Y53_N26
\registerFile_inst|U3|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux0~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(31)))) # (!\registerFile_inst|U3|Mux0~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(31),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(31),
	datad => \registerFile_inst|U3|Mux0~0_combout\,
	combout => \registerFile_inst|U3|Mux0~1_combout\);

-- Location: FF_X55_Y40_N9
\registerFile_inst|GEN_ADDREG:16:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(31));

-- Location: FF_X52_Y40_N17
\registerFile_inst|GEN_ADDREG:20:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(31));

-- Location: LCCOMB_X52_Y40_N16
\registerFile_inst|U3|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(31)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(31) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(31),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux0~4_combout\);

-- Location: FF_X52_Y44_N17
\registerFile_inst|GEN_ADDREG:24:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(31));

-- Location: FF_X52_Y44_N3
\registerFile_inst|GEN_ADDREG:28:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(31));

-- Location: LCCOMB_X52_Y44_N16
\registerFile_inst|U3|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux0~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(31)))) # (!\registerFile_inst|U3|Mux0~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux0~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(31),
	combout => \registerFile_inst|U3|Mux0~5_combout\);

-- Location: FF_X50_Y52_N19
\registerFile_inst|GEN_ADDREG:30:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(31));

-- Location: FF_X50_Y52_N1
\registerFile_inst|GEN_ADDREG:26:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(31));

-- Location: FF_X51_Y52_N17
\registerFile_inst|GEN_ADDREG:22:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(31));

-- Location: FF_X51_Y52_N11
\registerFile_inst|GEN_ADDREG:18:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(31));

-- Location: LCCOMB_X51_Y52_N16
\registerFile_inst|U3|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(31),
	combout => \registerFile_inst|U3|Mux0~2_combout\);

-- Location: LCCOMB_X50_Y52_N0
\registerFile_inst|U3|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux0~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(31))) # (!\registerFile_inst|U3|Mux0~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(31)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(31),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(31),
	datad => \registerFile_inst|U3|Mux0~2_combout\,
	combout => \registerFile_inst|U3|Mux0~3_combout\);

-- Location: LCCOMB_X52_Y53_N16
\registerFile_inst|U3|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|U3|Mux0~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux0~5_combout\,
	datad => \registerFile_inst|U3|Mux0~3_combout\,
	combout => \registerFile_inst|U3|Mux0~6_combout\);

-- Location: LCCOMB_X52_Y53_N14
\registerFile_inst|U3|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux0~6_combout\ & (\registerFile_inst|U3|Mux0~8_combout\)) # (!\registerFile_inst|U3|Mux0~6_combout\ & 
-- ((\registerFile_inst|U3|Mux0~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|U3|Mux0~8_combout\,
	datac => \registerFile_inst|U3|Mux0~1_combout\,
	datad => \registerFile_inst|U3|Mux0~6_combout\,
	combout => \registerFile_inst|U3|Mux0~9_combout\);

-- Location: FF_X47_Y49_N17
\registerFile_inst|GEN_ADDREG:5:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(31));

-- Location: FF_X52_Y49_N1
\registerFile_inst|GEN_ADDREG:4:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(31));

-- Location: LCCOMB_X47_Y49_N16
\registerFile_inst|U3|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(31),
	combout => \registerFile_inst|U3|Mux0~10_combout\);

-- Location: FF_X50_Y49_N19
\registerFile_inst|GEN_ADDREG:7:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(31));

-- Location: FF_X50_Y49_N1
\registerFile_inst|GEN_ADDREG:6:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(31));

-- Location: LCCOMB_X50_Y49_N18
\registerFile_inst|U3|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~11_combout\ = (\registerFile_inst|U3|Mux0~10_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(31))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux0~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux0~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(31),
	combout => \registerFile_inst|U3|Mux0~11_combout\);

-- Location: FF_X56_Y42_N25
\registerFile_inst|GEN_ADDREG:13:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(31));

-- Location: FF_X57_Y46_N25
\registerFile_inst|GEN_ADDREG:12:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(31));

-- Location: LCCOMB_X56_Y42_N24
\registerFile_inst|U3|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(31),
	combout => \registerFile_inst|U3|Mux0~17_combout\);

-- Location: LCCOMB_X57_Y39_N16
\registerFile_inst|GEN_ADDREG:15:REGX|Q[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[31]~feeder_combout\ = \MUX3|mux_out[31]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX3|mux_out[31]~24_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[31]~feeder_combout\);

-- Location: FF_X57_Y39_N17
\registerFile_inst|GEN_ADDREG:15:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[31]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(31));

-- Location: FF_X56_Y43_N31
\registerFile_inst|GEN_ADDREG:14:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(31));

-- Location: LCCOMB_X56_Y42_N26
\registerFile_inst|U3|Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~18_combout\ = (\registerFile_inst|U3|Mux0~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(31)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux0~17_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(31) & \instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux0~17_combout\,
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(31),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux0~18_combout\);

-- Location: FF_X51_Y44_N27
\registerFile_inst|GEN_ADDREG:2:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(31));

-- Location: FF_X52_Y40_N11
\registerFile_inst|GEN_ADDREG:0:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(31));

-- Location: LCCOMB_X51_Y44_N26
\registerFile_inst|U3|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(31),
	combout => \registerFile_inst|U3|Mux0~14_combout\);

-- Location: FF_X51_Y44_N9
\registerFile_inst|GEN_ADDREG:1:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(31));

-- Location: FF_X51_Y42_N25
\registerFile_inst|GEN_ADDREG:3:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(31));

-- Location: LCCOMB_X51_Y44_N8
\registerFile_inst|U3|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~15_combout\ = (\registerFile_inst|U3|Mux0~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(31))) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux0~14_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux0~14_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(31),
	combout => \registerFile_inst|U3|Mux0~15_combout\);

-- Location: FF_X51_Y45_N27
\registerFile_inst|GEN_ADDREG:11:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(31));

-- Location: FF_X51_Y45_N9
\registerFile_inst|GEN_ADDREG:9:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(31));

-- Location: FF_X52_Y49_N11
\registerFile_inst|GEN_ADDREG:8:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(31));

-- Location: FF_X52_Y47_N17
\registerFile_inst|GEN_ADDREG:10:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(31));

-- Location: LCCOMB_X52_Y47_N16
\registerFile_inst|U3|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(31)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(31),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux0~12_combout\);

-- Location: LCCOMB_X51_Y45_N8
\registerFile_inst|U3|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux0~12_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(31))) # (!\registerFile_inst|U3|Mux0~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(31)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(31),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(31),
	datad => \registerFile_inst|U3|Mux0~12_combout\,
	combout => \registerFile_inst|U3|Mux0~13_combout\);

-- Location: LCCOMB_X54_Y38_N24
\registerFile_inst|U3|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux0~13_combout\) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|U3|Mux0~15_combout\ & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux0~15_combout\,
	datab => \registerFile_inst|U3|Mux0~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux0~16_combout\);

-- Location: LCCOMB_X54_Y38_N2
\registerFile_inst|U3|Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~19_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux0~16_combout\ & ((\registerFile_inst|U3|Mux0~18_combout\))) # (!\registerFile_inst|U3|Mux0~16_combout\ & 
-- (\registerFile_inst|U3|Mux0~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux0~11_combout\,
	datac => \registerFile_inst|U3|Mux0~18_combout\,
	datad => \registerFile_inst|U3|Mux0~16_combout\,
	combout => \registerFile_inst|U3|Mux0~19_combout\);

-- Location: LCCOMB_X60_Y46_N24
\registerFile_inst|U3|Mux0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux0~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux0~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux0~9_combout\,
	datac => \registerFile_inst|U3|Mux0~19_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(20),
	combout => \registerFile_inst|U3|Mux0~20_combout\);

-- Location: FF_X60_Y46_N25
\instructionDecode_Excecution|readData2OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(31));

-- Location: LCCOMB_X60_Y46_N26
\MUX2|mux_out[31]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[31]~0_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|readData2OUT\(31),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[31]~0_combout\);

-- Location: LCCOMB_X60_Y46_N20
\ALU_inst|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux0~1_combout\ = (\MUX2|mux_out[31]~0_combout\ & ((\ALU_inst|Mux31~2_combout\) # ((\instructionDecode_Excecution|readData1OUT\(31) & \ALU_inst|Mux0~0_combout\)))) # (!\MUX2|mux_out[31]~0_combout\ & 
-- (\instructionDecode_Excecution|readData1OUT\(31) & ((\ALU_inst|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[31]~0_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(31),
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux31~2_combout\,
	combout => \ALU_inst|Mux0~1_combout\);

-- Location: LCCOMB_X60_Y46_N6
\ALU_inst|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux0~2_combout\ = (\ALU_inst|Mux3~7_combout\ & ((\ALU_inst|Mux0~1_combout\) # ((!\MUX2|mux_out[31]~0_combout\ & !\instructionDecode_Excecution|readData1OUT\(31))))) # (!\ALU_inst|Mux3~7_combout\ & (((!\MUX2|mux_out[31]~0_combout\ & 
-- !\instructionDecode_Excecution|readData1OUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \ALU_inst|Mux0~1_combout\,
	datac => \MUX2|mux_out[31]~0_combout\,
	datad => \instructionDecode_Excecution|readData1OUT\(31),
	combout => \ALU_inst|Mux0~2_combout\);

-- Location: LCCOMB_X60_Y46_N18
\ALU_inst|Add0~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~95_combout\ = \MUX2|mux_out[31]~0_combout\ $ (((\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~9_combout\,
	datab => \ALUControl_inst|Operation~7_combout\,
	datac => \MUX2|mux_out[31]~0_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~95_combout\);

-- Location: LCCOMB_X61_Y48_N10
\instructionDecode_Excecution|memtoRegOUT~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|memtoRegOUT~feeder_combout\ = \control_inst|Equal1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \control_inst|Equal1~1_combout\,
	combout => \instructionDecode_Excecution|memtoRegOUT~feeder_combout\);

-- Location: FF_X61_Y48_N11
\instructionDecode_Excecution|memtoRegOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|memtoRegOUT~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|memtoRegOUT~q\);

-- Location: LCCOMB_X61_Y48_N26
\instructionExecution_Memory|memToRegOUT~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|memToRegOUT~feeder_combout\ = \instructionDecode_Excecution|memtoRegOUT~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|memtoRegOUT~q\,
	combout => \instructionExecution_Memory|memToRegOUT~feeder_combout\);

-- Location: FF_X61_Y48_N27
\instructionExecution_Memory|memToRegOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|memToRegOUT~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|memToRegOUT~q\);

-- Location: FF_X61_Y48_N9
\instructionMemory_writeback|memToRegOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|memToRegOUT~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|memToRegOUT~q\);

-- Location: FF_X57_Y45_N17
\instructionMemory_writeback|ALUResultOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|ALUResultOUT\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(1));

-- Location: LCCOMB_X54_Y46_N18
\instructionExecution_Memory|readData2OUT[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[0]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionDecode_Excecution|readData2OUT\(0),
	combout => \instructionExecution_Memory|readData2OUT[0]~feeder_combout\);

-- Location: FF_X54_Y46_N19
\instructionExecution_Memory|readData2OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(0));

-- Location: LCCOMB_X57_Y45_N12
\instructionMemory_writeback|ALUResultOUT[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[2]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionExecution_Memory|ALUResultOUT\(2),
	combout => \instructionMemory_writeback|ALUResultOUT[2]~feeder_combout\);

-- Location: FF_X57_Y45_N13
\instructionMemory_writeback|ALUResultOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(2));

-- Location: LCCOMB_X60_Y47_N28
\instructionDecode_Excecution|signExtendOUT[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|signExtendOUT[6]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|instructionOUT\(6),
	combout => \instructionDecode_Excecution|signExtendOUT[6]~feeder_combout\);

-- Location: FF_X60_Y47_N29
\instructionDecode_Excecution|signExtendOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|signExtendOUT[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(6));

-- Location: LCCOMB_X58_Y53_N4
\instructionMemory_writeback|ALUResultOUT[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[7]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionExecution_Memory|ALUResultOUT\(7),
	combout => \instructionMemory_writeback|ALUResultOUT[7]~feeder_combout\);

-- Location: FF_X58_Y53_N5
\instructionMemory_writeback|ALUResultOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(7));

-- Location: FF_X50_Y51_N25
\registerFile_inst|GEN_ADDREG:21:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(1));

-- Location: FF_X49_Y51_N27
\registerFile_inst|GEN_ADDREG:29:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(1));

-- Location: FF_X50_Y51_N11
\registerFile_inst|GEN_ADDREG:17:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(1));

-- Location: FF_X52_Y48_N7
\registerFile_inst|GEN_ADDREG:25:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(1));

-- Location: LCCOMB_X52_Y48_N6
\registerFile_inst|U3|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(1)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(1) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(1),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(1),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux30~0_combout\);

-- Location: LCCOMB_X49_Y51_N26
\registerFile_inst|U3|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux30~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(1)))) # (!\registerFile_inst|U3|Mux30~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(1),
	datad => \registerFile_inst|U3|Mux30~0_combout\,
	combout => \registerFile_inst|U3|Mux30~1_combout\);

-- Location: FF_X56_Y53_N9
\registerFile_inst|GEN_ADDREG:31:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(1));

-- Location: FF_X54_Y52_N17
\registerFile_inst|GEN_ADDREG:23:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(1));

-- Location: FF_X49_Y51_N13
\registerFile_inst|GEN_ADDREG:27:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(1));

-- Location: FF_X54_Y52_N27
\registerFile_inst|GEN_ADDREG:19:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(1));

-- Location: LCCOMB_X49_Y51_N12
\registerFile_inst|U3|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(1))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(1),
	combout => \registerFile_inst|U3|Mux30~7_combout\);

-- Location: LCCOMB_X54_Y52_N16
\registerFile_inst|U3|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux30~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(1))) # (!\registerFile_inst|U3|Mux30~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(1)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(1),
	datad => \registerFile_inst|U3|Mux30~7_combout\,
	combout => \registerFile_inst|U3|Mux30~8_combout\);

-- Location: FF_X50_Y46_N19
\registerFile_inst|GEN_ADDREG:30:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(1));

-- Location: FF_X51_Y46_N25
\registerFile_inst|GEN_ADDREG:26:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(1));

-- Location: FF_X51_Y47_N31
\registerFile_inst|GEN_ADDREG:18:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(1));

-- Location: FF_X51_Y47_N13
\registerFile_inst|GEN_ADDREG:22:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(1));

-- Location: LCCOMB_X51_Y47_N12
\registerFile_inst|U3|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~2_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(1)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(1),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(1),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux30~2_combout\);

-- Location: LCCOMB_X51_Y46_N24
\registerFile_inst|U3|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux30~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(1))) # (!\registerFile_inst|U3|Mux30~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(1)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(1),
	datad => \registerFile_inst|U3|Mux30~2_combout\,
	combout => \registerFile_inst|U3|Mux30~3_combout\);

-- Location: FF_X55_Y52_N25
\registerFile_inst|GEN_ADDREG:16:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(1));

-- Location: FF_X56_Y52_N3
\registerFile_inst|GEN_ADDREG:20:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(1));

-- Location: LCCOMB_X56_Y52_N2
\registerFile_inst|U3|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(1)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(1) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(1),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux30~4_combout\);

-- Location: FF_X55_Y52_N15
\registerFile_inst|GEN_ADDREG:24:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(1));

-- Location: FF_X56_Y52_N5
\registerFile_inst|GEN_ADDREG:28:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(1));

-- Location: LCCOMB_X55_Y52_N14
\registerFile_inst|U3|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~5_combout\ = (\registerFile_inst|U3|Mux30~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(1))) # (!\instructionFetch_Decode|instructionOUT\(19)))) # (!\registerFile_inst|U3|Mux30~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux30~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(1),
	combout => \registerFile_inst|U3|Mux30~5_combout\);

-- Location: LCCOMB_X55_Y52_N26
\registerFile_inst|U3|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux30~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (((\registerFile_inst|U3|Mux30~5_combout\ & !\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux30~3_combout\,
	datab => \registerFile_inst|U3|Mux30~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux30~6_combout\);

-- Location: LCCOMB_X54_Y52_N28
\registerFile_inst|U3|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux30~6_combout\ & ((\registerFile_inst|U3|Mux30~8_combout\))) # (!\registerFile_inst|U3|Mux30~6_combout\ & 
-- (\registerFile_inst|U3|Mux30~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux30~1_combout\,
	datab => \registerFile_inst|U3|Mux30~8_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \registerFile_inst|U3|Mux30~6_combout\,
	combout => \registerFile_inst|U3|Mux30~9_combout\);

-- Location: FF_X55_Y47_N25
\registerFile_inst|GEN_ADDREG:3:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(1));

-- Location: FF_X54_Y47_N21
\registerFile_inst|GEN_ADDREG:1:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(1));

-- Location: FF_X51_Y44_N13
\registerFile_inst|GEN_ADDREG:2:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(1));

-- Location: FF_X54_Y47_N23
\registerFile_inst|GEN_ADDREG:0:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(1));

-- Location: LCCOMB_X51_Y44_N12
\registerFile_inst|U3|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(1),
	combout => \registerFile_inst|U3|Mux30~14_combout\);

-- Location: LCCOMB_X54_Y47_N20
\registerFile_inst|U3|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux30~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(1))) # (!\registerFile_inst|U3|Mux30~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(1)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(1),
	datad => \registerFile_inst|U3|Mux30~14_combout\,
	combout => \registerFile_inst|U3|Mux30~15_combout\);

-- Location: FF_X52_Y47_N25
\registerFile_inst|GEN_ADDREG:8:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(1));

-- Location: LCCOMB_X52_Y47_N14
\registerFile_inst|U3|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(1)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(1),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux30~12_combout\);

-- Location: FF_X56_Y53_N19
\registerFile_inst|GEN_ADDREG:9:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(1));

-- Location: FF_X55_Y47_N23
\registerFile_inst|GEN_ADDREG:11:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(1));

-- Location: LCCOMB_X56_Y53_N18
\registerFile_inst|U3|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~13_combout\ = (\registerFile_inst|U3|Mux30~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(1))) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux30~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux30~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(1),
	combout => \registerFile_inst|U3|Mux30~13_combout\);

-- Location: LCCOMB_X56_Y53_N20
\registerFile_inst|U3|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|U3|Mux30~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux30~15_combout\,
	datad => \registerFile_inst|U3|Mux30~13_combout\,
	combout => \registerFile_inst|U3|Mux30~16_combout\);

-- Location: FF_X54_Y49_N1
\registerFile_inst|GEN_ADDREG:6:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(1));

-- Location: FF_X61_Y49_N23
\registerFile_inst|GEN_ADDREG:7:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(1));

-- Location: FF_X54_Y49_N3
\registerFile_inst|GEN_ADDREG:4:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(1));

-- Location: FF_X61_Y49_N29
\registerFile_inst|GEN_ADDREG:5:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(1));

-- Location: LCCOMB_X61_Y49_N28
\registerFile_inst|U3|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~10_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(1)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(1),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(1),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux30~10_combout\);

-- Location: LCCOMB_X61_Y49_N22
\registerFile_inst|U3|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux30~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(1)))) # (!\registerFile_inst|U3|Mux30~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:6:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(1),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(1),
	datad => \registerFile_inst|U3|Mux30~10_combout\,
	combout => \registerFile_inst|U3|Mux30~11_combout\);

-- Location: FF_X59_Y47_N27
\registerFile_inst|GEN_ADDREG:14:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(1));

-- Location: LCCOMB_X57_Y45_N26
\registerFile_inst|GEN_ADDREG:15:REGX|Q[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[1]~feeder_combout\ = \MUX3|mux_out[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX3|mux_out[1]~1_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[1]~feeder_combout\);

-- Location: FF_X57_Y45_N27
\registerFile_inst|GEN_ADDREG:15:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[1]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(1));

-- Location: FF_X59_Y50_N1
\registerFile_inst|GEN_ADDREG:13:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(1));

-- Location: FF_X59_Y50_N19
\registerFile_inst|GEN_ADDREG:12:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(1));

-- Location: LCCOMB_X59_Y50_N0
\registerFile_inst|U3|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(1))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(1),
	combout => \registerFile_inst|U3|Mux30~17_combout\);

-- Location: LCCOMB_X59_Y50_N4
\registerFile_inst|U3|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux30~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(1)))) # (!\registerFile_inst|U3|Mux30~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(1),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(1),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux30~17_combout\,
	combout => \registerFile_inst|U3|Mux30~18_combout\);

-- Location: LCCOMB_X59_Y51_N4
\registerFile_inst|U3|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~19_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux30~16_combout\ & ((\registerFile_inst|U3|Mux30~18_combout\))) # (!\registerFile_inst|U3|Mux30~16_combout\ & 
-- (\registerFile_inst|U3|Mux30~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux30~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux30~16_combout\,
	datac => \registerFile_inst|U3|Mux30~11_combout\,
	datad => \registerFile_inst|U3|Mux30~18_combout\,
	combout => \registerFile_inst|U3|Mux30~19_combout\);

-- Location: LCCOMB_X62_Y49_N8
\registerFile_inst|U3|Mux30~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux30~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux30~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux30~9_combout\,
	datac => \registerFile_inst|U3|Mux30~19_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(20),
	combout => \registerFile_inst|U3|Mux30~20_combout\);

-- Location: FF_X62_Y49_N9
\instructionDecode_Excecution|readData2OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux30~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(1));

-- Location: LCCOMB_X61_Y47_N28
\instructionExecution_Memory|readData2OUT[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[1]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(1),
	combout => \instructionExecution_Memory|readData2OUT[1]~feeder_combout\);

-- Location: FF_X61_Y47_N29
\instructionExecution_Memory|readData2OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(1));

-- Location: FF_X59_Y50_N11
\registerFile_inst|GEN_ADDREG:13:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(2));

-- Location: FF_X57_Y45_N23
\registerFile_inst|GEN_ADDREG:15:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[2]~2_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(2));

-- Location: FF_X60_Y50_N23
\registerFile_inst|GEN_ADDREG:14:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(2));

-- Location: FF_X59_Y50_N21
\registerFile_inst|GEN_ADDREG:12:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(2));

-- Location: LCCOMB_X60_Y50_N22
\registerFile_inst|U3|Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(2),
	combout => \registerFile_inst|U3|Mux29~17_combout\);

-- Location: LCCOMB_X59_Y50_N30
\registerFile_inst|U3|Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~18_combout\ = (\registerFile_inst|U3|Mux29~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(2)) # (!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux29~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(2) & ((\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(2),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(2),
	datac => \registerFile_inst|U3|Mux29~17_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux29~18_combout\);

-- Location: FF_X52_Y47_N13
\registerFile_inst|GEN_ADDREG:10:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(2));

-- Location: FF_X55_Y47_N13
\registerFile_inst|GEN_ADDREG:11:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(2));

-- Location: FF_X56_Y46_N1
\registerFile_inst|GEN_ADDREG:8:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(2));

-- Location: FF_X56_Y46_N31
\registerFile_inst|GEN_ADDREG:9:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(2));

-- Location: LCCOMB_X56_Y46_N30
\registerFile_inst|U3|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(2)) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(2) & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(2),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux29~10_combout\);

-- Location: LCCOMB_X55_Y47_N12
\registerFile_inst|U3|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux29~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(2)))) # (!\registerFile_inst|U3|Mux29~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(2),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(2),
	datad => \registerFile_inst|U3|Mux29~10_combout\,
	combout => \registerFile_inst|U3|Mux29~11_combout\);

-- Location: FF_X54_Y51_N31
\registerFile_inst|GEN_ADDREG:3:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(2));

-- Location: FF_X54_Y47_N1
\registerFile_inst|GEN_ADDREG:1:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(2));

-- Location: FF_X54_Y47_N3
\registerFile_inst|GEN_ADDREG:0:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(2));

-- Location: LCCOMB_X54_Y47_N0
\registerFile_inst|U3|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(2),
	combout => \registerFile_inst|U3|Mux29~14_combout\);

-- Location: FF_X54_Y51_N21
\registerFile_inst|GEN_ADDREG:2:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(2));

-- Location: LCCOMB_X54_Y51_N20
\registerFile_inst|U3|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~15_combout\ = (\registerFile_inst|U3|Mux29~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(2)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux29~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(2) & \instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(2),
	datab => \registerFile_inst|U3|Mux29~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux29~15_combout\);

-- Location: FF_X61_Y52_N27
\registerFile_inst|GEN_ADDREG:4:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(2));

-- Location: FF_X61_Y52_N1
\registerFile_inst|GEN_ADDREG:6:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(2));

-- Location: LCCOMB_X61_Y52_N0
\registerFile_inst|U3|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(2)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(2),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux29~12_combout\);

-- Location: FF_X59_Y53_N17
\registerFile_inst|GEN_ADDREG:7:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(2));

-- Location: FF_X59_Y53_N15
\registerFile_inst|GEN_ADDREG:5:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(2));

-- Location: LCCOMB_X59_Y53_N14
\registerFile_inst|U3|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~13_combout\ = (\registerFile_inst|U3|Mux29~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(2)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux29~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(2) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux29~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(2),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux29~13_combout\);

-- Location: LCCOMB_X59_Y53_N2
\registerFile_inst|U3|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|U3|Mux29~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux29~15_combout\,
	datac => \registerFile_inst|U3|Mux29~13_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux29~16_combout\);

-- Location: LCCOMB_X59_Y53_N20
\registerFile_inst|U3|Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux29~16_combout\ & (\registerFile_inst|U3|Mux29~18_combout\)) # (!\registerFile_inst|U3|Mux29~16_combout\ & 
-- ((\registerFile_inst|U3|Mux29~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux29~18_combout\,
	datab => \registerFile_inst|U3|Mux29~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \registerFile_inst|U3|Mux29~16_combout\,
	combout => \registerFile_inst|U3|Mux29~19_combout\);

-- Location: FF_X56_Y52_N25
\registerFile_inst|GEN_ADDREG:28:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(2));

-- Location: FF_X56_Y52_N7
\registerFile_inst|GEN_ADDREG:20:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(2));

-- Location: FF_X55_Y52_N11
\registerFile_inst|GEN_ADDREG:24:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(2));

-- Location: FF_X55_Y52_N29
\registerFile_inst|GEN_ADDREG:16:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(2));

-- Location: LCCOMB_X55_Y52_N10
\registerFile_inst|U3|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(2),
	combout => \registerFile_inst|U3|Mux29~4_combout\);

-- Location: LCCOMB_X56_Y52_N6
\registerFile_inst|U3|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux29~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(2))) # (!\registerFile_inst|U3|Mux29~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(2)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(2),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(2),
	datad => \registerFile_inst|U3|Mux29~4_combout\,
	combout => \registerFile_inst|U3|Mux29~5_combout\);

-- Location: FF_X50_Y51_N7
\registerFile_inst|GEN_ADDREG:17:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(2));

-- Location: FF_X50_Y51_N21
\registerFile_inst|GEN_ADDREG:21:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(2));

-- Location: LCCOMB_X50_Y51_N20
\registerFile_inst|U3|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(2)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(2) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(2),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux29~2_combout\);

-- Location: FF_X52_Y48_N17
\registerFile_inst|GEN_ADDREG:25:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(2));

-- Location: FF_X51_Y48_N9
\registerFile_inst|GEN_ADDREG:29:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(2));

-- Location: LCCOMB_X52_Y48_N16
\registerFile_inst|U3|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~3_combout\ = (\registerFile_inst|U3|Mux29~2_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(2))) # (!\instructionFetch_Decode|instructionOUT\(19)))) # (!\registerFile_inst|U3|Mux29~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux29~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(2),
	combout => \registerFile_inst|U3|Mux29~3_combout\);

-- Location: LCCOMB_X52_Y48_N10
\registerFile_inst|U3|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17)) # (\registerFile_inst|U3|Mux29~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|U3|Mux29~5_combout\ & (!\instructionFetch_Decode|instructionOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux29~5_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux29~3_combout\,
	combout => \registerFile_inst|U3|Mux29~6_combout\);

-- Location: FF_X51_Y46_N7
\registerFile_inst|GEN_ADDREG:18:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(2));

-- Location: FF_X51_Y46_N21
\registerFile_inst|GEN_ADDREG:26:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(2));

-- Location: LCCOMB_X51_Y46_N20
\registerFile_inst|U3|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(2)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(2) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(2),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux29~0_combout\);

-- Location: FF_X52_Y48_N15
\registerFile_inst|GEN_ADDREG:30:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(2));

-- Location: FF_X50_Y48_N27
\registerFile_inst|GEN_ADDREG:22:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(2));

-- Location: LCCOMB_X52_Y48_N14
\registerFile_inst|U3|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~1_combout\ = (\registerFile_inst|U3|Mux29~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(2))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux29~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux29~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(2),
	combout => \registerFile_inst|U3|Mux29~1_combout\);

-- Location: FF_X56_Y49_N9
\registerFile_inst|GEN_ADDREG:31:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(2));

-- Location: FF_X54_Y52_N21
\registerFile_inst|GEN_ADDREG:23:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(2));

-- Location: FF_X54_Y52_N7
\registerFile_inst|GEN_ADDREG:19:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(2));

-- Location: LCCOMB_X54_Y52_N20
\registerFile_inst|U3|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(2),
	combout => \registerFile_inst|U3|Mux29~7_combout\);

-- Location: LCCOMB_X56_Y49_N30
\registerFile_inst|U3|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~8_combout\ = (\registerFile_inst|U3|Mux29~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(2)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux29~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(2) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(2),
	datab => \registerFile_inst|U3|Mux29~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux29~8_combout\);

-- Location: LCCOMB_X52_Y48_N28
\registerFile_inst|U3|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~9_combout\ = (\registerFile_inst|U3|Mux29~6_combout\ & (((\registerFile_inst|U3|Mux29~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux29~6_combout\ & 
-- (\registerFile_inst|U3|Mux29~1_combout\ & (\instructionFetch_Decode|instructionOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux29~6_combout\,
	datab => \registerFile_inst|U3|Mux29~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux29~8_combout\,
	combout => \registerFile_inst|U3|Mux29~9_combout\);

-- Location: LCCOMB_X61_Y48_N16
\registerFile_inst|U3|Mux29~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux29~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux29~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux29~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux29~19_combout\,
	datad => \registerFile_inst|U3|Mux29~9_combout\,
	combout => \registerFile_inst|U3|Mux29~20_combout\);

-- Location: FF_X61_Y48_N17
\instructionDecode_Excecution|readData2OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux29~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(2));

-- Location: FF_X64_Y47_N31
\instructionExecution_Memory|readData2OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(2));

-- Location: FF_X57_Y50_N23
\registerFile_inst|GEN_ADDREG:31:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(3));

-- Location: FF_X56_Y50_N7
\registerFile_inst|GEN_ADDREG:19:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(3));

-- Location: FF_X56_Y50_N5
\registerFile_inst|GEN_ADDREG:27:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(3));

-- Location: LCCOMB_X56_Y50_N4
\registerFile_inst|U3|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(3)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(3) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(3),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux28~7_combout\);

-- Location: FF_X57_Y50_N29
\registerFile_inst|GEN_ADDREG:23:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(3));

-- Location: LCCOMB_X57_Y50_N28
\registerFile_inst|U3|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~8_combout\ = (\registerFile_inst|U3|Mux28~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(3)) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux28~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(3) & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(3),
	datab => \registerFile_inst|U3|Mux28~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux28~8_combout\);

-- Location: FF_X50_Y51_N9
\registerFile_inst|GEN_ADDREG:21:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(3));

-- Location: FF_X51_Y48_N5
\registerFile_inst|GEN_ADDREG:25:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(3));

-- Location: FF_X50_Y51_N27
\registerFile_inst|GEN_ADDREG:17:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(3));

-- Location: LCCOMB_X51_Y48_N4
\registerFile_inst|U3|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(3))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(3),
	combout => \registerFile_inst|U3|Mux28~0_combout\);

-- Location: FF_X51_Y48_N23
\registerFile_inst|GEN_ADDREG:29:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(3));

-- Location: LCCOMB_X51_Y48_N22
\registerFile_inst|U3|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~1_combout\ = (\registerFile_inst|U3|Mux28~0_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(3)) # (!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux28~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(3) & ((\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(3),
	datab => \registerFile_inst|U3|Mux28~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux28~1_combout\);

-- Location: FF_X52_Y48_N5
\registerFile_inst|GEN_ADDREG:30:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(3));

-- Location: FF_X50_Y46_N17
\registerFile_inst|GEN_ADDREG:22:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(3));

-- Location: FF_X51_Y46_N19
\registerFile_inst|GEN_ADDREG:18:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(3));

-- Location: LCCOMB_X50_Y46_N16
\registerFile_inst|U3|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(3))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(3),
	combout => \registerFile_inst|U3|Mux28~2_combout\);

-- Location: FF_X51_Y46_N9
\registerFile_inst|GEN_ADDREG:26:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(3));

-- Location: LCCOMB_X51_Y46_N8
\registerFile_inst|U3|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~3_combout\ = (\registerFile_inst|U3|Mux28~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(3)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux28~2_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(3) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(3),
	datab => \registerFile_inst|U3|Mux28~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux28~3_combout\);

-- Location: FF_X52_Y44_N5
\registerFile_inst|GEN_ADDREG:28:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(3));

-- Location: FF_X52_Y44_N27
\registerFile_inst|GEN_ADDREG:24:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(3));

-- Location: FF_X55_Y41_N23
\registerFile_inst|GEN_ADDREG:16:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(3));

-- Location: FF_X55_Y41_N29
\registerFile_inst|GEN_ADDREG:20:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(3));

-- Location: LCCOMB_X55_Y41_N28
\registerFile_inst|U3|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(3)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(3),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux28~4_combout\);

-- Location: LCCOMB_X52_Y44_N26
\registerFile_inst|U3|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux28~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(3))) # (!\registerFile_inst|U3|Mux28~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(3)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(3),
	datad => \registerFile_inst|U3|Mux28~4_combout\,
	combout => \registerFile_inst|U3|Mux28~5_combout\);

-- Location: LCCOMB_X51_Y44_N6
\registerFile_inst|U3|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|U3|Mux28~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux28~3_combout\,
	datad => \registerFile_inst|U3|Mux28~5_combout\,
	combout => \registerFile_inst|U3|Mux28~6_combout\);

-- Location: LCCOMB_X51_Y44_N16
\registerFile_inst|U3|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux28~6_combout\ & (\registerFile_inst|U3|Mux28~8_combout\)) # (!\registerFile_inst|U3|Mux28~6_combout\ & 
-- ((\registerFile_inst|U3|Mux28~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux28~8_combout\,
	datab => \registerFile_inst|U3|Mux28~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \registerFile_inst|U3|Mux28~6_combout\,
	combout => \registerFile_inst|U3|Mux28~9_combout\);

-- Location: FF_X55_Y47_N11
\registerFile_inst|GEN_ADDREG:3:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(3));

-- Location: FF_X51_Y43_N27
\registerFile_inst|GEN_ADDREG:1:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(3));

-- Location: FF_X52_Y40_N15
\registerFile_inst|GEN_ADDREG:0:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(3));

-- Location: FF_X51_Y44_N11
\registerFile_inst|GEN_ADDREG:2:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(3));

-- Location: LCCOMB_X51_Y44_N10
\registerFile_inst|U3|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(3)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(3) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux28~14_combout\);

-- Location: LCCOMB_X51_Y43_N26
\registerFile_inst|U3|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux28~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(3))) # (!\registerFile_inst|U3|Mux28~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(3)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(3),
	datad => \registerFile_inst|U3|Mux28~14_combout\,
	combout => \registerFile_inst|U3|Mux28~15_combout\);

-- Location: FF_X55_Y47_N17
\registerFile_inst|GEN_ADDREG:11:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(3));

-- Location: FF_X56_Y46_N13
\registerFile_inst|GEN_ADDREG:9:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(3));

-- Location: FF_X52_Y47_N19
\registerFile_inst|GEN_ADDREG:8:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(3));

-- Location: LCCOMB_X52_Y47_N8
\registerFile_inst|U3|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(3)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux28~12_combout\);

-- Location: LCCOMB_X56_Y46_N12
\registerFile_inst|U3|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux28~12_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(3))) # (!\registerFile_inst|U3|Mux28~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(3)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(3),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(3),
	datad => \registerFile_inst|U3|Mux28~12_combout\,
	combout => \registerFile_inst|U3|Mux28~13_combout\);

-- Location: LCCOMB_X58_Y51_N10
\registerFile_inst|U3|Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|U3|Mux28~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux28~15_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux28~13_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux28~16_combout\);

-- Location: FF_X47_Y49_N23
\registerFile_inst|GEN_ADDREG:5:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(3));

-- Location: FF_X54_Y49_N27
\registerFile_inst|GEN_ADDREG:4:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(3));

-- Location: LCCOMB_X47_Y49_N22
\registerFile_inst|U3|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(3))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(3),
	combout => \registerFile_inst|U3|Mux28~10_combout\);

-- Location: FF_X47_Y49_N9
\registerFile_inst|GEN_ADDREG:7:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(3));

-- Location: FF_X54_Y49_N25
\registerFile_inst|GEN_ADDREG:6:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(3));

-- Location: LCCOMB_X47_Y49_N8
\registerFile_inst|U3|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~11_combout\ = (\registerFile_inst|U3|Mux28~10_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(3))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux28~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux28~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(3),
	combout => \registerFile_inst|U3|Mux28~11_combout\);

-- Location: LCCOMB_X58_Y53_N6
\registerFile_inst|GEN_ADDREG:15:REGX|Q[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[3]~feeder_combout\ = \MUX3|mux_out[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX3|mux_out[3]~3_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[3]~feeder_combout\);

-- Location: FF_X58_Y53_N7
\registerFile_inst|GEN_ADDREG:15:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[3]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(3));

-- Location: FF_X58_Y49_N5
\registerFile_inst|GEN_ADDREG:14:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(3));

-- Location: FF_X59_Y50_N23
\registerFile_inst|GEN_ADDREG:13:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(3));

-- Location: FF_X59_Y50_N25
\registerFile_inst|GEN_ADDREG:12:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(3));

-- Location: LCCOMB_X59_Y50_N22
\registerFile_inst|U3|Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(3))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(3),
	combout => \registerFile_inst|U3|Mux28~17_combout\);

-- Location: LCCOMB_X58_Y51_N12
\registerFile_inst|U3|Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux28~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(3))) # (!\registerFile_inst|U3|Mux28~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(3)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(3),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(3),
	datad => \registerFile_inst|U3|Mux28~17_combout\,
	combout => \registerFile_inst|U3|Mux28~18_combout\);

-- Location: LCCOMB_X58_Y51_N14
\registerFile_inst|U3|Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~19_combout\ = (\registerFile_inst|U3|Mux28~16_combout\ & (((\registerFile_inst|U3|Mux28~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux28~16_combout\ & 
-- (\registerFile_inst|U3|Mux28~11_combout\ & (\instructionFetch_Decode|instructionOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux28~16_combout\,
	datab => \registerFile_inst|U3|Mux28~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux28~18_combout\,
	combout => \registerFile_inst|U3|Mux28~19_combout\);

-- Location: LCCOMB_X61_Y47_N12
\registerFile_inst|U3|Mux28~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux28~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux28~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux28~9_combout\,
	datad => \registerFile_inst|U3|Mux28~19_combout\,
	combout => \registerFile_inst|U3|Mux28~20_combout\);

-- Location: FF_X61_Y47_N13
\instructionDecode_Excecution|readData2OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux28~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(3));

-- Location: LCCOMB_X61_Y47_N20
\instructionExecution_Memory|readData2OUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[3]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(3),
	combout => \instructionExecution_Memory|readData2OUT[3]~feeder_combout\);

-- Location: FF_X61_Y47_N21
\instructionExecution_Memory|readData2OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(3));

-- Location: FF_X58_Y53_N31
\registerFile_inst|GEN_ADDREG:15:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[4]~4_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(4));

-- Location: FF_X58_Y48_N17
\registerFile_inst|GEN_ADDREG:14:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(4));

-- Location: FF_X59_Y50_N27
\registerFile_inst|GEN_ADDREG:12:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(4));

-- Location: LCCOMB_X58_Y48_N16
\registerFile_inst|U3|Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(4))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(4),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(4),
	combout => \registerFile_inst|U3|Mux27~17_combout\);

-- Location: FF_X59_Y50_N17
\registerFile_inst|GEN_ADDREG:13:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(4));

-- Location: LCCOMB_X59_Y50_N12
\registerFile_inst|U3|Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~18_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux27~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(4))) # (!\registerFile_inst|U3|Mux27~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(4)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(4),
	datac => \registerFile_inst|U3|Mux27~17_combout\,
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(4),
	combout => \registerFile_inst|U3|Mux27~18_combout\);

-- Location: FF_X59_Y53_N5
\registerFile_inst|GEN_ADDREG:7:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(4));

-- Location: FF_X59_Y53_N27
\registerFile_inst|GEN_ADDREG:5:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(4));

-- Location: FF_X61_Y52_N31
\registerFile_inst|GEN_ADDREG:4:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(4));

-- Location: FF_X61_Y52_N29
\registerFile_inst|GEN_ADDREG:6:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(4));

-- Location: LCCOMB_X61_Y52_N28
\registerFile_inst|U3|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(4)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(4) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(4),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux27~12_combout\);

-- Location: LCCOMB_X59_Y53_N26
\registerFile_inst|U3|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux27~12_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(4))) # (!\registerFile_inst|U3|Mux27~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(4)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(4),
	datad => \registerFile_inst|U3|Mux27~12_combout\,
	combout => \registerFile_inst|U3|Mux27~13_combout\);

-- Location: FF_X55_Y47_N31
\registerFile_inst|GEN_ADDREG:3:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(4));

-- Location: FF_X51_Y44_N29
\registerFile_inst|GEN_ADDREG:2:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(4));

-- Location: FF_X54_Y47_N15
\registerFile_inst|GEN_ADDREG:0:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(4));

-- Location: FF_X54_Y47_N29
\registerFile_inst|GEN_ADDREG:1:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(4));

-- Location: LCCOMB_X54_Y47_N28
\registerFile_inst|U3|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(4)) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(4) & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux27~14_combout\);

-- Location: LCCOMB_X51_Y44_N28
\registerFile_inst|U3|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~15_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux27~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(4))) # (!\registerFile_inst|U3|Mux27~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(4)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(4),
	datad => \registerFile_inst|U3|Mux27~14_combout\,
	combout => \registerFile_inst|U3|Mux27~15_combout\);

-- Location: LCCOMB_X51_Y47_N0
\registerFile_inst|U3|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|U3|Mux27~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux27~13_combout\,
	datad => \registerFile_inst|U3|Mux27~15_combout\,
	combout => \registerFile_inst|U3|Mux27~16_combout\);

-- Location: FF_X58_Y43_N11
\registerFile_inst|GEN_ADDREG:9:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(4));

-- Location: FF_X58_Y43_N21
\registerFile_inst|GEN_ADDREG:8:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(4));

-- Location: LCCOMB_X58_Y43_N10
\registerFile_inst|U3|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(4))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(4),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(4),
	combout => \registerFile_inst|U3|Mux27~10_combout\);

-- Location: FF_X55_Y47_N29
\registerFile_inst|GEN_ADDREG:11:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(4));

-- Location: FF_X52_Y47_N23
\registerFile_inst|GEN_ADDREG:10:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(4));

-- Location: LCCOMB_X55_Y47_N28
\registerFile_inst|U3|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux27~10_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(4))) # (!\registerFile_inst|U3|Mux27~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(4)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux27~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux27~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(4),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(4),
	combout => \registerFile_inst|U3|Mux27~11_combout\);

-- Location: LCCOMB_X51_Y47_N26
\registerFile_inst|U3|Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux27~16_combout\ & (\registerFile_inst|U3|Mux27~18_combout\)) # (!\registerFile_inst|U3|Mux27~16_combout\ & 
-- ((\registerFile_inst|U3|Mux27~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux27~18_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux27~16_combout\,
	datad => \registerFile_inst|U3|Mux27~11_combout\,
	combout => \registerFile_inst|U3|Mux27~19_combout\);

-- Location: FF_X56_Y49_N17
\registerFile_inst|GEN_ADDREG:31:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(4));

-- Location: FF_X56_Y49_N15
\registerFile_inst|GEN_ADDREG:27:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(4));

-- Location: FF_X54_Y52_N9
\registerFile_inst|GEN_ADDREG:23:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(4));

-- Location: FF_X54_Y52_N11
\registerFile_inst|GEN_ADDREG:19:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(4));

-- Location: LCCOMB_X54_Y52_N8
\registerFile_inst|U3|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(4))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(4),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(4),
	combout => \registerFile_inst|U3|Mux27~7_combout\);

-- Location: LCCOMB_X56_Y49_N14
\registerFile_inst|U3|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~8_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux27~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(4))) # (!\registerFile_inst|U3|Mux27~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(4)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(4),
	datad => \registerFile_inst|U3|Mux27~7_combout\,
	combout => \registerFile_inst|U3|Mux27~8_combout\);

-- Location: FF_X50_Y46_N29
\registerFile_inst|GEN_ADDREG:22:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(4));

-- Location: FF_X50_Y46_N31
\registerFile_inst|GEN_ADDREG:30:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(4));

-- Location: FF_X51_Y46_N23
\registerFile_inst|GEN_ADDREG:18:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(4));

-- Location: FF_X51_Y46_N5
\registerFile_inst|GEN_ADDREG:26:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(4));

-- Location: LCCOMB_X51_Y46_N4
\registerFile_inst|U3|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(4)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(4) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux27~0_combout\);

-- Location: LCCOMB_X50_Y46_N30
\registerFile_inst|U3|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux27~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(4)))) # (!\registerFile_inst|U3|Mux27~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(4))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(4),
	datad => \registerFile_inst|U3|Mux27~0_combout\,
	combout => \registerFile_inst|U3|Mux27~1_combout\);

-- Location: FF_X56_Y52_N29
\registerFile_inst|GEN_ADDREG:28:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(4));

-- Location: FF_X55_Y52_N9
\registerFile_inst|GEN_ADDREG:16:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(4));

-- Location: FF_X55_Y52_N23
\registerFile_inst|GEN_ADDREG:24:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(4));

-- Location: LCCOMB_X55_Y52_N22
\registerFile_inst|U3|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(4)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(4) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux27~4_combout\);

-- Location: LCCOMB_X56_Y52_N26
\registerFile_inst|U3|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux27~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(4))) # (!\registerFile_inst|U3|Mux27~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(4)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(4),
	datad => \registerFile_inst|U3|Mux27~4_combout\,
	combout => \registerFile_inst|U3|Mux27~5_combout\);

-- Location: FF_X50_Y51_N23
\registerFile_inst|GEN_ADDREG:17:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(4));

-- Location: FF_X50_Y51_N5
\registerFile_inst|GEN_ADDREG:21:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(4));

-- Location: LCCOMB_X50_Y51_N4
\registerFile_inst|U3|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(4)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(4) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(4),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux27~2_combout\);

-- Location: FF_X51_Y48_N17
\registerFile_inst|GEN_ADDREG:25:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(4));

-- Location: FF_X51_Y48_N11
\registerFile_inst|GEN_ADDREG:29:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(4));

-- Location: LCCOMB_X51_Y48_N16
\registerFile_inst|U3|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~3_combout\ = (\registerFile_inst|U3|Mux27~2_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(4))) # (!\instructionFetch_Decode|instructionOUT\(19)))) # (!\registerFile_inst|U3|Mux27~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux27~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(4),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(4),
	combout => \registerFile_inst|U3|Mux27~3_combout\);

-- Location: LCCOMB_X51_Y44_N24
\registerFile_inst|U3|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|U3|Mux27~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux27~5_combout\,
	datad => \registerFile_inst|U3|Mux27~3_combout\,
	combout => \registerFile_inst|U3|Mux27~6_combout\);

-- Location: LCCOMB_X51_Y44_N18
\registerFile_inst|U3|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux27~6_combout\ & (\registerFile_inst|U3|Mux27~8_combout\)) # (!\registerFile_inst|U3|Mux27~6_combout\ & 
-- ((\registerFile_inst|U3|Mux27~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux27~8_combout\,
	datac => \registerFile_inst|U3|Mux27~1_combout\,
	datad => \registerFile_inst|U3|Mux27~6_combout\,
	combout => \registerFile_inst|U3|Mux27~9_combout\);

-- Location: LCCOMB_X61_Y45_N28
\registerFile_inst|U3|Mux27~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux27~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux27~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux27~19_combout\,
	datad => \registerFile_inst|U3|Mux27~9_combout\,
	combout => \registerFile_inst|U3|Mux27~20_combout\);

-- Location: FF_X61_Y45_N29
\instructionDecode_Excecution|readData2OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux27~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(4));

-- Location: LCCOMB_X52_Y41_N2
\instructionExecution_Memory|readData2OUT[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[4]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(4),
	combout => \instructionExecution_Memory|readData2OUT[4]~feeder_combout\);

-- Location: FF_X52_Y41_N3
\instructionExecution_Memory|readData2OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(4));

-- Location: FF_X60_Y47_N15
\instructionExecution_Memory|readData2OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(5));

-- Location: FF_X58_Y48_N29
\registerFile_inst|GEN_ADDREG:14:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(6));

-- Location: FF_X58_Y48_N23
\registerFile_inst|GEN_ADDREG:12:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(6));

-- Location: LCCOMB_X58_Y48_N28
\registerFile_inst|U3|Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(6))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(6),
	combout => \registerFile_inst|U3|Mux25~17_combout\);

-- Location: FF_X58_Y53_N27
\registerFile_inst|GEN_ADDREG:15:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[6]~6_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(6));

-- Location: FF_X59_Y50_N9
\registerFile_inst|GEN_ADDREG:13:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(6));

-- Location: LCCOMB_X59_Y49_N4
\registerFile_inst|U3|Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~18_combout\ = (\registerFile_inst|U3|Mux25~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(6)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux25~17_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(16) & \registerFile_inst|GEN_ADDREG:13:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux25~17_combout\,
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(6),
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(6),
	combout => \registerFile_inst|U3|Mux25~18_combout\);

-- Location: FF_X54_Y47_N25
\registerFile_inst|GEN_ADDREG:1:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(6));

-- Location: FF_X54_Y47_N19
\registerFile_inst|GEN_ADDREG:0:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(6));

-- Location: LCCOMB_X54_Y47_N24
\registerFile_inst|U3|Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(6),
	combout => \registerFile_inst|U3|Mux25~14_combout\);

-- Location: FF_X57_Y51_N15
\registerFile_inst|GEN_ADDREG:3:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(6));

-- Location: FF_X57_Y51_N29
\registerFile_inst|GEN_ADDREG:2:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(6));

-- Location: LCCOMB_X57_Y51_N28
\registerFile_inst|U3|Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~15_combout\ = (\registerFile_inst|U3|Mux25~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(6)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux25~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(6) & \instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux25~14_combout\,
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(6),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux25~15_combout\);

-- Location: FF_X61_Y52_N9
\registerFile_inst|GEN_ADDREG:6:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(6));

-- Location: FF_X61_Y52_N11
\registerFile_inst|GEN_ADDREG:4:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(6));

-- Location: LCCOMB_X61_Y52_N8
\registerFile_inst|U3|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(6),
	combout => \registerFile_inst|U3|Mux25~12_combout\);

-- Location: FF_X47_Y49_N1
\registerFile_inst|GEN_ADDREG:5:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(6));

-- Location: FF_X47_Y52_N9
\registerFile_inst|GEN_ADDREG:7:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(6));

-- Location: LCCOMB_X47_Y49_N0
\registerFile_inst|U3|Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~13_combout\ = (\registerFile_inst|U3|Mux25~12_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(6))) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux25~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux25~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(6),
	combout => \registerFile_inst|U3|Mux25~13_combout\);

-- Location: LCCOMB_X54_Y52_N4
\registerFile_inst|U3|Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|U3|Mux25~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux25~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux25~15_combout\,
	datad => \registerFile_inst|U3|Mux25~13_combout\,
	combout => \registerFile_inst|U3|Mux25~16_combout\);

-- Location: FF_X52_Y47_N21
\registerFile_inst|GEN_ADDREG:10:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(6));

-- Location: FF_X55_Y47_N3
\registerFile_inst|GEN_ADDREG:11:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(6));

-- Location: FF_X58_Y43_N15
\registerFile_inst|GEN_ADDREG:9:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(6));

-- Location: FF_X58_Y43_N17
\registerFile_inst|GEN_ADDREG:8:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(6));

-- Location: LCCOMB_X58_Y43_N14
\registerFile_inst|U3|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(6),
	combout => \registerFile_inst|U3|Mux25~10_combout\);

-- Location: LCCOMB_X55_Y47_N2
\registerFile_inst|U3|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux25~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(6)))) # (!\registerFile_inst|U3|Mux25~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(6),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(6),
	datad => \registerFile_inst|U3|Mux25~10_combout\,
	combout => \registerFile_inst|U3|Mux25~11_combout\);

-- Location: LCCOMB_X54_Y52_N30
\registerFile_inst|U3|Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux25~16_combout\ & (\registerFile_inst|U3|Mux25~18_combout\)) # (!\registerFile_inst|U3|Mux25~16_combout\ & 
-- ((\registerFile_inst|U3|Mux25~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux25~18_combout\,
	datac => \registerFile_inst|U3|Mux25~16_combout\,
	datad => \registerFile_inst|U3|Mux25~11_combout\,
	combout => \registerFile_inst|U3|Mux25~19_combout\);

-- Location: FF_X59_Y49_N1
\registerFile_inst|GEN_ADDREG:23:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(6));

-- Location: FF_X59_Y49_N19
\registerFile_inst|GEN_ADDREG:19:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(6));

-- Location: LCCOMB_X59_Y49_N0
\registerFile_inst|U3|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(6))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(6),
	combout => \registerFile_inst|U3|Mux25~7_combout\);

-- Location: FF_X56_Y49_N27
\registerFile_inst|GEN_ADDREG:27:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(6));

-- Location: FF_X56_Y49_N21
\registerFile_inst|GEN_ADDREG:31:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(6));

-- Location: LCCOMB_X56_Y49_N26
\registerFile_inst|U3|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~8_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux25~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(6)))) # (!\registerFile_inst|U3|Mux25~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux25~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux25~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(6),
	combout => \registerFile_inst|U3|Mux25~8_combout\);

-- Location: FF_X51_Y46_N1
\registerFile_inst|GEN_ADDREG:18:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(6));

-- Location: FF_X51_Y46_N31
\registerFile_inst|GEN_ADDREG:26:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(6));

-- Location: LCCOMB_X51_Y46_N30
\registerFile_inst|U3|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(6)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(6) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(6),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux25~0_combout\);

-- Location: FF_X50_Y46_N9
\registerFile_inst|GEN_ADDREG:22:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(6));

-- Location: LCCOMB_X50_Y46_N26
\registerFile_inst|U3|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~1_combout\ = (\registerFile_inst|U3|Mux25~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(6)) # (!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux25~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(6) & ((\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux25~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(6),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux25~1_combout\);

-- Location: FF_X51_Y48_N15
\registerFile_inst|GEN_ADDREG:29:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(6));

-- Location: FF_X51_Y48_N21
\registerFile_inst|GEN_ADDREG:25:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(6));

-- Location: FF_X50_Y51_N1
\registerFile_inst|GEN_ADDREG:17:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(6));

-- Location: FF_X50_Y51_N31
\registerFile_inst|GEN_ADDREG:21:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(6));

-- Location: LCCOMB_X50_Y51_N30
\registerFile_inst|U3|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(6)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(6) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(6),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux25~2_combout\);

-- Location: LCCOMB_X51_Y48_N20
\registerFile_inst|U3|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux25~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(6))) # (!\registerFile_inst|U3|Mux25~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(6)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(6),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(6),
	datad => \registerFile_inst|U3|Mux25~2_combout\,
	combout => \registerFile_inst|U3|Mux25~3_combout\);

-- Location: FF_X56_Y52_N1
\registerFile_inst|GEN_ADDREG:28:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(6));

-- Location: FF_X56_Y52_N23
\registerFile_inst|GEN_ADDREG:20:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(6));

-- Location: FF_X55_Y52_N19
\registerFile_inst|GEN_ADDREG:24:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(6));

-- Location: FF_X55_Y52_N21
\registerFile_inst|GEN_ADDREG:16:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(6));

-- Location: LCCOMB_X55_Y52_N18
\registerFile_inst|U3|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(6),
	combout => \registerFile_inst|U3|Mux25~4_combout\);

-- Location: LCCOMB_X56_Y52_N22
\registerFile_inst|U3|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux25~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(6))) # (!\registerFile_inst|U3|Mux25~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(6)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(6),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(6),
	datad => \registerFile_inst|U3|Mux25~4_combout\,
	combout => \registerFile_inst|U3|Mux25~5_combout\);

-- Location: LCCOMB_X58_Y46_N20
\registerFile_inst|U3|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|U3|Mux25~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|U3|Mux25~3_combout\,
	datad => \registerFile_inst|U3|Mux25~5_combout\,
	combout => \registerFile_inst|U3|Mux25~6_combout\);

-- Location: LCCOMB_X58_Y46_N22
\registerFile_inst|U3|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux25~6_combout\ & (\registerFile_inst|U3|Mux25~8_combout\)) # (!\registerFile_inst|U3|Mux25~6_combout\ & 
-- ((\registerFile_inst|U3|Mux25~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux25~8_combout\,
	datab => \registerFile_inst|U3|Mux25~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux25~6_combout\,
	combout => \registerFile_inst|U3|Mux25~9_combout\);

-- Location: LCCOMB_X60_Y47_N10
\registerFile_inst|U3|Mux25~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux25~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux25~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux25~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux25~19_combout\,
	datad => \registerFile_inst|U3|Mux25~9_combout\,
	combout => \registerFile_inst|U3|Mux25~20_combout\);

-- Location: FF_X60_Y47_N11
\instructionDecode_Excecution|readData2OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(6));

-- Location: LCCOMB_X60_Y47_N12
\instructionExecution_Memory|readData2OUT[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[6]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(6),
	combout => \instructionExecution_Memory|readData2OUT[6]~feeder_combout\);

-- Location: FF_X60_Y47_N13
\instructionExecution_Memory|readData2OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(6));

-- Location: LCCOMB_X61_Y45_N26
\instructionExecution_Memory|readData2OUT[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[7]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(7),
	combout => \instructionExecution_Memory|readData2OUT[7]~feeder_combout\);

-- Location: FF_X61_Y45_N27
\instructionExecution_Memory|readData2OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(7));

-- Location: FF_X51_Y50_N7
\registerFile_inst|GEN_ADDREG:17:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(9));

-- Location: FF_X51_Y50_N21
\registerFile_inst|GEN_ADDREG:25:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(9));

-- Location: LCCOMB_X51_Y50_N6
\registerFile_inst|U2|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~0_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(9),
	combout => \registerFile_inst|U2|Mux22~0_combout\);

-- Location: FF_X52_Y50_N15
\registerFile_inst|GEN_ADDREG:29:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(9));

-- Location: FF_X52_Y50_N5
\registerFile_inst|GEN_ADDREG:21:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(9));

-- Location: LCCOMB_X52_Y50_N4
\registerFile_inst|U2|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~1_combout\ = (\registerFile_inst|U2|Mux22~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(9)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux22~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(9) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux22~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux22~1_combout\);

-- Location: FF_X56_Y50_N9
\registerFile_inst|GEN_ADDREG:27:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(9));

-- Location: FF_X56_Y50_N11
\registerFile_inst|GEN_ADDREG:19:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(9));

-- Location: LCCOMB_X56_Y50_N10
\registerFile_inst|U2|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(9)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(9) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux22~7_combout\);

-- Location: FF_X57_Y50_N27
\registerFile_inst|GEN_ADDREG:31:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(9));

-- Location: FF_X57_Y50_N1
\registerFile_inst|GEN_ADDREG:23:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(9));

-- Location: LCCOMB_X57_Y50_N26
\registerFile_inst|U2|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~8_combout\ = (\registerFile_inst|U2|Mux22~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(9))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux22~7_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux22~7_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(9),
	combout => \registerFile_inst|U2|Mux22~8_combout\);

-- Location: FF_X51_Y51_N5
\registerFile_inst|GEN_ADDREG:26:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(9));

-- Location: FF_X51_Y51_N7
\registerFile_inst|GEN_ADDREG:30:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(9));

-- Location: FF_X51_Y47_N7
\registerFile_inst|GEN_ADDREG:18:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(9));

-- Location: FF_X51_Y47_N21
\registerFile_inst|GEN_ADDREG:22:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(9));

-- Location: LCCOMB_X51_Y47_N6
\registerFile_inst|U2|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(9),
	combout => \registerFile_inst|U2|Mux22~2_combout\);

-- Location: LCCOMB_X51_Y51_N6
\registerFile_inst|U2|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux22~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(9)))) # (!\registerFile_inst|U2|Mux22~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(9),
	datad => \registerFile_inst|U2|Mux22~2_combout\,
	combout => \registerFile_inst|U2|Mux22~3_combout\);

-- Location: FF_X56_Y44_N29
\registerFile_inst|GEN_ADDREG:24:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(9));

-- Location: FF_X56_Y44_N7
\registerFile_inst|GEN_ADDREG:28:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(9));

-- Location: FF_X57_Y44_N27
\registerFile_inst|GEN_ADDREG:20:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(9));

-- Location: FF_X57_Y44_N13
\registerFile_inst|GEN_ADDREG:16:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(9));

-- Location: LCCOMB_X57_Y44_N12
\registerFile_inst|U2|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(9)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(9) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux22~4_combout\);

-- Location: LCCOMB_X56_Y44_N6
\registerFile_inst|U2|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux22~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(9)))) # (!\registerFile_inst|U2|Mux22~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(9),
	datad => \registerFile_inst|U2|Mux22~4_combout\,
	combout => \registerFile_inst|U2|Mux22~5_combout\);

-- Location: LCCOMB_X55_Y45_N12
\registerFile_inst|U2|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux22~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux22~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|U2|Mux22~3_combout\,
	datad => \registerFile_inst|U2|Mux22~5_combout\,
	combout => \registerFile_inst|U2|Mux22~6_combout\);

-- Location: LCCOMB_X55_Y45_N30
\registerFile_inst|U2|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~9_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux22~6_combout\ & ((\registerFile_inst|U2|Mux22~8_combout\))) # (!\registerFile_inst|U2|Mux22~6_combout\ & 
-- (\registerFile_inst|U2|Mux22~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux22~1_combout\,
	datac => \registerFile_inst|U2|Mux22~8_combout\,
	datad => \registerFile_inst|U2|Mux22~6_combout\,
	combout => \registerFile_inst|U2|Mux22~9_combout\);

-- Location: FF_X56_Y46_N17
\registerFile_inst|GEN_ADDREG:9:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(9));

-- Location: FF_X55_Y46_N1
\registerFile_inst|GEN_ADDREG:11:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(9));

-- Location: FF_X58_Y46_N15
\registerFile_inst|GEN_ADDREG:10:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(9));

-- Location: FF_X58_Y46_N1
\registerFile_inst|GEN_ADDREG:8:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(9));

-- Location: LCCOMB_X58_Y46_N0
\registerFile_inst|U2|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(9)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(9) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux22~12_combout\);

-- Location: LCCOMB_X55_Y46_N0
\registerFile_inst|U2|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux22~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(9)))) # (!\registerFile_inst|U2|Mux22~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(9),
	datad => \registerFile_inst|U2|Mux22~12_combout\,
	combout => \registerFile_inst|U2|Mux22~13_combout\);

-- Location: FF_X52_Y43_N23
\registerFile_inst|GEN_ADDREG:1:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(9));

-- Location: FF_X52_Y39_N19
\registerFile_inst|GEN_ADDREG:3:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(9));

-- Location: FF_X55_Y43_N5
\registerFile_inst|GEN_ADDREG:2:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(9));

-- Location: FF_X55_Y43_N15
\registerFile_inst|GEN_ADDREG:0:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(9));

-- Location: LCCOMB_X55_Y43_N14
\registerFile_inst|U2|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(9)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(9) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux22~14_combout\);

-- Location: LCCOMB_X52_Y39_N18
\registerFile_inst|U2|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~15_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux22~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(9)))) # (!\registerFile_inst|U2|Mux22~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(9),
	datad => \registerFile_inst|U2|Mux22~14_combout\,
	combout => \registerFile_inst|U2|Mux22~15_combout\);

-- Location: LCCOMB_X59_Y47_N30
\registerFile_inst|U2|Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|U2|Mux22~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux22~13_combout\,
	datad => \registerFile_inst|U2|Mux22~15_combout\,
	combout => \registerFile_inst|U2|Mux22~16_combout\);

-- Location: FF_X59_Y41_N31
\registerFile_inst|GEN_ADDREG:12:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(9));

-- Location: FF_X59_Y41_N21
\registerFile_inst|GEN_ADDREG:13:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(9));

-- Location: LCCOMB_X59_Y41_N30
\registerFile_inst|U2|Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(9)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(9),
	combout => \registerFile_inst|U2|Mux22~17_combout\);

-- Location: FF_X59_Y44_N27
\registerFile_inst|GEN_ADDREG:14:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(9));

-- Location: LCCOMB_X59_Y44_N26
\registerFile_inst|U2|Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux22~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(9)))) # (!\registerFile_inst|U2|Mux22~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux22~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(9),
	combout => \registerFile_inst|U2|Mux22~18_combout\);

-- Location: FF_X62_Y50_N25
\registerFile_inst|GEN_ADDREG:7:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(9));

-- Location: FF_X62_Y50_N31
\registerFile_inst|GEN_ADDREG:6:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(9));

-- Location: FF_X62_Y52_N1
\registerFile_inst|GEN_ADDREG:5:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(9));

-- Location: FF_X62_Y52_N11
\registerFile_inst|GEN_ADDREG:4:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(9));

-- Location: LCCOMB_X62_Y52_N10
\registerFile_inst|U2|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(9))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux22~10_combout\);

-- Location: LCCOMB_X62_Y50_N30
\registerFile_inst|U2|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux22~10_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(9))) # (!\registerFile_inst|U2|Mux22~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(9)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(9),
	datad => \registerFile_inst|U2|Mux22~10_combout\,
	combout => \registerFile_inst|U2|Mux22~11_combout\);

-- Location: LCCOMB_X59_Y47_N24
\registerFile_inst|U2|Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~19_combout\ = (\registerFile_inst|U2|Mux22~16_combout\ & ((\registerFile_inst|U2|Mux22~18_combout\) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux22~16_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(23) & \registerFile_inst|U2|Mux22~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux22~16_combout\,
	datab => \registerFile_inst|U2|Mux22~18_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux22~11_combout\,
	combout => \registerFile_inst|U2|Mux22~19_combout\);

-- Location: LCCOMB_X61_Y45_N0
\registerFile_inst|U2|Mux22~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux22~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux22~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux22~9_combout\,
	datad => \registerFile_inst|U2|Mux22~19_combout\,
	combout => \registerFile_inst|U2|Mux22~20_combout\);

-- Location: FF_X61_Y45_N1
\instructionDecode_Excecution|readData1OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux22~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(9));

-- Location: LCCOMB_X62_Y44_N24
\instructionDecode_Excecution|signExtendOUT[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|signExtendOUT[9]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|instructionOUT\(9),
	combout => \instructionDecode_Excecution|signExtendOUT[9]~feeder_combout\);

-- Location: FF_X62_Y44_N25
\instructionDecode_Excecution|signExtendOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|signExtendOUT[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(9));

-- Location: LCCOMB_X62_Y44_N6
\ALU_inst|ALU_result~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~6_combout\ = (\instructionDecode_Excecution|readData1OUT\(9) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(9))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|readData1OUT\(9),
	datac => \instructionDecode_Excecution|signExtendOUT\(9),
	datad => \instructionDecode_Excecution|readData2OUT\(9),
	combout => \ALU_inst|ALU_result~6_combout\);

-- Location: LCCOMB_X62_Y44_N12
\MUX2|mux_out[9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[9]~22_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(9)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|readData2OUT\(9),
	datad => \instructionDecode_Excecution|signExtendOUT\(9),
	combout => \MUX2|mux_out[9]~22_combout\);

-- Location: LCCOMB_X62_Y44_N16
\ALU_inst|Add0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~29_combout\ = \MUX2|mux_out[9]~22_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[9]~22_combout\,
	datab => \ALUControl_inst|Operation~7_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~29_combout\);

-- Location: LCCOMB_X59_Y48_N10
\instructionDecode_Excecution|signExtendOUT[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|signExtendOUT[8]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|instructionOUT\(8),
	combout => \instructionDecode_Excecution|signExtendOUT[8]~feeder_combout\);

-- Location: FF_X59_Y48_N11
\instructionDecode_Excecution|signExtendOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|signExtendOUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(8));

-- Location: LCCOMB_X59_Y48_N8
\MUX2|mux_out[8]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[8]~23_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(8))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|readData2OUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|signExtendOUT\(8),
	datab => \instructionDecode_Excecution|readData2OUT\(8),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \MUX2|mux_out[8]~23_combout\);

-- Location: LCCOMB_X59_Y48_N24
\ALU_inst|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~26_combout\ = \MUX2|mux_out[8]~23_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Operation~9_combout\,
	datac => \MUX2|mux_out[8]~23_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~26_combout\);

-- Location: FF_X51_Y46_N17
\registerFile_inst|GEN_ADDREG:26:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(8));

-- Location: FF_X51_Y46_N3
\registerFile_inst|GEN_ADDREG:18:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(8));

-- Location: LCCOMB_X51_Y46_N2
\registerFile_inst|U2|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(8))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux23~0_combout\);

-- Location: FF_X50_Y46_N13
\registerFile_inst|GEN_ADDREG:22:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(8));

-- Location: FF_X50_Y46_N7
\registerFile_inst|GEN_ADDREG:30:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(8));

-- Location: LCCOMB_X50_Y46_N12
\registerFile_inst|U2|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~1_combout\ = (\registerFile_inst|U2|Mux23~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(8))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux23~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux23~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(8),
	combout => \registerFile_inst|U2|Mux23~1_combout\);

-- Location: FF_X54_Y48_N5
\registerFile_inst|GEN_ADDREG:17:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(8));

-- Location: FF_X54_Y48_N3
\registerFile_inst|GEN_ADDREG:21:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(8));

-- Location: LCCOMB_X54_Y48_N4
\registerFile_inst|U2|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(8)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(8),
	combout => \registerFile_inst|U2|Mux23~2_combout\);

-- Location: FF_X51_Y48_N19
\registerFile_inst|GEN_ADDREG:29:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(8));

-- Location: FF_X51_Y48_N25
\registerFile_inst|GEN_ADDREG:25:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(8));

-- Location: LCCOMB_X51_Y48_N18
\registerFile_inst|U2|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux23~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(8))) # (!\registerFile_inst|U2|Mux23~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(8)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux23~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(8),
	combout => \registerFile_inst|U2|Mux23~3_combout\);

-- Location: FF_X56_Y52_N19
\registerFile_inst|GEN_ADDREG:20:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(8));

-- Location: FF_X56_Y52_N21
\registerFile_inst|GEN_ADDREG:28:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(8));

-- Location: FF_X57_Y52_N29
\registerFile_inst|GEN_ADDREG:16:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(8));

-- Location: FF_X57_Y52_N3
\registerFile_inst|GEN_ADDREG:24:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(8));

-- Location: LCCOMB_X57_Y52_N28
\registerFile_inst|U2|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(8))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(8),
	combout => \registerFile_inst|U2|Mux23~4_combout\);

-- Location: LCCOMB_X56_Y52_N20
\registerFile_inst|U2|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~5_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux23~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(8)))) # (!\registerFile_inst|U2|Mux23~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(8))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(8),
	datad => \registerFile_inst|U2|Mux23~4_combout\,
	combout => \registerFile_inst|U2|Mux23~5_combout\);

-- Location: LCCOMB_X60_Y49_N24
\registerFile_inst|U2|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|U2|Mux23~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux23~3_combout\,
	datad => \registerFile_inst|U2|Mux23~5_combout\,
	combout => \registerFile_inst|U2|Mux23~6_combout\);

-- Location: FF_X56_Y49_N23
\registerFile_inst|GEN_ADDREG:27:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(8));

-- Location: FF_X59_Y49_N23
\registerFile_inst|GEN_ADDREG:19:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(8));

-- Location: FF_X59_Y49_N29
\registerFile_inst|GEN_ADDREG:23:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(8));

-- Location: LCCOMB_X59_Y49_N22
\registerFile_inst|U2|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(8))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(8),
	combout => \registerFile_inst|U2|Mux23~7_combout\);

-- Location: LCCOMB_X56_Y49_N24
\registerFile_inst|U2|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~8_combout\ = (\registerFile_inst|U2|Mux23~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(8)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux23~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(8) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(8),
	datab => \registerFile_inst|U2|Mux23~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux23~8_combout\);

-- Location: LCCOMB_X60_Y49_N26
\registerFile_inst|U2|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~9_combout\ = (\registerFile_inst|U2|Mux23~6_combout\ & (((\registerFile_inst|U2|Mux23~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux23~6_combout\ & 
-- (\registerFile_inst|U2|Mux23~1_combout\ & (\instructionFetch_Decode|instructionOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux23~1_combout\,
	datab => \registerFile_inst|U2|Mux23~6_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux23~8_combout\,
	combout => \registerFile_inst|U2|Mux23~9_combout\);

-- Location: FF_X55_Y46_N11
\registerFile_inst|GEN_ADDREG:11:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(8));

-- Location: FF_X52_Y47_N27
\registerFile_inst|GEN_ADDREG:10:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(8));

-- Location: FF_X58_Y43_N27
\registerFile_inst|GEN_ADDREG:9:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(8));

-- Location: FF_X58_Y43_N29
\registerFile_inst|GEN_ADDREG:8:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(8));

-- Location: LCCOMB_X58_Y43_N28
\registerFile_inst|U2|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(8)) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(8) & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(8),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux23~10_combout\);

-- Location: LCCOMB_X52_Y47_N26
\registerFile_inst|U2|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux23~10_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(8))) # (!\registerFile_inst|U2|Mux23~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(8)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(8),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(8),
	datad => \registerFile_inst|U2|Mux23~10_combout\,
	combout => \registerFile_inst|U2|Mux23~11_combout\);

-- Location: FF_X58_Y48_N3
\registerFile_inst|GEN_ADDREG:12:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(8));

-- Location: FF_X58_Y48_N9
\registerFile_inst|GEN_ADDREG:14:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(8));

-- Location: LCCOMB_X58_Y48_N2
\registerFile_inst|U2|Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(8)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(8),
	combout => \registerFile_inst|U2|Mux23~17_combout\);

-- Location: FF_X57_Y48_N19
\registerFile_inst|GEN_ADDREG:13:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(8));

-- Location: FF_X57_Y45_N19
\registerFile_inst|GEN_ADDREG:15:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[8]~8_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(8));

-- Location: LCCOMB_X57_Y48_N18
\registerFile_inst|U2|Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~18_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux23~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(8)))) # (!\registerFile_inst|U2|Mux23~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(8))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux23~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux23~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(8),
	combout => \registerFile_inst|U2|Mux23~18_combout\);

-- Location: FF_X54_Y47_N13
\registerFile_inst|GEN_ADDREG:1:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(8));

-- Location: FF_X54_Y47_N31
\registerFile_inst|GEN_ADDREG:0:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(8));

-- Location: LCCOMB_X54_Y47_N30
\registerFile_inst|U2|Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(8))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(8),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux23~14_combout\);

-- Location: FF_X57_Y51_N11
\registerFile_inst|GEN_ADDREG:3:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(8));

-- Location: FF_X57_Y51_N25
\registerFile_inst|GEN_ADDREG:2:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(8));

-- Location: LCCOMB_X57_Y51_N10
\registerFile_inst|U2|Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~15_combout\ = (\registerFile_inst|U2|Mux23~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(8))) # (!\instructionFetch_Decode|instructionOUT\(22)))) # (!\registerFile_inst|U2|Mux23~14_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux23~14_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(8),
	combout => \registerFile_inst|U2|Mux23~15_combout\);

-- Location: FF_X61_Y52_N21
\registerFile_inst|GEN_ADDREG:6:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(8));

-- Location: FF_X61_Y52_N7
\registerFile_inst|GEN_ADDREG:4:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(8));

-- Location: LCCOMB_X61_Y52_N6
\registerFile_inst|U2|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(8)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(8) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux23~12_combout\);

-- Location: FF_X60_Y52_N17
\registerFile_inst|GEN_ADDREG:5:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(8));

-- Location: FF_X60_Y52_N19
\registerFile_inst|GEN_ADDREG:7:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(8));

-- Location: LCCOMB_X60_Y52_N18
\registerFile_inst|U2|Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~13_combout\ = (\registerFile_inst|U2|Mux23~12_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(8)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux23~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(8) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux23~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux23~13_combout\);

-- Location: LCCOMB_X60_Y52_N28
\registerFile_inst|U2|Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|U2|Mux23~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux23~15_combout\,
	datad => \registerFile_inst|U2|Mux23~13_combout\,
	combout => \registerFile_inst|U2|Mux23~16_combout\);

-- Location: LCCOMB_X60_Y52_N22
\registerFile_inst|U2|Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~19_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux23~16_combout\ & ((\registerFile_inst|U2|Mux23~18_combout\))) # (!\registerFile_inst|U2|Mux23~16_combout\ & 
-- (\registerFile_inst|U2|Mux23~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux23~11_combout\,
	datac => \registerFile_inst|U2|Mux23~18_combout\,
	datad => \registerFile_inst|U2|Mux23~16_combout\,
	combout => \registerFile_inst|U2|Mux23~19_combout\);

-- Location: LCCOMB_X60_Y49_N22
\registerFile_inst|U2|Mux23~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux23~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux23~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux23~9_combout\,
	datad => \registerFile_inst|U2|Mux23~19_combout\,
	combout => \registerFile_inst|U2|Mux23~20_combout\);

-- Location: FF_X60_Y49_N23
\instructionDecode_Excecution|readData1OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux23~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(8));

-- Location: LCCOMB_X64_Y47_N4
\instructionDecode_Excecution|signExtendOUT[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|signExtendOUT[7]~feeder_combout\ = \instructionFetch_Decode|instructionOUT\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionFetch_Decode|instructionOUT\(7),
	combout => \instructionDecode_Excecution|signExtendOUT[7]~feeder_combout\);

-- Location: FF_X64_Y47_N5
\instructionDecode_Excecution|signExtendOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|signExtendOUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(7));

-- Location: LCCOMB_X64_Y47_N30
\MUX2|mux_out[7]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[7]~24_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(7))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|readData2OUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|signExtendOUT\(7),
	datad => \instructionDecode_Excecution|readData2OUT\(7),
	combout => \MUX2|mux_out[7]~24_combout\);

-- Location: LCCOMB_X64_Y47_N20
\ALU_inst|Add0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~23_combout\ = \MUX2|mux_out[7]~24_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Equal0~0_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \MUX2|mux_out[7]~24_combout\,
	datad => \ALUControl_inst|Operation~9_combout\,
	combout => \ALU_inst|Add0~23_combout\);

-- Location: FF_X57_Y50_N5
\registerFile_inst|GEN_ADDREG:23:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(7));

-- Location: FF_X57_Y50_N31
\registerFile_inst|GEN_ADDREG:31:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(7));

-- Location: FF_X56_Y50_N31
\registerFile_inst|GEN_ADDREG:19:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(7));

-- Location: FF_X56_Y50_N13
\registerFile_inst|GEN_ADDREG:27:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(7));

-- Location: LCCOMB_X56_Y50_N30
\registerFile_inst|U2|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(7),
	combout => \registerFile_inst|U2|Mux24~7_combout\);

-- Location: LCCOMB_X57_Y50_N30
\registerFile_inst|U2|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~8_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux24~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(7)))) # (!\registerFile_inst|U2|Mux24~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(7),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(7),
	datad => \registerFile_inst|U2|Mux24~7_combout\,
	combout => \registerFile_inst|U2|Mux24~8_combout\);

-- Location: FF_X56_Y44_N9
\registerFile_inst|GEN_ADDREG:24:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(7));

-- Location: FF_X56_Y44_N19
\registerFile_inst|GEN_ADDREG:28:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(7));

-- Location: FF_X57_Y44_N3
\registerFile_inst|GEN_ADDREG:16:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(7));

-- Location: FF_X57_Y44_N17
\registerFile_inst|GEN_ADDREG:20:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(7));

-- Location: LCCOMB_X57_Y44_N2
\registerFile_inst|U2|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(7)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(7),
	combout => \registerFile_inst|U2|Mux24~4_combout\);

-- Location: LCCOMB_X56_Y44_N18
\registerFile_inst|U2|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux24~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(7)))) # (!\registerFile_inst|U2|Mux24~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(7),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(7),
	datad => \registerFile_inst|U2|Mux24~4_combout\,
	combout => \registerFile_inst|U2|Mux24~5_combout\);

-- Location: FF_X51_Y46_N13
\registerFile_inst|GEN_ADDREG:26:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(7));

-- Location: FF_X52_Y48_N25
\registerFile_inst|GEN_ADDREG:30:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(7));

-- Location: FF_X51_Y47_N3
\registerFile_inst|GEN_ADDREG:18:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(7));

-- Location: FF_X51_Y47_N25
\registerFile_inst|GEN_ADDREG:22:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(7));

-- Location: LCCOMB_X51_Y47_N2
\registerFile_inst|U2|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(7),
	combout => \registerFile_inst|U2|Mux24~2_combout\);

-- Location: LCCOMB_X52_Y48_N24
\registerFile_inst|U2|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux24~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(7)))) # (!\registerFile_inst|U2|Mux24~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(7),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(7),
	datad => \registerFile_inst|U2|Mux24~2_combout\,
	combout => \registerFile_inst|U2|Mux24~3_combout\);

-- Location: LCCOMB_X52_Y50_N20
\registerFile_inst|U2|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|U2|Mux24~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux24~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux24~3_combout\,
	combout => \registerFile_inst|U2|Mux24~6_combout\);

-- Location: FF_X51_Y50_N19
\registerFile_inst|GEN_ADDREG:17:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(7));

-- Location: LCCOMB_X51_Y50_N18
\registerFile_inst|U2|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(7))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(7),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(7),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux24~0_combout\);

-- Location: FF_X52_Y50_N9
\registerFile_inst|GEN_ADDREG:21:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(7));

-- Location: FF_X52_Y50_N3
\registerFile_inst|GEN_ADDREG:29:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(7));

-- Location: LCCOMB_X52_Y50_N8
\registerFile_inst|U2|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux24~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(7)))) # (!\registerFile_inst|U2|Mux24~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux24~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(7),
	combout => \registerFile_inst|U2|Mux24~1_combout\);

-- Location: LCCOMB_X52_Y50_N22
\registerFile_inst|U2|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~9_combout\ = (\registerFile_inst|U2|Mux24~6_combout\ & ((\registerFile_inst|U2|Mux24~8_combout\) # ((!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux24~6_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(21) & \registerFile_inst|U2|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux24~8_combout\,
	datab => \registerFile_inst|U2|Mux24~6_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \registerFile_inst|U2|Mux24~1_combout\,
	combout => \registerFile_inst|U2|Mux24~9_combout\);

-- Location: FF_X47_Y49_N31
\registerFile_inst|GEN_ADDREG:7:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(7));

-- Location: FF_X54_Y49_N9
\registerFile_inst|GEN_ADDREG:6:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(7));

-- Location: FF_X54_Y49_N11
\registerFile_inst|GEN_ADDREG:4:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(7));

-- Location: FF_X47_Y49_N13
\registerFile_inst|GEN_ADDREG:5:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(7));

-- Location: LCCOMB_X54_Y49_N10
\registerFile_inst|U2|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(7),
	combout => \registerFile_inst|U2|Mux24~10_combout\);

-- Location: LCCOMB_X54_Y49_N8
\registerFile_inst|U2|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux24~10_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(7))) # (!\registerFile_inst|U2|Mux24~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(7)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(7),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(7),
	datad => \registerFile_inst|U2|Mux24~10_combout\,
	combout => \registerFile_inst|U2|Mux24~11_combout\);

-- Location: FF_X58_Y53_N15
\registerFile_inst|GEN_ADDREG:15:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[7]~7_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(7));

-- Location: FF_X57_Y46_N31
\registerFile_inst|GEN_ADDREG:14:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(7));

-- Location: FF_X57_Y46_N17
\registerFile_inst|GEN_ADDREG:12:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(7));

-- Location: FF_X57_Y48_N13
\registerFile_inst|GEN_ADDREG:13:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(7));

-- Location: LCCOMB_X57_Y46_N16
\registerFile_inst|U2|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(7),
	combout => \registerFile_inst|U2|Mux24~17_combout\);

-- Location: LCCOMB_X57_Y46_N30
\registerFile_inst|U2|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux24~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(7))) # (!\registerFile_inst|U2|Mux24~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(7)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(7),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(7),
	datad => \registerFile_inst|U2|Mux24~17_combout\,
	combout => \registerFile_inst|U2|Mux24~18_combout\);

-- Location: FF_X54_Y46_N11
\registerFile_inst|GEN_ADDREG:1:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(7));

-- Location: FF_X55_Y46_N5
\registerFile_inst|GEN_ADDREG:3:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(7));

-- Location: FF_X55_Y43_N9
\registerFile_inst|GEN_ADDREG:2:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(7));

-- Location: FF_X55_Y43_N11
\registerFile_inst|GEN_ADDREG:0:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(7));

-- Location: LCCOMB_X55_Y43_N10
\registerFile_inst|U2|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(7)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(7) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(7),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(7),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux24~14_combout\);

-- Location: LCCOMB_X55_Y46_N4
\registerFile_inst|U2|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~15_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux24~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(7)))) # (!\registerFile_inst|U2|Mux24~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(7),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(7),
	datad => \registerFile_inst|U2|Mux24~14_combout\,
	combout => \registerFile_inst|U2|Mux24~15_combout\);

-- Location: FF_X58_Y46_N19
\registerFile_inst|GEN_ADDREG:8:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(7));

-- Location: FF_X58_Y46_N25
\registerFile_inst|GEN_ADDREG:10:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(7));

-- Location: LCCOMB_X58_Y46_N18
\registerFile_inst|U2|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(7),
	combout => \registerFile_inst|U2|Mux24~12_combout\);

-- Location: FF_X51_Y45_N31
\registerFile_inst|GEN_ADDREG:11:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(7));

-- Location: FF_X51_Y45_N21
\registerFile_inst|GEN_ADDREG:9:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(7));

-- Location: LCCOMB_X51_Y45_N30
\registerFile_inst|U2|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~13_combout\ = (\registerFile_inst|U2|Mux24~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(7))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux24~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux24~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(7),
	combout => \registerFile_inst|U2|Mux24~13_combout\);

-- Location: LCCOMB_X57_Y46_N20
\registerFile_inst|U2|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|U2|Mux24~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux24~15_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux24~13_combout\,
	combout => \registerFile_inst|U2|Mux24~16_combout\);

-- Location: LCCOMB_X57_Y46_N14
\registerFile_inst|U2|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~19_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux24~16_combout\ & ((\registerFile_inst|U2|Mux24~18_combout\))) # (!\registerFile_inst|U2|Mux24~16_combout\ & 
-- (\registerFile_inst|U2|Mux24~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux24~11_combout\,
	datab => \registerFile_inst|U2|Mux24~18_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux24~16_combout\,
	combout => \registerFile_inst|U2|Mux24~19_combout\);

-- Location: LCCOMB_X64_Y47_N24
\registerFile_inst|U2|Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux24~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux24~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux24~9_combout\,
	datad => \registerFile_inst|U2|Mux24~19_combout\,
	combout => \registerFile_inst|U2|Mux24~20_combout\);

-- Location: FF_X64_Y47_N25
\instructionDecode_Excecution|readData1OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux24~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(7));

-- Location: LCCOMB_X60_Y47_N14
\MUX2|mux_out[6]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[6]~25_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(6)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(6),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|signExtendOUT\(6),
	combout => \MUX2|mux_out[6]~25_combout\);

-- Location: LCCOMB_X63_Y47_N4
\ALU_inst|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~20_combout\ = \MUX2|mux_out[6]~25_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \MUX2|mux_out[6]~25_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~20_combout\);

-- Location: FF_X51_Y46_N11
\registerFile_inst|GEN_ADDREG:26:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(5));

-- Location: FF_X52_Y48_N27
\registerFile_inst|GEN_ADDREG:30:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(5));

-- Location: FF_X51_Y47_N15
\registerFile_inst|GEN_ADDREG:18:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(5));

-- Location: FF_X51_Y47_N29
\registerFile_inst|GEN_ADDREG:22:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(5));

-- Location: LCCOMB_X51_Y47_N14
\registerFile_inst|U2|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(5))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~2_combout\);

-- Location: LCCOMB_X52_Y48_N26
\registerFile_inst|U2|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux26~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(5)))) # (!\registerFile_inst|U2|Mux26~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(5))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(5),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(5),
	datad => \registerFile_inst|U2|Mux26~2_combout\,
	combout => \registerFile_inst|U2|Mux26~3_combout\);

-- Location: FF_X57_Y44_N31
\registerFile_inst|GEN_ADDREG:16:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(5));

-- Location: FF_X57_Y44_N29
\registerFile_inst|GEN_ADDREG:20:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(5));

-- Location: LCCOMB_X57_Y44_N30
\registerFile_inst|U2|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(5)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~4_combout\);

-- Location: FF_X56_Y44_N23
\registerFile_inst|GEN_ADDREG:28:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(5));

-- Location: FF_X56_Y44_N21
\registerFile_inst|GEN_ADDREG:24:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(5));

-- Location: LCCOMB_X56_Y44_N22
\registerFile_inst|U2|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux26~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(5))) # (!\registerFile_inst|U2|Mux26~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(5)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux26~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~5_combout\);

-- Location: LCCOMB_X57_Y46_N22
\registerFile_inst|U2|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux26~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux26~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|U2|Mux26~3_combout\,
	datad => \registerFile_inst|U2|Mux26~5_combout\,
	combout => \registerFile_inst|U2|Mux26~6_combout\);

-- Location: FF_X51_Y53_N31
\registerFile_inst|GEN_ADDREG:29:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(5));

-- Location: FF_X51_Y50_N29
\registerFile_inst|GEN_ADDREG:25:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(5));

-- Location: FF_X51_Y50_N31
\registerFile_inst|GEN_ADDREG:17:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(5));

-- Location: LCCOMB_X51_Y50_N30
\registerFile_inst|U2|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(5))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(5),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux26~0_combout\);

-- Location: LCCOMB_X50_Y51_N18
\registerFile_inst|U2|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~1_combout\ = (\registerFile_inst|U2|Mux26~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(5)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux26~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(5) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(5),
	datab => \registerFile_inst|U2|Mux26~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux26~1_combout\);

-- Location: FF_X56_Y50_N27
\registerFile_inst|GEN_ADDREG:19:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(5));

-- Location: FF_X56_Y50_N17
\registerFile_inst|GEN_ADDREG:27:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(5));

-- Location: LCCOMB_X56_Y50_N26
\registerFile_inst|U2|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(5))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~7_combout\);

-- Location: FF_X57_Y50_N11
\registerFile_inst|GEN_ADDREG:31:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(5));

-- Location: FF_X57_Y50_N17
\registerFile_inst|GEN_ADDREG:23:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(5));

-- Location: LCCOMB_X57_Y50_N10
\registerFile_inst|U2|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~8_combout\ = (\registerFile_inst|U2|Mux26~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(5))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux26~7_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux26~7_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~8_combout\);

-- Location: LCCOMB_X57_Y46_N0
\registerFile_inst|U2|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~9_combout\ = (\registerFile_inst|U2|Mux26~6_combout\ & (((\registerFile_inst|U2|Mux26~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux26~6_combout\ & 
-- (\registerFile_inst|U2|Mux26~1_combout\ & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux26~6_combout\,
	datab => \registerFile_inst|U2|Mux26~1_combout\,
	datac => \registerFile_inst|U2|Mux26~8_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux26~9_combout\);

-- Location: FF_X54_Y49_N23
\registerFile_inst|GEN_ADDREG:4:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(5));

-- Location: FF_X47_Y49_N27
\registerFile_inst|GEN_ADDREG:5:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(5));

-- Location: LCCOMB_X54_Y49_N22
\registerFile_inst|U2|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(5))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~10_combout\);

-- Location: FF_X47_Y49_N5
\registerFile_inst|GEN_ADDREG:7:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(5));

-- Location: FF_X54_Y49_N21
\registerFile_inst|GEN_ADDREG:6:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(5));

-- Location: LCCOMB_X54_Y49_N20
\registerFile_inst|U2|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~11_combout\ = (\registerFile_inst|U2|Mux26~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(5)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux26~10_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(5) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux26~10_combout\,
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(5),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux26~11_combout\);

-- Location: LCCOMB_X56_Y47_N16
\registerFile_inst|GEN_ADDREG:15:REGX|Q[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[5]~feeder_combout\ = \MUX3|mux_out[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX3|mux_out[5]~5_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[5]~feeder_combout\);

-- Location: FF_X56_Y47_N17
\registerFile_inst|GEN_ADDREG:15:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[5]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(5));

-- Location: FF_X57_Y46_N9
\registerFile_inst|GEN_ADDREG:14:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(5));

-- Location: FF_X57_Y46_N11
\registerFile_inst|GEN_ADDREG:12:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(5));

-- Location: FF_X59_Y50_N15
\registerFile_inst|GEN_ADDREG:13:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(5));

-- Location: LCCOMB_X57_Y46_N10
\registerFile_inst|U2|Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(5))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~17_combout\);

-- Location: LCCOMB_X57_Y46_N8
\registerFile_inst|U2|Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux26~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(5))) # (!\registerFile_inst|U2|Mux26~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(5)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(5),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(5),
	datad => \registerFile_inst|U2|Mux26~17_combout\,
	combout => \registerFile_inst|U2|Mux26~18_combout\);

-- Location: FF_X55_Y43_N31
\registerFile_inst|GEN_ADDREG:0:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(5));

-- Location: FF_X55_Y43_N13
\registerFile_inst|GEN_ADDREG:2:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(5));

-- Location: LCCOMB_X55_Y43_N30
\registerFile_inst|U2|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(5))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~14_combout\);

-- Location: FF_X55_Y38_N17
\registerFile_inst|GEN_ADDREG:3:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(5));

-- Location: FF_X54_Y46_N13
\registerFile_inst|GEN_ADDREG:1:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(5));

-- Location: LCCOMB_X55_Y38_N16
\registerFile_inst|U2|Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~15_combout\ = (\registerFile_inst|U2|Mux26~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(5))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux26~14_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux26~14_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~15_combout\);

-- Location: FF_X56_Y46_N27
\registerFile_inst|GEN_ADDREG:9:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(5));

-- Location: FF_X58_Y46_N7
\registerFile_inst|GEN_ADDREG:8:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(5));

-- Location: FF_X58_Y46_N13
\registerFile_inst|GEN_ADDREG:10:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(5));

-- Location: LCCOMB_X58_Y46_N6
\registerFile_inst|U2|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(5))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(5),
	combout => \registerFile_inst|U2|Mux26~12_combout\);

-- Location: FF_X57_Y43_N19
\registerFile_inst|GEN_ADDREG:11:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(5));

-- Location: LCCOMB_X57_Y43_N18
\registerFile_inst|U2|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~13_combout\ = (\registerFile_inst|U2|Mux26~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(5)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux26~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(5) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(5),
	datab => \registerFile_inst|U2|Mux26~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux26~13_combout\);

-- Location: LCCOMB_X57_Y46_N18
\registerFile_inst|U2|Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|U2|Mux26~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux26~15_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux26~13_combout\,
	combout => \registerFile_inst|U2|Mux26~16_combout\);

-- Location: LCCOMB_X57_Y46_N4
\registerFile_inst|U2|Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~19_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux26~16_combout\ & ((\registerFile_inst|U2|Mux26~18_combout\))) # (!\registerFile_inst|U2|Mux26~16_combout\ & 
-- (\registerFile_inst|U2|Mux26~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux26~11_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux26~18_combout\,
	datad => \registerFile_inst|U2|Mux26~16_combout\,
	combout => \registerFile_inst|U2|Mux26~19_combout\);

-- Location: LCCOMB_X60_Y47_N0
\registerFile_inst|U2|Mux26~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux26~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux26~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux26~9_combout\,
	datad => \registerFile_inst|U2|Mux26~19_combout\,
	combout => \registerFile_inst|U2|Mux26~20_combout\);

-- Location: FF_X60_Y47_N1
\instructionDecode_Excecution|readData1OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux26~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(5));

-- Location: LCCOMB_X60_Y47_N20
\MUX2|mux_out[5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[5]~26_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(5)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(5),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|signExtendOUT\(5),
	combout => \MUX2|mux_out[5]~26_combout\);

-- Location: LCCOMB_X63_Y47_N2
\ALU_inst|Add0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~17_combout\ = \MUX2|mux_out[5]~26_combout\ $ (((\ALUControl_inst|Equal0~0_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Operation~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[5]~26_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \ALUControl_inst|Operation~7_combout\,
	combout => \ALU_inst|Add0~17_combout\);

-- Location: LCCOMB_X61_Y45_N6
\MUX2|mux_out[4]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[4]~27_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|readData2OUT\(4),
	datac => \instructionDecode_Excecution|signExtendOUT\(4),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \MUX2|mux_out[4]~27_combout\);

-- Location: LCCOMB_X63_Y47_N8
\ALU_inst|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~14_combout\ = \MUX2|mux_out[4]~27_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \MUX2|mux_out[4]~27_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~14_combout\);

-- Location: LCCOMB_X61_Y47_N6
\MUX2|mux_out[3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[3]~28_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(3)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(3),
	datab => \instructionDecode_Excecution|signExtendOUT\(3),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \MUX2|mux_out[3]~28_combout\);

-- Location: LCCOMB_X63_Y47_N14
\ALU_inst|Add0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~11_combout\ = \MUX2|mux_out[3]~28_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \MUX2|mux_out[3]~28_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~11_combout\);

-- Location: LCCOMB_X64_Y47_N18
\MUX2|mux_out[2]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[2]~29_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(2))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|readData2OUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|signExtendOUT\(2),
	datad => \instructionDecode_Excecution|readData2OUT\(2),
	combout => \MUX2|mux_out[2]~29_combout\);

-- Location: LCCOMB_X63_Y47_N12
\ALU_inst|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~8_combout\ = \MUX2|mux_out[2]~29_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Equal0~0_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \MUX2|mux_out[2]~29_combout\,
	combout => \ALU_inst|Add0~8_combout\);

-- Location: LCCOMB_X63_Y48_N8
\MUX2|mux_out[1]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[1]~30_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(1))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|readData2OUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|signExtendOUT\(1),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|readData2OUT\(1),
	combout => \MUX2|mux_out[1]~30_combout\);

-- Location: LCCOMB_X63_Y48_N24
\ALU_inst|Add0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~5_combout\ = \MUX2|mux_out[1]~30_combout\ $ (((\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~9_combout\,
	datab => \ALUControl_inst|Operation~7_combout\,
	datac => \MUX2|mux_out[1]~30_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~5_combout\);

-- Location: LCCOMB_X63_Y47_N20
\ALU_inst|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~6_combout\ = ((\instructionDecode_Excecution|readData1OUT\(1) $ (\ALU_inst|Add0~5_combout\ $ (!\ALU_inst|Add0~4\)))) # (GND)
-- \ALU_inst|Add0~7\ = CARRY((\instructionDecode_Excecution|readData1OUT\(1) & ((\ALU_inst|Add0~5_combout\) # (!\ALU_inst|Add0~4\))) # (!\instructionDecode_Excecution|readData1OUT\(1) & (\ALU_inst|Add0~5_combout\ & !\ALU_inst|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(1),
	datab => \ALU_inst|Add0~5_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~4\,
	combout => \ALU_inst|Add0~6_combout\,
	cout => \ALU_inst|Add0~7\);

-- Location: LCCOMB_X63_Y47_N22
\ALU_inst|Add0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~9_combout\ = (\ALU_inst|Add0~8_combout\ & ((\instructionDecode_Excecution|readData1OUT\(2) & (\ALU_inst|Add0~7\ & VCC)) # (!\instructionDecode_Excecution|readData1OUT\(2) & (!\ALU_inst|Add0~7\)))) # (!\ALU_inst|Add0~8_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(2) & (!\ALU_inst|Add0~7\)) # (!\instructionDecode_Excecution|readData1OUT\(2) & ((\ALU_inst|Add0~7\) # (GND)))))
-- \ALU_inst|Add0~10\ = CARRY((\ALU_inst|Add0~8_combout\ & (!\instructionDecode_Excecution|readData1OUT\(2) & !\ALU_inst|Add0~7\)) # (!\ALU_inst|Add0~8_combout\ & ((!\ALU_inst|Add0~7\) # (!\instructionDecode_Excecution|readData1OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~8_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(2),
	datad => VCC,
	cin => \ALU_inst|Add0~7\,
	combout => \ALU_inst|Add0~9_combout\,
	cout => \ALU_inst|Add0~10\);

-- Location: LCCOMB_X63_Y47_N24
\ALU_inst|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~12_combout\ = ((\instructionDecode_Excecution|readData1OUT\(3) $ (\ALU_inst|Add0~11_combout\ $ (!\ALU_inst|Add0~10\)))) # (GND)
-- \ALU_inst|Add0~13\ = CARRY((\instructionDecode_Excecution|readData1OUT\(3) & ((\ALU_inst|Add0~11_combout\) # (!\ALU_inst|Add0~10\))) # (!\instructionDecode_Excecution|readData1OUT\(3) & (\ALU_inst|Add0~11_combout\ & !\ALU_inst|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(3),
	datab => \ALU_inst|Add0~11_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~10\,
	combout => \ALU_inst|Add0~12_combout\,
	cout => \ALU_inst|Add0~13\);

-- Location: LCCOMB_X63_Y47_N26
\ALU_inst|Add0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~15_combout\ = (\instructionDecode_Excecution|readData1OUT\(4) & ((\ALU_inst|Add0~14_combout\ & (\ALU_inst|Add0~13\ & VCC)) # (!\ALU_inst|Add0~14_combout\ & (!\ALU_inst|Add0~13\)))) # (!\instructionDecode_Excecution|readData1OUT\(4) & 
-- ((\ALU_inst|Add0~14_combout\ & (!\ALU_inst|Add0~13\)) # (!\ALU_inst|Add0~14_combout\ & ((\ALU_inst|Add0~13\) # (GND)))))
-- \ALU_inst|Add0~16\ = CARRY((\instructionDecode_Excecution|readData1OUT\(4) & (!\ALU_inst|Add0~14_combout\ & !\ALU_inst|Add0~13\)) # (!\instructionDecode_Excecution|readData1OUT\(4) & ((!\ALU_inst|Add0~13\) # (!\ALU_inst|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(4),
	datab => \ALU_inst|Add0~14_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~13\,
	combout => \ALU_inst|Add0~15_combout\,
	cout => \ALU_inst|Add0~16\);

-- Location: LCCOMB_X63_Y47_N28
\ALU_inst|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~18_combout\ = ((\instructionDecode_Excecution|readData1OUT\(5) $ (\ALU_inst|Add0~17_combout\ $ (!\ALU_inst|Add0~16\)))) # (GND)
-- \ALU_inst|Add0~19\ = CARRY((\instructionDecode_Excecution|readData1OUT\(5) & ((\ALU_inst|Add0~17_combout\) # (!\ALU_inst|Add0~16\))) # (!\instructionDecode_Excecution|readData1OUT\(5) & (\ALU_inst|Add0~17_combout\ & !\ALU_inst|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(5),
	datab => \ALU_inst|Add0~17_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~16\,
	combout => \ALU_inst|Add0~18_combout\,
	cout => \ALU_inst|Add0~19\);

-- Location: LCCOMB_X63_Y47_N30
\ALU_inst|Add0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~21_combout\ = (\instructionDecode_Excecution|readData1OUT\(6) & ((\ALU_inst|Add0~20_combout\ & (\ALU_inst|Add0~19\ & VCC)) # (!\ALU_inst|Add0~20_combout\ & (!\ALU_inst|Add0~19\)))) # (!\instructionDecode_Excecution|readData1OUT\(6) & 
-- ((\ALU_inst|Add0~20_combout\ & (!\ALU_inst|Add0~19\)) # (!\ALU_inst|Add0~20_combout\ & ((\ALU_inst|Add0~19\) # (GND)))))
-- \ALU_inst|Add0~22\ = CARRY((\instructionDecode_Excecution|readData1OUT\(6) & (!\ALU_inst|Add0~20_combout\ & !\ALU_inst|Add0~19\)) # (!\instructionDecode_Excecution|readData1OUT\(6) & ((!\ALU_inst|Add0~19\) # (!\ALU_inst|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(6),
	datab => \ALU_inst|Add0~20_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~19\,
	combout => \ALU_inst|Add0~21_combout\,
	cout => \ALU_inst|Add0~22\);

-- Location: LCCOMB_X63_Y46_N0
\ALU_inst|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~24_combout\ = ((\ALU_inst|Add0~23_combout\ $ (\instructionDecode_Excecution|readData1OUT\(7) $ (!\ALU_inst|Add0~22\)))) # (GND)
-- \ALU_inst|Add0~25\ = CARRY((\ALU_inst|Add0~23_combout\ & ((\instructionDecode_Excecution|readData1OUT\(7)) # (!\ALU_inst|Add0~22\))) # (!\ALU_inst|Add0~23_combout\ & (\instructionDecode_Excecution|readData1OUT\(7) & !\ALU_inst|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~23_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(7),
	datad => VCC,
	cin => \ALU_inst|Add0~22\,
	combout => \ALU_inst|Add0~24_combout\,
	cout => \ALU_inst|Add0~25\);

-- Location: LCCOMB_X63_Y46_N2
\ALU_inst|Add0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~27_combout\ = (\ALU_inst|Add0~26_combout\ & ((\instructionDecode_Excecution|readData1OUT\(8) & (\ALU_inst|Add0~25\ & VCC)) # (!\instructionDecode_Excecution|readData1OUT\(8) & (!\ALU_inst|Add0~25\)))) # (!\ALU_inst|Add0~26_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(8) & (!\ALU_inst|Add0~25\)) # (!\instructionDecode_Excecution|readData1OUT\(8) & ((\ALU_inst|Add0~25\) # (GND)))))
-- \ALU_inst|Add0~28\ = CARRY((\ALU_inst|Add0~26_combout\ & (!\instructionDecode_Excecution|readData1OUT\(8) & !\ALU_inst|Add0~25\)) # (!\ALU_inst|Add0~26_combout\ & ((!\ALU_inst|Add0~25\) # (!\instructionDecode_Excecution|readData1OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~26_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(8),
	datad => VCC,
	cin => \ALU_inst|Add0~25\,
	combout => \ALU_inst|Add0~27_combout\,
	cout => \ALU_inst|Add0~28\);

-- Location: LCCOMB_X63_Y46_N4
\ALU_inst|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~30_combout\ = ((\ALU_inst|Add0~29_combout\ $ (\instructionDecode_Excecution|readData1OUT\(9) $ (!\ALU_inst|Add0~28\)))) # (GND)
-- \ALU_inst|Add0~31\ = CARRY((\ALU_inst|Add0~29_combout\ & ((\instructionDecode_Excecution|readData1OUT\(9)) # (!\ALU_inst|Add0~28\))) # (!\ALU_inst|Add0~29_combout\ & (\instructionDecode_Excecution|readData1OUT\(9) & !\ALU_inst|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~29_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(9),
	datad => VCC,
	cin => \ALU_inst|Add0~28\,
	combout => \ALU_inst|Add0~30_combout\,
	cout => \ALU_inst|Add0~31\);

-- Location: LCCOMB_X65_Y46_N6
\ALU_inst|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux3~4_combout\ = (\ALUControl_inst|Operation[1]~4_combout\ & (\ALUControl_inst|Equal0~0_combout\ & (\ALUControl_inst|Operation~10_combout\ & !\ALUControl_inst|Operation[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation[1]~4_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \ALUControl_inst|Operation~10_combout\,
	datad => \ALUControl_inst|Operation[0]~6_combout\,
	combout => \ALU_inst|Mux3~4_combout\);

-- Location: LCCOMB_X62_Y44_N2
\ALU_inst|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux22~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(9) & (((!\ALU_inst|Mux3~2_combout\)))) # (!\instructionDecode_Excecution|readData1OUT\(9) & ((\MUX2|mux_out[9]~22_combout\ & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\MUX2|mux_out[9]~22_combout\ & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~4_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(9),
	datac => \MUX2|mux_out[9]~22_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux22~0_combout\);

-- Location: LCCOMB_X62_Y44_N4
\ALU_inst|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux22~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux22~0_combout\ & ((\ALU_inst|Mux3~7_combout\) # (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \ALU_inst|Mux22~0_combout\,
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux22~1_combout\);

-- Location: LCCOMB_X62_Y44_N0
\ALU_inst|Mux22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux22~combout\ = (\ALU_inst|Mux22~1_combout\ & (((\ALU_inst|Add0~30_combout\) # (!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux22~1_combout\ & (\ALU_inst|ALU_result~6_combout\ & ((\ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|ALU_result~6_combout\,
	datab => \ALU_inst|Add0~30_combout\,
	datac => \ALU_inst|Mux22~1_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux22~combout\);

-- Location: FF_X62_Y44_N1
\instructionExecution_Memory|ALUResultOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(9));

-- Location: FF_X61_Y47_N17
\instructionMemory_writeback|ALUResultOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|ALUResultOUT\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(9));

-- Location: M9K_X53_Y47_N0
\dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \instructionExecution_Memory|memWriteReadOUT~q\,
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y49_N16
\MUX2|mux_out[13]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[13]~18_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(2)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(13),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(2),
	combout => \MUX2|mux_out[13]~18_combout\);

-- Location: LCCOMB_X63_Y49_N20
\ALU_inst|Add0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~41_combout\ = \MUX2|mux_out[13]~18_combout\ $ (((\ALUControl_inst|Equal0~0_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Equal0~0_combout\,
	datab => \ALUControl_inst|Operation~7_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \MUX2|mux_out[13]~18_combout\,
	combout => \ALU_inst|Add0~41_combout\);

-- Location: FF_X51_Y51_N29
\registerFile_inst|GEN_ADDREG:26:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(13));

-- Location: FF_X51_Y51_N23
\registerFile_inst|GEN_ADDREG:30:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(13));

-- Location: FF_X51_Y47_N11
\registerFile_inst|GEN_ADDREG:18:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(13));

-- Location: FF_X51_Y47_N17
\registerFile_inst|GEN_ADDREG:22:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(13));

-- Location: LCCOMB_X51_Y47_N10
\registerFile_inst|U2|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(13))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(13),
	combout => \registerFile_inst|U2|Mux18~2_combout\);

-- Location: LCCOMB_X51_Y51_N22
\registerFile_inst|U2|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux18~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(13)))) # (!\registerFile_inst|U2|Mux18~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(13))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(13),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(13),
	datad => \registerFile_inst|U2|Mux18~2_combout\,
	combout => \registerFile_inst|U2|Mux18~3_combout\);

-- Location: FF_X56_Y44_N17
\registerFile_inst|GEN_ADDREG:24:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(13));

-- Location: FF_X56_Y44_N27
\registerFile_inst|GEN_ADDREG:28:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(13));

-- Location: FF_X57_Y44_N9
\registerFile_inst|GEN_ADDREG:16:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(13));

-- Location: FF_X57_Y44_N7
\registerFile_inst|GEN_ADDREG:20:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(13));

-- Location: LCCOMB_X57_Y44_N8
\registerFile_inst|U2|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(13)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(13),
	combout => \registerFile_inst|U2|Mux18~4_combout\);

-- Location: LCCOMB_X56_Y44_N26
\registerFile_inst|U2|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux18~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(13)))) # (!\registerFile_inst|U2|Mux18~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(13))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(13),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(13),
	datad => \registerFile_inst|U2|Mux18~4_combout\,
	combout => \registerFile_inst|U2|Mux18~5_combout\);

-- Location: LCCOMB_X55_Y45_N10
\registerFile_inst|U2|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux18~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|U2|Mux18~3_combout\,
	datad => \registerFile_inst|U2|Mux18~5_combout\,
	combout => \registerFile_inst|U2|Mux18~6_combout\);

-- Location: FF_X52_Y50_N19
\registerFile_inst|GEN_ADDREG:29:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(13));

-- Location: FF_X52_Y50_N1
\registerFile_inst|GEN_ADDREG:21:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(13));

-- Location: FF_X51_Y50_N25
\registerFile_inst|GEN_ADDREG:25:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(13));

-- Location: FF_X51_Y50_N27
\registerFile_inst|GEN_ADDREG:17:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(13));

-- Location: LCCOMB_X51_Y50_N26
\registerFile_inst|U2|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(13))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(13),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux18~0_combout\);

-- Location: LCCOMB_X52_Y50_N0
\registerFile_inst|U2|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux18~0_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(13))) # (!\registerFile_inst|U2|Mux18~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(13)))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(13),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(13),
	datad => \registerFile_inst|U2|Mux18~0_combout\,
	combout => \registerFile_inst|U2|Mux18~1_combout\);

-- Location: FF_X56_Y50_N15
\registerFile_inst|GEN_ADDREG:19:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(13));

-- Location: FF_X56_Y50_N29
\registerFile_inst|GEN_ADDREG:27:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(13));

-- Location: LCCOMB_X56_Y50_N14
\registerFile_inst|U2|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(13))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(13),
	combout => \registerFile_inst|U2|Mux18~7_combout\);

-- Location: FF_X57_Y50_N15
\registerFile_inst|GEN_ADDREG:31:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(13));

-- Location: FF_X57_Y50_N21
\registerFile_inst|GEN_ADDREG:23:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(13));

-- Location: LCCOMB_X57_Y50_N14
\registerFile_inst|U2|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~8_combout\ = (\registerFile_inst|U2|Mux18~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(13))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux18~7_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux18~7_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(13),
	combout => \registerFile_inst|U2|Mux18~8_combout\);

-- Location: LCCOMB_X57_Y47_N30
\registerFile_inst|U2|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~9_combout\ = (\registerFile_inst|U2|Mux18~6_combout\ & (((\registerFile_inst|U2|Mux18~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux18~6_combout\ & 
-- (\registerFile_inst|U2|Mux18~1_combout\ & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux18~6_combout\,
	datab => \registerFile_inst|U2|Mux18~1_combout\,
	datac => \registerFile_inst|U2|Mux18~8_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux18~9_combout\);

-- Location: FF_X55_Y43_N23
\registerFile_inst|GEN_ADDREG:0:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(13));

-- Location: FF_X55_Y43_N29
\registerFile_inst|GEN_ADDREG:2:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(13));

-- Location: LCCOMB_X55_Y43_N22
\registerFile_inst|U2|Mux18~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(13))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(13),
	combout => \registerFile_inst|U2|Mux18~14_combout\);

-- Location: FF_X54_Y46_N15
\registerFile_inst|GEN_ADDREG:1:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(13));

-- Location: LCCOMB_X55_Y46_N14
\registerFile_inst|U2|Mux18~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~15_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux18~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(13))) # (!\registerFile_inst|U2|Mux18~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(13)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux18~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux18~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(13),
	combout => \registerFile_inst|U2|Mux18~15_combout\);

-- Location: FF_X55_Y48_N21
\registerFile_inst|GEN_ADDREG:10:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(13));

-- Location: FF_X55_Y48_N31
\registerFile_inst|GEN_ADDREG:8:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(13));

-- Location: LCCOMB_X55_Y48_N30
\registerFile_inst|U2|Mux18~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(13)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(13) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(13),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux18~12_combout\);

-- Location: FF_X55_Y46_N29
\registerFile_inst|GEN_ADDREG:11:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(13));

-- Location: FF_X56_Y46_N23
\registerFile_inst|GEN_ADDREG:9:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(13));

-- Location: LCCOMB_X55_Y46_N28
\registerFile_inst|U2|Mux18~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux18~12_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(13))) # (!\registerFile_inst|U2|Mux18~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(13)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux18~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux18~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(13),
	combout => \registerFile_inst|U2|Mux18~13_combout\);

-- Location: LCCOMB_X59_Y47_N10
\registerFile_inst|U2|Mux18~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|U2|Mux18~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux18~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux18~15_combout\,
	datad => \registerFile_inst|U2|Mux18~13_combout\,
	combout => \registerFile_inst|U2|Mux18~16_combout\);

-- Location: FF_X57_Y45_N29
\registerFile_inst|GEN_ADDREG:15:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[13]~13_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(13));

-- Location: FF_X59_Y47_N17
\registerFile_inst|GEN_ADDREG:14:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(13));

-- Location: FF_X59_Y41_N7
\registerFile_inst|GEN_ADDREG:12:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(13));

-- Location: FF_X59_Y41_N29
\registerFile_inst|GEN_ADDREG:13:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(13));

-- Location: LCCOMB_X59_Y41_N6
\registerFile_inst|U2|Mux18~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(13)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(13),
	combout => \registerFile_inst|U2|Mux18~17_combout\);

-- Location: LCCOMB_X59_Y47_N16
\registerFile_inst|U2|Mux18~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux18~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(13))) # (!\registerFile_inst|U2|Mux18~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(13)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(13),
	datad => \registerFile_inst|U2|Mux18~17_combout\,
	combout => \registerFile_inst|U2|Mux18~18_combout\);

-- Location: FF_X62_Y50_N9
\registerFile_inst|GEN_ADDREG:7:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(13));

-- Location: FF_X62_Y50_N23
\registerFile_inst|GEN_ADDREG:6:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(13));

-- Location: FF_X62_Y52_N29
\registerFile_inst|GEN_ADDREG:5:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(13));

-- Location: FF_X62_Y52_N31
\registerFile_inst|GEN_ADDREG:4:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(13));

-- Location: LCCOMB_X62_Y52_N30
\registerFile_inst|U2|Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(13))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(13),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux18~10_combout\);

-- Location: LCCOMB_X62_Y50_N22
\registerFile_inst|U2|Mux18~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux18~10_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(13))) # (!\registerFile_inst|U2|Mux18~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(13)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(13),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(13),
	datad => \registerFile_inst|U2|Mux18~10_combout\,
	combout => \registerFile_inst|U2|Mux18~11_combout\);

-- Location: LCCOMB_X59_Y47_N12
\registerFile_inst|U2|Mux18~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~19_combout\ = (\registerFile_inst|U2|Mux18~16_combout\ & (((\registerFile_inst|U2|Mux18~18_combout\)) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux18~16_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux18~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux18~16_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux18~18_combout\,
	datad => \registerFile_inst|U2|Mux18~11_combout\,
	combout => \registerFile_inst|U2|Mux18~19_combout\);

-- Location: LCCOMB_X63_Y49_N24
\registerFile_inst|U2|Mux18~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux18~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux18~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux18~9_combout\,
	datad => \registerFile_inst|U2|Mux18~19_combout\,
	combout => \registerFile_inst|U2|Mux18~20_combout\);

-- Location: FF_X63_Y49_N25
\instructionDecode_Excecution|readData1OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(13));

-- Location: LCCOMB_X62_Y47_N16
\MUX2|mux_out[12]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[12]~19_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(1)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(12),
	datad => \instructionDecode_Excecution|rdOUT\(1),
	combout => \MUX2|mux_out[12]~19_combout\);

-- Location: LCCOMB_X63_Y47_N6
\ALU_inst|Add0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~38_combout\ = \MUX2|mux_out[12]~19_combout\ $ (((\ALUControl_inst|Equal0~0_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Operation~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[12]~19_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \ALUControl_inst|Operation~7_combout\,
	combout => \ALU_inst|Add0~38_combout\);

-- Location: FF_X59_Y53_N23
\registerFile_inst|GEN_ADDREG:5:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(12));

-- Location: FF_X59_Y53_N1
\registerFile_inst|GEN_ADDREG:7:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(12));

-- Location: FF_X60_Y53_N23
\registerFile_inst|GEN_ADDREG:4:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(12));

-- Location: FF_X60_Y53_N5
\registerFile_inst|GEN_ADDREG:6:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(12));

-- Location: LCCOMB_X60_Y53_N22
\registerFile_inst|U2|Mux19~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(12),
	combout => \registerFile_inst|U2|Mux19~12_combout\);

-- Location: LCCOMB_X59_Y53_N0
\registerFile_inst|U2|Mux19~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux19~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(12)))) # (!\registerFile_inst|U2|Mux19~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(12),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(12),
	datad => \registerFile_inst|U2|Mux19~12_combout\,
	combout => \registerFile_inst|U2|Mux19~13_combout\);

-- Location: FF_X57_Y51_N17
\registerFile_inst|GEN_ADDREG:2:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(12));

-- Location: FF_X57_Y51_N19
\registerFile_inst|GEN_ADDREG:3:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(12));

-- Location: FF_X52_Y51_N7
\registerFile_inst|GEN_ADDREG:0:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(12));

-- Location: FF_X52_Y51_N29
\registerFile_inst|GEN_ADDREG:1:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(12));

-- Location: LCCOMB_X52_Y51_N6
\registerFile_inst|U2|Mux19~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(12),
	combout => \registerFile_inst|U2|Mux19~14_combout\);

-- Location: LCCOMB_X57_Y51_N18
\registerFile_inst|U2|Mux19~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux19~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(12)))) # (!\registerFile_inst|U2|Mux19~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(12),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(12),
	datad => \registerFile_inst|U2|Mux19~14_combout\,
	combout => \registerFile_inst|U2|Mux19~15_combout\);

-- Location: LCCOMB_X51_Y53_N10
\registerFile_inst|U2|Mux19~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|U2|Mux19~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux19~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux19~15_combout\,
	combout => \registerFile_inst|U2|Mux19~16_combout\);

-- Location: FF_X50_Y45_N15
\registerFile_inst|GEN_ADDREG:11:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(12));

-- Location: FF_X50_Y45_N29
\registerFile_inst|GEN_ADDREG:10:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(12));

-- Location: FF_X49_Y49_N11
\registerFile_inst|GEN_ADDREG:8:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(12));

-- Location: LCCOMB_X49_Y49_N10
\registerFile_inst|U2|Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(12)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(12),
	combout => \registerFile_inst|U2|Mux19~10_combout\);

-- Location: LCCOMB_X50_Y45_N28
\registerFile_inst|U2|Mux19~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux19~10_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(12))) # (!\registerFile_inst|U2|Mux19~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(12)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(12),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(12),
	datad => \registerFile_inst|U2|Mux19~10_combout\,
	combout => \registerFile_inst|U2|Mux19~11_combout\);

-- Location: FF_X55_Y49_N17
\registerFile_inst|GEN_ADDREG:15:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[12]~12_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(12));

-- Location: FF_X55_Y49_N23
\registerFile_inst|GEN_ADDREG:13:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(12));

-- Location: FF_X57_Y49_N19
\registerFile_inst|GEN_ADDREG:14:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(12));

-- Location: FF_X57_Y49_N21
\registerFile_inst|GEN_ADDREG:12:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(12));

-- Location: LCCOMB_X57_Y49_N20
\registerFile_inst|U2|Mux19~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(12),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(12),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux19~17_combout\);

-- Location: LCCOMB_X55_Y49_N22
\registerFile_inst|U2|Mux19~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~18_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux19~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(12))) # (!\registerFile_inst|U2|Mux19~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(12)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(12),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(12),
	datad => \registerFile_inst|U2|Mux19~17_combout\,
	combout => \registerFile_inst|U2|Mux19~18_combout\);

-- Location: LCCOMB_X51_Y53_N20
\registerFile_inst|U2|Mux19~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~19_combout\ = (\registerFile_inst|U2|Mux19~16_combout\ & (((\registerFile_inst|U2|Mux19~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux19~16_combout\ & 
-- (\registerFile_inst|U2|Mux19~11_combout\ & (\instructionFetch_Decode|instructionOUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux19~16_combout\,
	datab => \registerFile_inst|U2|Mux19~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux19~18_combout\,
	combout => \registerFile_inst|U2|Mux19~19_combout\);

-- Location: FF_X59_Y51_N3
\registerFile_inst|GEN_ADDREG:27:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(12));

-- Location: FF_X59_Y51_N21
\registerFile_inst|GEN_ADDREG:31:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(12));

-- Location: FF_X55_Y51_N17
\registerFile_inst|GEN_ADDREG:19:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(12));

-- Location: FF_X55_Y51_N31
\registerFile_inst|GEN_ADDREG:23:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(12));

-- Location: LCCOMB_X55_Y51_N16
\registerFile_inst|U2|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(12),
	combout => \registerFile_inst|U2|Mux19~7_combout\);

-- Location: LCCOMB_X59_Y51_N20
\registerFile_inst|U2|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~8_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux19~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(12)))) # (!\registerFile_inst|U2|Mux19~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(12),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(12),
	datad => \registerFile_inst|U2|Mux19~7_combout\,
	combout => \registerFile_inst|U2|Mux19~8_combout\);

-- Location: FF_X50_Y53_N17
\registerFile_inst|GEN_ADDREG:18:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(12));

-- Location: FF_X50_Y52_N13
\registerFile_inst|GEN_ADDREG:26:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(12));

-- Location: LCCOMB_X50_Y53_N16
\registerFile_inst|U2|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(12)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(12),
	combout => \registerFile_inst|U2|Mux19~0_combout\);

-- Location: FF_X50_Y48_N17
\registerFile_inst|GEN_ADDREG:22:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(12));

-- Location: FF_X50_Y52_N31
\registerFile_inst|GEN_ADDREG:30:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(12));

-- Location: LCCOMB_X50_Y48_N16
\registerFile_inst|U2|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~1_combout\ = (\registerFile_inst|U2|Mux19~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux19~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux19~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(12),
	combout => \registerFile_inst|U2|Mux19~1_combout\);

-- Location: FF_X47_Y51_N11
\registerFile_inst|GEN_ADDREG:21:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(12));

-- Location: FF_X47_Y51_N29
\registerFile_inst|GEN_ADDREG:17:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(12));

-- Location: LCCOMB_X47_Y51_N28
\registerFile_inst|U2|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(12),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(12),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux19~2_combout\);

-- Location: FF_X51_Y53_N15
\registerFile_inst|GEN_ADDREG:29:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(12));

-- Location: FF_X51_Y53_N13
\registerFile_inst|GEN_ADDREG:25:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(12));

-- Location: LCCOMB_X51_Y53_N14
\registerFile_inst|U2|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~3_combout\ = (\registerFile_inst|U2|Mux19~2_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux19~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux19~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(12),
	combout => \registerFile_inst|U2|Mux19~3_combout\);

-- Location: FF_X57_Y52_N27
\registerFile_inst|GEN_ADDREG:24:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(12));

-- Location: FF_X57_Y52_N21
\registerFile_inst|GEN_ADDREG:16:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(12));

-- Location: LCCOMB_X57_Y52_N20
\registerFile_inst|U2|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(12),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(12),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux19~4_combout\);

-- Location: FF_X49_Y46_N31
\registerFile_inst|GEN_ADDREG:28:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(12));

-- Location: FF_X49_Y46_N29
\registerFile_inst|GEN_ADDREG:20:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(12));

-- Location: LCCOMB_X49_Y46_N30
\registerFile_inst|U2|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~5_combout\ = (\registerFile_inst|U2|Mux19~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux19~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux19~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(12),
	combout => \registerFile_inst|U2|Mux19~5_combout\);

-- Location: LCCOMB_X51_Y53_N24
\registerFile_inst|U2|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|U2|Mux19~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux19~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|U2|Mux19~5_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux19~6_combout\);

-- Location: LCCOMB_X55_Y51_N2
\registerFile_inst|U2|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~9_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux19~6_combout\ & (\registerFile_inst|U2|Mux19~8_combout\)) # (!\registerFile_inst|U2|Mux19~6_combout\ & 
-- ((\registerFile_inst|U2|Mux19~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux19~8_combout\,
	datab => \registerFile_inst|U2|Mux19~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux19~6_combout\,
	combout => \registerFile_inst|U2|Mux19~9_combout\);

-- Location: LCCOMB_X62_Y47_N22
\registerFile_inst|U2|Mux19~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux19~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux19~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux19~19_combout\,
	datad => \registerFile_inst|U2|Mux19~9_combout\,
	combout => \registerFile_inst|U2|Mux19~20_combout\);

-- Location: FF_X62_Y47_N23
\instructionDecode_Excecution|readData1OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(12));

-- Location: LCCOMB_X65_Y47_N6
\MUX2|mux_out[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[11]~20_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(0)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|readData2OUT\(11),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(0),
	combout => \MUX2|mux_out[11]~20_combout\);

-- Location: LCCOMB_X65_Y47_N0
\ALU_inst|Add0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~35_combout\ = \MUX2|mux_out[11]~20_combout\ $ (((\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[11]~20_combout\,
	datab => \ALUControl_inst|Operation~9_combout\,
	datac => \ALUControl_inst|Operation~7_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~35_combout\);

-- Location: FF_X58_Y46_N5
\registerFile_inst|GEN_ADDREG:8:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(11));

-- Location: FF_X58_Y46_N11
\registerFile_inst|GEN_ADDREG:10:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(11));

-- Location: LCCOMB_X58_Y46_N4
\registerFile_inst|U2|Mux20~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(11),
	combout => \registerFile_inst|U2|Mux20~12_combout\);

-- Location: FF_X51_Y45_N11
\registerFile_inst|GEN_ADDREG:11:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(11));

-- Location: FF_X51_Y45_N1
\registerFile_inst|GEN_ADDREG:9:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(11));

-- Location: LCCOMB_X51_Y45_N10
\registerFile_inst|U2|Mux20~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux20~12_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(11))) # (!\registerFile_inst|U2|Mux20~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(11)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux20~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(11),
	combout => \registerFile_inst|U2|Mux20~13_combout\);

-- Location: FF_X55_Y43_N19
\registerFile_inst|GEN_ADDREG:0:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(11));

-- Location: FF_X55_Y43_N1
\registerFile_inst|GEN_ADDREG:2:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(11));

-- Location: LCCOMB_X55_Y43_N18
\registerFile_inst|U2|Mux20~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(11),
	combout => \registerFile_inst|U2|Mux20~14_combout\);

-- Location: FF_X52_Y43_N19
\registerFile_inst|GEN_ADDREG:1:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(11));

-- Location: FF_X52_Y43_N13
\registerFile_inst|GEN_ADDREG:3:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(11));

-- Location: LCCOMB_X52_Y43_N12
\registerFile_inst|U2|Mux20~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~15_combout\ = (\registerFile_inst|U2|Mux20~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(11)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux20~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(11) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux20~14_combout\,
	datab => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(11),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux20~15_combout\);

-- Location: LCCOMB_X52_Y46_N30
\registerFile_inst|U2|Mux20~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|U2|Mux20~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux20~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux20~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux20~15_combout\,
	combout => \registerFile_inst|U2|Mux20~16_combout\);

-- Location: FF_X50_Y49_N11
\registerFile_inst|GEN_ADDREG:7:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(11));

-- Location: FF_X62_Y52_N17
\registerFile_inst|GEN_ADDREG:5:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(11));

-- Location: FF_X62_Y52_N27
\registerFile_inst|GEN_ADDREG:4:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(11));

-- Location: LCCOMB_X62_Y52_N26
\registerFile_inst|U2|Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(11))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(11),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux20~10_combout\);

-- Location: FF_X50_Y49_N17
\registerFile_inst|GEN_ADDREG:6:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(11));

-- Location: LCCOMB_X50_Y49_N16
\registerFile_inst|U2|Mux20~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~11_combout\ = (\registerFile_inst|U2|Mux20~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(11)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux20~10_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(11) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(11),
	datab => \registerFile_inst|U2|Mux20~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux20~11_combout\);

-- Location: FF_X59_Y41_N19
\registerFile_inst|GEN_ADDREG:12:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(11));

-- Location: FF_X59_Y41_N17
\registerFile_inst|GEN_ADDREG:13:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(11));

-- Location: LCCOMB_X59_Y41_N18
\registerFile_inst|U2|Mux20~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(11)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(11),
	combout => \registerFile_inst|U2|Mux20~17_combout\);

-- Location: FF_X56_Y43_N1
\registerFile_inst|GEN_ADDREG:14:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(11));

-- Location: LCCOMB_X56_Y43_N18
\registerFile_inst|GEN_ADDREG:15:REGX|Q[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[11]~feeder_combout\ = \MUX3|mux_out[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX3|mux_out[11]~11_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[11]~feeder_combout\);

-- Location: FF_X56_Y43_N19
\registerFile_inst|GEN_ADDREG:15:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[11]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(11));

-- Location: LCCOMB_X56_Y43_N0
\registerFile_inst|U2|Mux20~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux20~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(11)))) # (!\registerFile_inst|U2|Mux20~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux20~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux20~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(11),
	combout => \registerFile_inst|U2|Mux20~18_combout\);

-- Location: LCCOMB_X52_Y46_N24
\registerFile_inst|U2|Mux20~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~19_combout\ = (\registerFile_inst|U2|Mux20~16_combout\ & (((\registerFile_inst|U2|Mux20~18_combout\)) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux20~16_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux20~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux20~16_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux20~11_combout\,
	datad => \registerFile_inst|U2|Mux20~18_combout\,
	combout => \registerFile_inst|U2|Mux20~19_combout\);

-- Location: FF_X51_Y52_N23
\registerFile_inst|GEN_ADDREG:18:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(11));

-- Location: FF_X51_Y52_N13
\registerFile_inst|GEN_ADDREG:22:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(11));

-- Location: LCCOMB_X51_Y52_N22
\registerFile_inst|U2|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(11)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(11),
	combout => \registerFile_inst|U2|Mux20~2_combout\);

-- Location: FF_X51_Y51_N9
\registerFile_inst|GEN_ADDREG:26:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(11));

-- Location: LCCOMB_X51_Y51_N26
\registerFile_inst|U2|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~3_combout\ = (\registerFile_inst|U2|Mux20~2_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(11)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux20~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(11) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux20~2_combout\,
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(11),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux20~3_combout\);

-- Location: FF_X52_Y44_N23
\registerFile_inst|GEN_ADDREG:24:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(11));

-- Location: FF_X52_Y44_N25
\registerFile_inst|GEN_ADDREG:28:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(11));

-- Location: FF_X55_Y41_N3
\registerFile_inst|GEN_ADDREG:16:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(11));

-- Location: FF_X55_Y41_N1
\registerFile_inst|GEN_ADDREG:20:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(11));

-- Location: LCCOMB_X55_Y41_N2
\registerFile_inst|U2|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(11)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(11),
	combout => \registerFile_inst|U2|Mux20~4_combout\);

-- Location: LCCOMB_X52_Y44_N24
\registerFile_inst|U2|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux20~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(11)))) # (!\registerFile_inst|U2|Mux20~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(11),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(11),
	datad => \registerFile_inst|U2|Mux20~4_combout\,
	combout => \registerFile_inst|U2|Mux20~5_combout\);

-- Location: LCCOMB_X51_Y42_N6
\registerFile_inst|U2|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux20~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux20~3_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux20~5_combout\,
	combout => \registerFile_inst|U2|Mux20~6_combout\);

-- Location: FF_X50_Y47_N13
\registerFile_inst|GEN_ADDREG:17:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(11));

-- Location: FF_X50_Y47_N19
\registerFile_inst|GEN_ADDREG:25:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(11));

-- Location: LCCOMB_X50_Y47_N12
\registerFile_inst|U2|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(11)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(11),
	combout => \registerFile_inst|U2|Mux20~0_combout\);

-- Location: FF_X52_Y46_N7
\registerFile_inst|GEN_ADDREG:21:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(11));

-- Location: FF_X52_Y46_N1
\registerFile_inst|GEN_ADDREG:29:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(11));

-- Location: LCCOMB_X52_Y46_N6
\registerFile_inst|U2|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~1_combout\ = (\registerFile_inst|U2|Mux20~0_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(11))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux20~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux20~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(11),
	combout => \registerFile_inst|U2|Mux20~1_combout\);

-- Location: FF_X55_Y50_N29
\registerFile_inst|GEN_ADDREG:23:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(11));

-- Location: FF_X55_Y50_N15
\registerFile_inst|GEN_ADDREG:31:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(11));

-- Location: FF_X54_Y50_N23
\registerFile_inst|GEN_ADDREG:27:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(11));

-- Location: FF_X54_Y50_N1
\registerFile_inst|GEN_ADDREG:19:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(11));

-- Location: LCCOMB_X54_Y50_N0
\registerFile_inst|U2|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(11))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(11),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux20~7_combout\);

-- Location: LCCOMB_X55_Y50_N14
\registerFile_inst|U2|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~8_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux20~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(11)))) # (!\registerFile_inst|U2|Mux20~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(11),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(11),
	datad => \registerFile_inst|U2|Mux20~7_combout\,
	combout => \registerFile_inst|U2|Mux20~8_combout\);

-- Location: LCCOMB_X56_Y40_N0
\registerFile_inst|U2|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~9_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux20~6_combout\ & ((\registerFile_inst|U2|Mux20~8_combout\))) # (!\registerFile_inst|U2|Mux20~6_combout\ & 
-- (\registerFile_inst|U2|Mux20~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux20~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux20~6_combout\,
	datac => \registerFile_inst|U2|Mux20~1_combout\,
	datad => \registerFile_inst|U2|Mux20~8_combout\,
	combout => \registerFile_inst|U2|Mux20~9_combout\);

-- Location: LCCOMB_X56_Y40_N16
\registerFile_inst|U2|Mux20~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux20~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux20~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux20~19_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(25),
	datad => \registerFile_inst|U2|Mux20~9_combout\,
	combout => \registerFile_inst|U2|Mux20~20_combout\);

-- Location: FF_X56_Y40_N17
\instructionDecode_Excecution|readData1OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux20~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(11));

-- Location: FF_X62_Y44_N29
\instructionDecode_Excecution|signExtendOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionFetch_Decode|instructionOUT\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|signExtendOUT\(10));

-- Location: LCCOMB_X62_Y44_N14
\MUX2|mux_out[10]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[10]~21_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(10)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(10),
	datad => \instructionDecode_Excecution|signExtendOUT\(10),
	combout => \MUX2|mux_out[10]~21_combout\);

-- Location: LCCOMB_X62_Y44_N22
\ALU_inst|Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~32_combout\ = \MUX2|mux_out[10]~21_combout\ $ (((\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~9_combout\,
	datab => \ALUControl_inst|Operation~7_combout\,
	datac => \MUX2|mux_out[10]~21_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~32_combout\);

-- Location: FF_X58_Y43_N31
\registerFile_inst|GEN_ADDREG:9:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(10));

-- Location: FF_X58_Y43_N1
\registerFile_inst|GEN_ADDREG:8:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(10));

-- Location: LCCOMB_X58_Y43_N0
\registerFile_inst|U2|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(10)) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(10) & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(10),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux21~10_combout\);

-- Location: FF_X58_Y47_N1
\registerFile_inst|GEN_ADDREG:10:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(10));

-- Location: FF_X58_Y47_N3
\registerFile_inst|GEN_ADDREG:11:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(10));

-- Location: LCCOMB_X58_Y47_N0
\registerFile_inst|U2|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux21~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(10)))) # (!\registerFile_inst|U2|Mux21~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(10))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux21~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux21~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(10),
	combout => \registerFile_inst|U2|Mux21~11_combout\);

-- Location: FF_X54_Y47_N27
\registerFile_inst|GEN_ADDREG:0:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(10));

-- Location: FF_X54_Y47_N17
\registerFile_inst|GEN_ADDREG:1:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(10));

-- Location: LCCOMB_X54_Y47_N26
\registerFile_inst|U2|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(10))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(10),
	combout => \registerFile_inst|U2|Mux21~14_combout\);

-- Location: FF_X57_Y51_N31
\registerFile_inst|GEN_ADDREG:3:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(10));

-- Location: FF_X57_Y51_N21
\registerFile_inst|GEN_ADDREG:2:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(10));

-- Location: LCCOMB_X57_Y51_N30
\registerFile_inst|U2|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux21~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(10))) # (!\registerFile_inst|U2|Mux21~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(10)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux21~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux21~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(10),
	combout => \registerFile_inst|U2|Mux21~15_combout\);

-- Location: FF_X60_Y52_N21
\registerFile_inst|GEN_ADDREG:5:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(10));

-- Location: FF_X60_Y52_N15
\registerFile_inst|GEN_ADDREG:7:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(10));

-- Location: FF_X61_Y52_N17
\registerFile_inst|GEN_ADDREG:6:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(10));

-- Location: FF_X61_Y52_N19
\registerFile_inst|GEN_ADDREG:4:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(10));

-- Location: LCCOMB_X61_Y52_N18
\registerFile_inst|U2|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(10)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(10) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux21~12_combout\);

-- Location: LCCOMB_X60_Y52_N14
\registerFile_inst|U2|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux21~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(10)))) # (!\registerFile_inst|U2|Mux21~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(10))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(10),
	datad => \registerFile_inst|U2|Mux21~12_combout\,
	combout => \registerFile_inst|U2|Mux21~13_combout\);

-- Location: LCCOMB_X58_Y47_N28
\registerFile_inst|U2|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|U2|Mux21~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux21~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux21~13_combout\,
	combout => \registerFile_inst|U2|Mux21~16_combout\);

-- Location: FF_X58_Y48_N31
\registerFile_inst|GEN_ADDREG:12:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(10));

-- Location: LCCOMB_X58_Y48_N30
\registerFile_inst|U2|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(10)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(10),
	combout => \registerFile_inst|U2|Mux21~17_combout\);

-- Location: FF_X57_Y47_N23
\registerFile_inst|GEN_ADDREG:15:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[10]~10_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(10));

-- Location: FF_X57_Y48_N15
\registerFile_inst|GEN_ADDREG:13:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(10));

-- Location: LCCOMB_X57_Y48_N14
\registerFile_inst|U2|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~18_combout\ = (\registerFile_inst|U2|Mux21~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(10)) # ((!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux21~17_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(10) & \instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux21~17_combout\,
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux21~18_combout\);

-- Location: LCCOMB_X58_Y47_N30
\registerFile_inst|U2|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~19_combout\ = (\registerFile_inst|U2|Mux21~16_combout\ & (((\registerFile_inst|U2|Mux21~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux21~16_combout\ & 
-- (\registerFile_inst|U2|Mux21~11_combout\ & (\instructionFetch_Decode|instructionOUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux21~11_combout\,
	datab => \registerFile_inst|U2|Mux21~16_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux21~18_combout\,
	combout => \registerFile_inst|U2|Mux21~19_combout\);

-- Location: FF_X59_Y51_N31
\registerFile_inst|GEN_ADDREG:27:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(10));

-- Location: FF_X59_Y49_N3
\registerFile_inst|GEN_ADDREG:19:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(10));

-- Location: FF_X59_Y49_N17
\registerFile_inst|GEN_ADDREG:23:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(10));

-- Location: LCCOMB_X59_Y49_N2
\registerFile_inst|U2|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(10))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(10),
	combout => \registerFile_inst|U2|Mux21~7_combout\);

-- Location: FF_X59_Y51_N1
\registerFile_inst|GEN_ADDREG:31:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(10));

-- Location: LCCOMB_X59_Y51_N0
\registerFile_inst|U2|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~8_combout\ = (\registerFile_inst|U2|Mux21~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(10)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux21~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(10) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(10),
	datab => \registerFile_inst|U2|Mux21~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux21~8_combout\);

-- Location: FF_X49_Y48_N29
\registerFile_inst|GEN_ADDREG:26:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(10));

-- Location: FF_X49_Y48_N31
\registerFile_inst|GEN_ADDREG:18:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(10));

-- Location: LCCOMB_X49_Y48_N30
\registerFile_inst|U2|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(10))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux21~0_combout\);

-- Location: FF_X49_Y52_N5
\registerFile_inst|GEN_ADDREG:30:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(10));

-- Location: FF_X49_Y52_N19
\registerFile_inst|GEN_ADDREG:22:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(10));

-- Location: LCCOMB_X49_Y52_N18
\registerFile_inst|U2|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~1_combout\ = (\registerFile_inst|U2|Mux21~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(10)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux21~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(10) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux21~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux21~1_combout\);

-- Location: FF_X57_Y52_N15
\registerFile_inst|GEN_ADDREG:24:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(10));

-- Location: FF_X57_Y52_N1
\registerFile_inst|GEN_ADDREG:16:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(10));

-- Location: LCCOMB_X57_Y52_N0
\registerFile_inst|U2|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(10))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux21~4_combout\);

-- Location: FF_X58_Y52_N27
\registerFile_inst|GEN_ADDREG:28:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(10));

-- Location: FF_X58_Y52_N1
\registerFile_inst|GEN_ADDREG:20:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(10));

-- Location: LCCOMB_X58_Y52_N26
\registerFile_inst|U2|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~5_combout\ = (\registerFile_inst|U2|Mux21~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(10))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux21~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux21~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(10),
	combout => \registerFile_inst|U2|Mux21~5_combout\);

-- Location: FF_X54_Y48_N7
\registerFile_inst|GEN_ADDREG:21:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(10));

-- Location: FF_X54_Y48_N17
\registerFile_inst|GEN_ADDREG:17:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(10));

-- Location: LCCOMB_X54_Y48_N16
\registerFile_inst|U2|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(10)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(10) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(10),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux21~2_combout\);

-- Location: FF_X49_Y50_N19
\registerFile_inst|GEN_ADDREG:29:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(10));

-- Location: FF_X49_Y50_N1
\registerFile_inst|GEN_ADDREG:25:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(10));

-- Location: LCCOMB_X49_Y50_N18
\registerFile_inst|U2|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~3_combout\ = (\registerFile_inst|U2|Mux21~2_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(10))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux21~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux21~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(10),
	combout => \registerFile_inst|U2|Mux21~3_combout\);

-- Location: LCCOMB_X49_Y49_N12
\registerFile_inst|U2|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|U2|Mux21~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux21~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \registerFile_inst|U2|Mux21~3_combout\,
	combout => \registerFile_inst|U2|Mux21~6_combout\);

-- Location: LCCOMB_X60_Y49_N6
\registerFile_inst|U2|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~9_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux21~6_combout\ & (\registerFile_inst|U2|Mux21~8_combout\)) # (!\registerFile_inst|U2|Mux21~6_combout\ & 
-- ((\registerFile_inst|U2|Mux21~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux21~8_combout\,
	datac => \registerFile_inst|U2|Mux21~1_combout\,
	datad => \registerFile_inst|U2|Mux21~6_combout\,
	combout => \registerFile_inst|U2|Mux21~9_combout\);

-- Location: LCCOMB_X60_Y49_N12
\registerFile_inst|U2|Mux21~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux21~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux21~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux21~19_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(25),
	datad => \registerFile_inst|U2|Mux21~9_combout\,
	combout => \registerFile_inst|U2|Mux21~20_combout\);

-- Location: FF_X60_Y49_N13
\instructionDecode_Excecution|readData1OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux21~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(10));

-- Location: LCCOMB_X63_Y46_N6
\ALU_inst|Add0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~33_combout\ = (\ALU_inst|Add0~32_combout\ & ((\instructionDecode_Excecution|readData1OUT\(10) & (\ALU_inst|Add0~31\ & VCC)) # (!\instructionDecode_Excecution|readData1OUT\(10) & (!\ALU_inst|Add0~31\)))) # (!\ALU_inst|Add0~32_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(10) & (!\ALU_inst|Add0~31\)) # (!\instructionDecode_Excecution|readData1OUT\(10) & ((\ALU_inst|Add0~31\) # (GND)))))
-- \ALU_inst|Add0~34\ = CARRY((\ALU_inst|Add0~32_combout\ & (!\instructionDecode_Excecution|readData1OUT\(10) & !\ALU_inst|Add0~31\)) # (!\ALU_inst|Add0~32_combout\ & ((!\ALU_inst|Add0~31\) # (!\instructionDecode_Excecution|readData1OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~32_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(10),
	datad => VCC,
	cin => \ALU_inst|Add0~31\,
	combout => \ALU_inst|Add0~33_combout\,
	cout => \ALU_inst|Add0~34\);

-- Location: LCCOMB_X63_Y46_N8
\ALU_inst|Add0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~36_combout\ = ((\ALU_inst|Add0~35_combout\ $ (\instructionDecode_Excecution|readData1OUT\(11) $ (!\ALU_inst|Add0~34\)))) # (GND)
-- \ALU_inst|Add0~37\ = CARRY((\ALU_inst|Add0~35_combout\ & ((\instructionDecode_Excecution|readData1OUT\(11)) # (!\ALU_inst|Add0~34\))) # (!\ALU_inst|Add0~35_combout\ & (\instructionDecode_Excecution|readData1OUT\(11) & !\ALU_inst|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~35_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(11),
	datad => VCC,
	cin => \ALU_inst|Add0~34\,
	combout => \ALU_inst|Add0~36_combout\,
	cout => \ALU_inst|Add0~37\);

-- Location: LCCOMB_X63_Y46_N10
\ALU_inst|Add0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~39_combout\ = (\ALU_inst|Add0~38_combout\ & ((\instructionDecode_Excecution|readData1OUT\(12) & (\ALU_inst|Add0~37\ & VCC)) # (!\instructionDecode_Excecution|readData1OUT\(12) & (!\ALU_inst|Add0~37\)))) # (!\ALU_inst|Add0~38_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(12) & (!\ALU_inst|Add0~37\)) # (!\instructionDecode_Excecution|readData1OUT\(12) & ((\ALU_inst|Add0~37\) # (GND)))))
-- \ALU_inst|Add0~40\ = CARRY((\ALU_inst|Add0~38_combout\ & (!\instructionDecode_Excecution|readData1OUT\(12) & !\ALU_inst|Add0~37\)) # (!\ALU_inst|Add0~38_combout\ & ((!\ALU_inst|Add0~37\) # (!\instructionDecode_Excecution|readData1OUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~38_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(12),
	datad => VCC,
	cin => \ALU_inst|Add0~37\,
	combout => \ALU_inst|Add0~39_combout\,
	cout => \ALU_inst|Add0~40\);

-- Location: LCCOMB_X63_Y46_N12
\ALU_inst|Add0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~42_combout\ = ((\ALU_inst|Add0~41_combout\ $ (\instructionDecode_Excecution|readData1OUT\(13) $ (!\ALU_inst|Add0~40\)))) # (GND)
-- \ALU_inst|Add0~43\ = CARRY((\ALU_inst|Add0~41_combout\ & ((\instructionDecode_Excecution|readData1OUT\(13)) # (!\ALU_inst|Add0~40\))) # (!\ALU_inst|Add0~41_combout\ & (\instructionDecode_Excecution|readData1OUT\(13) & !\ALU_inst|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~41_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(13),
	datad => VCC,
	cin => \ALU_inst|Add0~40\,
	combout => \ALU_inst|Add0~42_combout\,
	cout => \ALU_inst|Add0~43\);

-- Location: LCCOMB_X63_Y49_N10
\ALU_inst|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux18~2_combout\ = (\ALU_inst|Mux3~3_combout\ & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(2)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(13),
	datab => \ALU_inst|Mux3~3_combout\,
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(2),
	combout => \ALU_inst|Mux18~2_combout\);

-- Location: LCCOMB_X63_Y49_N4
\ALU_inst|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux18~3_combout\ = (\instructionDecode_Excecution|readData1OUT\(13) & \ALU_inst|Mux18~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|readData1OUT\(13),
	datad => \ALU_inst|Mux18~2_combout\,
	combout => \ALU_inst|Mux18~3_combout\);

-- Location: LCCOMB_X63_Y49_N30
\ALU_inst|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux18~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (((!\instructionDecode_Excecution|readData1OUT\(13) & !\MUX2|mux_out[13]~18_combout\)))) # (!\ALU_inst|Mux3~2_combout\ & (\ALU_inst|Mux3~7_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(13)) # (\MUX2|mux_out[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(13),
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \MUX2|mux_out[13]~18_combout\,
	combout => \ALU_inst|Mux18~0_combout\);

-- Location: LCCOMB_X63_Y49_N0
\ALU_inst|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux18~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux18~0_combout\ & ((\ALU_inst|Mux3~4_combout\) # (!\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux3~4_combout\,
	datac => \ALU_inst|Mux18~0_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux18~1_combout\);

-- Location: LCCOMB_X63_Y49_N26
\ALU_inst|Mux18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux18~combout\ = (\ALU_inst|Mux18~1_combout\ & ((\ALU_inst|Add0~42_combout\) # ((!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux18~1_combout\ & (\ALU_inst|Mux18~3_combout\ & ((\ALU_inst|Add0~42_combout\) # (\ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~42_combout\,
	datab => \ALU_inst|Mux18~3_combout\,
	datac => \ALU_inst|Mux3~3_combout\,
	datad => \ALU_inst|Mux18~1_combout\,
	combout => \ALU_inst|Mux18~combout\);

-- Location: FF_X63_Y49_N27
\instructionExecution_Memory|ALUResultOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(13));

-- Location: FF_X63_Y49_N17
\instructionMemory_writeback|ALUResultOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|ALUResultOUT\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(13));

-- Location: LCCOMB_X57_Y45_N28
\MUX3|mux_out[13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[13]~13_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(13))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memToRegOUT~q\,
	datab => \instructionMemory_writeback|memReadDataOUT\(13),
	datad => \instructionMemory_writeback|ALUResultOUT\(13),
	combout => \MUX3|mux_out[13]~13_combout\);

-- Location: FF_X55_Y46_N15
\registerFile_inst|GEN_ADDREG:3:REGX|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[13]~13_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(13));

-- Location: LCCOMB_X55_Y43_N28
\registerFile_inst|U3|Mux18~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(13)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(13) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux18~14_combout\);

-- Location: LCCOMB_X54_Y46_N14
\registerFile_inst|U3|Mux18~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux18~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(13))) # (!\registerFile_inst|U3|Mux18~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(13)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(13),
	datad => \registerFile_inst|U3|Mux18~14_combout\,
	combout => \registerFile_inst|U3|Mux18~15_combout\);

-- Location: LCCOMB_X55_Y48_N20
\registerFile_inst|U3|Mux18~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(13)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux18~12_combout\);

-- Location: LCCOMB_X56_Y46_N22
\registerFile_inst|U3|Mux18~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~13_combout\ = (\registerFile_inst|U3|Mux18~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(13))) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux18~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux18~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(13),
	combout => \registerFile_inst|U3|Mux18~13_combout\);

-- Location: LCCOMB_X54_Y46_N8
\registerFile_inst|U3|Mux18~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18)) # (\registerFile_inst|U3|Mux18~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|U3|Mux18~15_combout\ & (!\instructionFetch_Decode|instructionOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux18~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux18~13_combout\,
	combout => \registerFile_inst|U3|Mux18~16_combout\);

-- Location: LCCOMB_X62_Y52_N28
\registerFile_inst|U3|Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~10_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(13)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux18~10_combout\);

-- Location: LCCOMB_X62_Y50_N8
\registerFile_inst|U3|Mux18~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux18~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(13)))) # (!\registerFile_inst|U3|Mux18~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:6:REGX|Q\(13))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(13),
	datad => \registerFile_inst|U3|Mux18~10_combout\,
	combout => \registerFile_inst|U3|Mux18~11_combout\);

-- Location: LCCOMB_X59_Y41_N28
\registerFile_inst|U3|Mux18~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(13)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux18~17_combout\);

-- Location: LCCOMB_X60_Y44_N0
\registerFile_inst|U3|Mux18~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~18_combout\ = (\registerFile_inst|U3|Mux18~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(13)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux18~17_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(17) & \registerFile_inst|GEN_ADDREG:14:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(13),
	datab => \registerFile_inst|U3|Mux18~17_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(13),
	combout => \registerFile_inst|U3|Mux18~18_combout\);

-- Location: LCCOMB_X63_Y49_N8
\registerFile_inst|U3|Mux18~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~19_combout\ = (\registerFile_inst|U3|Mux18~16_combout\ & (((\registerFile_inst|U3|Mux18~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux18~16_combout\ & 
-- (\registerFile_inst|U3|Mux18~11_combout\ & ((\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux18~16_combout\,
	datab => \registerFile_inst|U3|Mux18~11_combout\,
	datac => \registerFile_inst|U3|Mux18~18_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux18~19_combout\);

-- Location: LCCOMB_X57_Y44_N6
\registerFile_inst|U3|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(13)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(13),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux18~4_combout\);

-- Location: LCCOMB_X56_Y44_N16
\registerFile_inst|U3|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux18~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(13))) # (!\registerFile_inst|U3|Mux18~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(13)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(13),
	datad => \registerFile_inst|U3|Mux18~4_combout\,
	combout => \registerFile_inst|U3|Mux18~5_combout\);

-- Location: LCCOMB_X51_Y47_N16
\registerFile_inst|U3|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~2_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(13)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux18~2_combout\);

-- Location: LCCOMB_X51_Y51_N28
\registerFile_inst|U3|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~3_combout\ = (\registerFile_inst|U3|Mux18~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(13)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux18~2_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(13) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(13),
	datab => \registerFile_inst|U3|Mux18~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux18~3_combout\);

-- Location: LCCOMB_X55_Y48_N2
\registerFile_inst|U3|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|U3|Mux18~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux18~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux18~5_combout\,
	datad => \registerFile_inst|U3|Mux18~3_combout\,
	combout => \registerFile_inst|U3|Mux18~6_combout\);

-- Location: LCCOMB_X56_Y50_N28
\registerFile_inst|U3|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(13))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(13),
	combout => \registerFile_inst|U3|Mux18~7_combout\);

-- Location: LCCOMB_X57_Y50_N20
\registerFile_inst|U3|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux18~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(13))) # (!\registerFile_inst|U3|Mux18~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(13)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(13),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(13),
	datad => \registerFile_inst|U3|Mux18~7_combout\,
	combout => \registerFile_inst|U3|Mux18~8_combout\);

-- Location: LCCOMB_X51_Y50_N24
\registerFile_inst|U3|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(13)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(13),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(13),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux18~0_combout\);

-- Location: LCCOMB_X52_Y50_N18
\registerFile_inst|U3|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux18~0_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(13))) # (!\registerFile_inst|U3|Mux18~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(13)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux18~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(13),
	datad => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(13),
	combout => \registerFile_inst|U3|Mux18~1_combout\);

-- Location: LCCOMB_X63_Y49_N6
\registerFile_inst|U3|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux18~6_combout\ & (\registerFile_inst|U3|Mux18~8_combout\)) # (!\registerFile_inst|U3|Mux18~6_combout\ & 
-- ((\registerFile_inst|U3|Mux18~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|U3|Mux18~6_combout\,
	datac => \registerFile_inst|U3|Mux18~8_combout\,
	datad => \registerFile_inst|U3|Mux18~1_combout\,
	combout => \registerFile_inst|U3|Mux18~9_combout\);

-- Location: LCCOMB_X63_Y49_N22
\registerFile_inst|U3|Mux18~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux18~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux18~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U3|Mux18~19_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(20),
	datad => \registerFile_inst|U3|Mux18~9_combout\,
	combout => \registerFile_inst|U3|Mux18~20_combout\);

-- Location: FF_X63_Y49_N23
\instructionDecode_Excecution|readData2OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(13));

-- Location: FF_X63_Y49_N3
\instructionExecution_Memory|readData2OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(13));

-- Location: LCCOMB_X62_Y47_N6
\ALU_inst|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux19~2_combout\ = (\MUX2|mux_out[12]~19_combout\ & (\ALU_inst|Mux3~7_combout\)) # (!\MUX2|mux_out[12]~19_combout\ & ((\instructionDecode_Excecution|readData1OUT\(12) & (\ALU_inst|Mux3~7_combout\)) # 
-- (!\instructionDecode_Excecution|readData1OUT\(12) & ((\ALU_inst|Mux3~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \MUX2|mux_out[12]~19_combout\,
	datac => \instructionDecode_Excecution|readData1OUT\(12),
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux19~2_combout\);

-- Location: LCCOMB_X62_Y47_N10
\ALU_inst|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux19~4_combout\ = (\instructionDecode_Excecution|readData1OUT\(12)) # ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(1)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(12),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData1OUT\(12),
	datad => \instructionDecode_Excecution|rdOUT\(1),
	combout => \ALU_inst|Mux19~4_combout\);

-- Location: LCCOMB_X62_Y47_N12
\ALU_inst|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux19~3_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux19~2_combout\ & (\ALU_inst|Mux19~4_combout\ $ (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux19~2_combout\,
	datab => \ALU_inst|Mux19~4_combout\,
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux19~3_combout\);

-- Location: LCCOMB_X62_Y47_N14
\ALU_inst|ALU_result~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~8_combout\ = (\instructionDecode_Excecution|readData1OUT\(12) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(1)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(12),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData1OUT\(12),
	datad => \instructionDecode_Excecution|rdOUT\(1),
	combout => \ALU_inst|ALU_result~8_combout\);

-- Location: LCCOMB_X62_Y47_N30
\ALU_inst|Mux19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux19~combout\ = (\ALU_inst|Mux19~3_combout\ & (((\ALU_inst|Add0~39_combout\) # (!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux19~3_combout\ & (\ALU_inst|ALU_result~8_combout\ & ((\ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux19~3_combout\,
	datab => \ALU_inst|ALU_result~8_combout\,
	datac => \ALU_inst|Add0~39_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux19~combout\);

-- Location: FF_X62_Y47_N31
\instructionExecution_Memory|ALUResultOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(12));

-- Location: LCCOMB_X56_Y40_N2
\instructionMemory_writeback|ALUResultOUT[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[12]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionExecution_Memory|ALUResultOUT\(12),
	combout => \instructionMemory_writeback|ALUResultOUT[12]~feeder_combout\);

-- Location: FF_X56_Y40_N3
\instructionMemory_writeback|ALUResultOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(12));

-- Location: LCCOMB_X55_Y49_N16
\MUX3|mux_out[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[12]~12_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(12))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|memReadDataOUT\(12),
	datad => \instructionMemory_writeback|ALUResultOUT\(12),
	combout => \MUX3|mux_out[12]~12_combout\);

-- Location: FF_X49_Y49_N25
\registerFile_inst|GEN_ADDREG:9:REGX|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[12]~12_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(12));

-- Location: LCCOMB_X49_Y49_N24
\registerFile_inst|U3|Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~10_combout\);

-- Location: LCCOMB_X50_Y45_N14
\registerFile_inst|U3|Mux19~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux19~10_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(12))) # (!\registerFile_inst|U3|Mux19~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(12)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux19~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux19~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~11_combout\);

-- Location: LCCOMB_X57_Y49_N18
\registerFile_inst|U3|Mux19~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~17_combout\);

-- Location: LCCOMB_X51_Y49_N10
\registerFile_inst|U3|Mux19~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~18_combout\ = (\registerFile_inst|U3|Mux19~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(12)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux19~17_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(16) & \registerFile_inst|GEN_ADDREG:13:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(12),
	datab => \registerFile_inst|U3|Mux19~17_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~18_combout\);

-- Location: LCCOMB_X60_Y53_N4
\registerFile_inst|U3|Mux19~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(12)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(12),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(12),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux19~12_combout\);

-- Location: LCCOMB_X59_Y53_N22
\registerFile_inst|U3|Mux19~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux19~12_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(12))) # (!\registerFile_inst|U3|Mux19~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(12)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(12),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(12),
	datad => \registerFile_inst|U3|Mux19~12_combout\,
	combout => \registerFile_inst|U3|Mux19~13_combout\);

-- Location: LCCOMB_X52_Y51_N28
\registerFile_inst|U3|Mux19~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~14_combout\);

-- Location: LCCOMB_X57_Y51_N16
\registerFile_inst|U3|Mux19~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~15_combout\ = (\registerFile_inst|U3|Mux19~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux19~14_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux19~14_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~15_combout\);

-- Location: LCCOMB_X51_Y53_N28
\registerFile_inst|U3|Mux19~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|U3|Mux19~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux19~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux19~15_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux19~16_combout\);

-- Location: LCCOMB_X51_Y53_N22
\registerFile_inst|U3|Mux19~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux19~16_combout\ & ((\registerFile_inst|U3|Mux19~18_combout\))) # (!\registerFile_inst|U3|Mux19~16_combout\ & 
-- (\registerFile_inst|U3|Mux19~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux19~11_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux19~18_combout\,
	datad => \registerFile_inst|U3|Mux19~16_combout\,
	combout => \registerFile_inst|U3|Mux19~19_combout\);

-- Location: LCCOMB_X55_Y51_N30
\registerFile_inst|U3|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~7_combout\);

-- Location: LCCOMB_X59_Y51_N2
\registerFile_inst|U3|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~8_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux19~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(12)))) # (!\registerFile_inst|U3|Mux19~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux19~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux19~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~8_combout\);

-- Location: LCCOMB_X50_Y52_N12
\registerFile_inst|U3|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~0_combout\);

-- Location: LCCOMB_X50_Y52_N30
\registerFile_inst|U3|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~1_combout\ = (\registerFile_inst|U3|Mux19~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(12))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux19~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux19~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~1_combout\);

-- Location: LCCOMB_X57_Y52_N26
\registerFile_inst|U3|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~4_combout\);

-- Location: LCCOMB_X49_Y46_N28
\registerFile_inst|U3|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux19~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(12))) # (!\registerFile_inst|U3|Mux19~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(12)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(12),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(12),
	datad => \registerFile_inst|U3|Mux19~4_combout\,
	combout => \registerFile_inst|U3|Mux19~5_combout\);

-- Location: LCCOMB_X47_Y51_N10
\registerFile_inst|U3|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(12))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(12),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(12),
	combout => \registerFile_inst|U3|Mux19~2_combout\);

-- Location: LCCOMB_X51_Y53_N12
\registerFile_inst|U3|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~3_combout\ = (\registerFile_inst|U3|Mux19~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(12)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux19~2_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(12) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux19~2_combout\,
	datab => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(12),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(12),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux19~3_combout\);

-- Location: LCCOMB_X51_Y53_N8
\registerFile_inst|U3|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17)) # (\registerFile_inst|U3|Mux19~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|U3|Mux19~5_combout\ & (!\instructionFetch_Decode|instructionOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux19~5_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux19~3_combout\,
	combout => \registerFile_inst|U3|Mux19~6_combout\);

-- Location: LCCOMB_X51_Y53_N18
\registerFile_inst|U3|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux19~6_combout\ & (\registerFile_inst|U3|Mux19~8_combout\)) # (!\registerFile_inst|U3|Mux19~6_combout\ & 
-- ((\registerFile_inst|U3|Mux19~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux19~8_combout\,
	datab => \registerFile_inst|U3|Mux19~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux19~6_combout\,
	combout => \registerFile_inst|U3|Mux19~9_combout\);

-- Location: LCCOMB_X62_Y47_N26
\registerFile_inst|U3|Mux19~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux19~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux19~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U3|Mux19~19_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(20),
	datad => \registerFile_inst|U3|Mux19~9_combout\,
	combout => \registerFile_inst|U3|Mux19~20_combout\);

-- Location: FF_X62_Y47_N27
\instructionDecode_Excecution|readData2OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(12));

-- Location: FF_X62_Y47_N17
\instructionExecution_Memory|readData2OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(12));

-- Location: LCCOMB_X61_Y46_N22
\ALU_inst|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux20~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (!\instructionDecode_Excecution|readData1OUT\(11) & ((!\MUX2|mux_out[11]~20_combout\)))) # (!\ALU_inst|Mux3~2_combout\ & (\ALU_inst|Mux3~7_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(11)) # (\MUX2|mux_out[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(11),
	datab => \ALU_inst|Mux3~7_combout\,
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \MUX2|mux_out[11]~20_combout\,
	combout => \ALU_inst|Mux20~0_combout\);

-- Location: LCCOMB_X61_Y46_N0
\ALU_inst|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux20~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux20~0_combout\ & ((\ALU_inst|Mux3~4_combout\) # (!\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux3~4_combout\,
	datac => \ALU_inst|Mux20~0_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux20~1_combout\);

-- Location: LCCOMB_X65_Y47_N18
\ALU_inst|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux20~2_combout\ = (\instructionDecode_Excecution|readData1OUT\(11) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(0))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(11),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|rdOUT\(0),
	datad => \instructionDecode_Excecution|readData2OUT\(11),
	combout => \ALU_inst|Mux20~2_combout\);

-- Location: LCCOMB_X61_Y46_N12
\ALU_inst|Mux20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux20~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux20~1_combout\ & ((\ALU_inst|Add0~36_combout\))) # (!\ALU_inst|Mux20~1_combout\ & (\ALU_inst|Mux20~2_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (\ALU_inst|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|Mux20~1_combout\,
	datac => \ALU_inst|Mux20~2_combout\,
	datad => \ALU_inst|Add0~36_combout\,
	combout => \ALU_inst|Mux20~combout\);

-- Location: FF_X61_Y46_N13
\instructionExecution_Memory|ALUResultOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(11));

-- Location: LCCOMB_X54_Y46_N24
\instructionMemory_writeback|ALUResultOUT[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[11]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(11),
	combout => \instructionMemory_writeback|ALUResultOUT[11]~feeder_combout\);

-- Location: FF_X54_Y46_N25
\instructionMemory_writeback|ALUResultOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(11));

-- Location: LCCOMB_X55_Y47_N0
\MUX3|mux_out[11]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[11]~11_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(11))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|memReadDataOUT\(11),
	datad => \instructionMemory_writeback|ALUResultOUT\(11),
	combout => \MUX3|mux_out[11]~11_combout\);

-- Location: FF_X51_Y51_N27
\registerFile_inst|GEN_ADDREG:30:REGX|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[11]~11_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(11));

-- Location: LCCOMB_X51_Y52_N12
\registerFile_inst|U3|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~2_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(11)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(11),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux20~2_combout\);

-- Location: LCCOMB_X51_Y51_N8
\registerFile_inst|U3|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux20~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(11))) # (!\registerFile_inst|U3|Mux20~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(11)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(11),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(11),
	datad => \registerFile_inst|U3|Mux20~2_combout\,
	combout => \registerFile_inst|U3|Mux20~3_combout\);

-- Location: LCCOMB_X55_Y41_N0
\registerFile_inst|U3|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(11),
	combout => \registerFile_inst|U3|Mux20~4_combout\);

-- Location: LCCOMB_X52_Y44_N22
\registerFile_inst|U3|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux20~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(11)))) # (!\registerFile_inst|U3|Mux20~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux20~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux20~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(11),
	combout => \registerFile_inst|U3|Mux20~5_combout\);

-- Location: LCCOMB_X51_Y44_N14
\registerFile_inst|U3|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|U3|Mux20~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux20~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux20~5_combout\,
	combout => \registerFile_inst|U3|Mux20~6_combout\);

-- Location: LCCOMB_X50_Y47_N18
\registerFile_inst|U3|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(11))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(11),
	combout => \registerFile_inst|U3|Mux20~0_combout\);

-- Location: LCCOMB_X52_Y46_N0
\registerFile_inst|U3|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux20~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(11)))) # (!\registerFile_inst|U3|Mux20~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(11),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(11),
	datad => \registerFile_inst|U3|Mux20~0_combout\,
	combout => \registerFile_inst|U3|Mux20~1_combout\);

-- Location: LCCOMB_X54_Y50_N22
\registerFile_inst|U3|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(11),
	combout => \registerFile_inst|U3|Mux20~7_combout\);

-- Location: LCCOMB_X55_Y50_N28
\registerFile_inst|U3|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux20~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(11))) # (!\registerFile_inst|U3|Mux20~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(11)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(11),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(11),
	datad => \registerFile_inst|U3|Mux20~7_combout\,
	combout => \registerFile_inst|U3|Mux20~8_combout\);

-- Location: LCCOMB_X52_Y47_N0
\registerFile_inst|U3|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~9_combout\ = (\registerFile_inst|U3|Mux20~6_combout\ & (((\registerFile_inst|U3|Mux20~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux20~6_combout\ & 
-- (\registerFile_inst|U3|Mux20~1_combout\ & ((\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux20~6_combout\,
	datab => \registerFile_inst|U3|Mux20~1_combout\,
	datac => \registerFile_inst|U3|Mux20~8_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux20~9_combout\);

-- Location: LCCOMB_X58_Y46_N10
\registerFile_inst|U3|Mux20~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(11)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(11),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux20~12_combout\);

-- Location: LCCOMB_X51_Y45_N0
\registerFile_inst|U3|Mux20~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~13_combout\ = (\registerFile_inst|U3|Mux20~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(11)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux20~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(11) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(11),
	datab => \registerFile_inst|U3|Mux20~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux20~13_combout\);

-- Location: LCCOMB_X55_Y43_N0
\registerFile_inst|U3|Mux20~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(11))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(11),
	combout => \registerFile_inst|U3|Mux20~14_combout\);

-- Location: LCCOMB_X52_Y43_N18
\registerFile_inst|U3|Mux20~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~15_combout\ = (\registerFile_inst|U3|Mux20~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(11)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux20~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(11) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(11),
	datab => \registerFile_inst|U3|Mux20~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux20~15_combout\);

-- Location: LCCOMB_X52_Y46_N26
\registerFile_inst|U3|Mux20~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux20~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (((!\instructionFetch_Decode|instructionOUT\(18) & \registerFile_inst|U3|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux20~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux20~15_combout\,
	combout => \registerFile_inst|U3|Mux20~16_combout\);

-- Location: LCCOMB_X59_Y41_N16
\registerFile_inst|U3|Mux20~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(11)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(11),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(11),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux20~17_combout\);

-- Location: LCCOMB_X56_Y40_N14
\registerFile_inst|U3|Mux20~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~18_combout\ = (\registerFile_inst|U3|Mux20~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(11)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux20~17_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(17) & \registerFile_inst|GEN_ADDREG:14:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(11),
	datab => \registerFile_inst|U3|Mux20~17_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(11),
	combout => \registerFile_inst|U3|Mux20~18_combout\);

-- Location: LCCOMB_X62_Y52_N16
\registerFile_inst|U3|Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(11))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(11),
	combout => \registerFile_inst|U3|Mux20~10_combout\);

-- Location: LCCOMB_X50_Y49_N10
\registerFile_inst|U3|Mux20~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~11_combout\ = (\registerFile_inst|U3|Mux20~10_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(11))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux20~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux20~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(11),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(11),
	combout => \registerFile_inst|U3|Mux20~11_combout\);

-- Location: LCCOMB_X52_Y46_N20
\registerFile_inst|U3|Mux20~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~19_combout\ = (\registerFile_inst|U3|Mux20~16_combout\ & ((\registerFile_inst|U3|Mux20~18_combout\) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux20~16_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(18) & \registerFile_inst|U3|Mux20~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux20~16_combout\,
	datab => \registerFile_inst|U3|Mux20~18_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux20~11_combout\,
	combout => \registerFile_inst|U3|Mux20~19_combout\);

-- Location: LCCOMB_X65_Y47_N28
\registerFile_inst|U3|Mux20~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux20~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux20~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux20~9_combout\,
	datad => \registerFile_inst|U3|Mux20~19_combout\,
	combout => \registerFile_inst|U3|Mux20~20_combout\);

-- Location: FF_X65_Y47_N29
\instructionDecode_Excecution|readData2OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux20~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(11));

-- Location: FF_X60_Y47_N21
\instructionExecution_Memory|readData2OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(11));

-- Location: LCCOMB_X62_Y44_N28
\ALU_inst|ALU_result~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~7_combout\ = (\instructionDecode_Excecution|readData1OUT\(10) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(10)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(10),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|signExtendOUT\(10),
	datad => \instructionDecode_Excecution|readData1OUT\(10),
	combout => \ALU_inst|ALU_result~7_combout\);

-- Location: LCCOMB_X62_Y44_N8
\ALU_inst|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux21~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(10) & (((!\ALU_inst|Mux3~2_combout\)))) # (!\instructionDecode_Excecution|readData1OUT\(10) & ((\MUX2|mux_out[10]~21_combout\ & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\MUX2|mux_out[10]~21_combout\ & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~4_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(10),
	datac => \MUX2|mux_out[10]~21_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux21~0_combout\);

-- Location: LCCOMB_X62_Y44_N10
\ALU_inst|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux21~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux21~0_combout\ & ((\ALU_inst|Mux3~7_combout\) # (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \ALU_inst|Mux21~0_combout\,
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux21~1_combout\);

-- Location: LCCOMB_X62_Y44_N26
\ALU_inst|Mux21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux21~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux21~1_combout\ & ((\ALU_inst|Add0~33_combout\))) # (!\ALU_inst|Mux21~1_combout\ & (\ALU_inst|ALU_result~7_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|ALU_result~7_combout\,
	datab => \ALU_inst|Mux3~3_combout\,
	datac => \ALU_inst|Add0~33_combout\,
	datad => \ALU_inst|Mux21~1_combout\,
	combout => \ALU_inst|Mux21~combout\);

-- Location: FF_X62_Y44_N27
\instructionExecution_Memory|ALUResultOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(10));

-- Location: LCCOMB_X56_Y40_N24
\instructionMemory_writeback|ALUResultOUT[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[10]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(10),
	combout => \instructionMemory_writeback|ALUResultOUT[10]~feeder_combout\);

-- Location: FF_X56_Y40_N25
\instructionMemory_writeback|ALUResultOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(10));

-- Location: LCCOMB_X57_Y47_N22
\MUX3|mux_out[10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[10]~10_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(10))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memReadDataOUT\(10),
	datac => \instructionMemory_writeback|ALUResultOUT\(10),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[10]~10_combout\);

-- Location: FF_X58_Y48_N5
\registerFile_inst|GEN_ADDREG:14:REGX|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[10]~10_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(10));

-- Location: LCCOMB_X58_Y48_N4
\registerFile_inst|U3|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(10))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(10),
	combout => \registerFile_inst|U3|Mux21~17_combout\);

-- Location: LCCOMB_X57_Y48_N24
\registerFile_inst|U3|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~18_combout\ = (\registerFile_inst|U3|Mux21~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(10)) # (!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux21~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(10) & ((\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux21~17_combout\,
	datab => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux21~18_combout\);

-- Location: LCCOMB_X58_Y43_N30
\registerFile_inst|U3|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(10))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(10),
	combout => \registerFile_inst|U3|Mux21~10_combout\);

-- Location: LCCOMB_X58_Y47_N2
\registerFile_inst|U3|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~11_combout\ = (\registerFile_inst|U3|Mux21~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(10)) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux21~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(10) & ((\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux21~10_combout\,
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux21~11_combout\);

-- Location: LCCOMB_X61_Y52_N16
\registerFile_inst|U3|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(10)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(10) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux21~12_combout\);

-- Location: LCCOMB_X60_Y52_N20
\registerFile_inst|U3|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux21~12_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(10))) # (!\registerFile_inst|U3|Mux21~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(10)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(10),
	datad => \registerFile_inst|U3|Mux21~12_combout\,
	combout => \registerFile_inst|U3|Mux21~13_combout\);

-- Location: LCCOMB_X54_Y47_N16
\registerFile_inst|U3|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(10)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(10),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux21~14_combout\);

-- Location: LCCOMB_X57_Y51_N20
\registerFile_inst|U3|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~15_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux21~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(10))) # (!\registerFile_inst|U3|Mux21~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(10)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(10),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(10),
	datad => \registerFile_inst|U3|Mux21~14_combout\,
	combout => \registerFile_inst|U3|Mux21~15_combout\);

-- Location: LCCOMB_X54_Y48_N10
\registerFile_inst|U3|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux21~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (((!\instructionFetch_Decode|instructionOUT\(19) & \registerFile_inst|U3|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux21~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \registerFile_inst|U3|Mux21~15_combout\,
	combout => \registerFile_inst|U3|Mux21~16_combout\);

-- Location: LCCOMB_X54_Y48_N20
\registerFile_inst|U3|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux21~16_combout\ & (\registerFile_inst|U3|Mux21~18_combout\)) # (!\registerFile_inst|U3|Mux21~16_combout\ & 
-- ((\registerFile_inst|U3|Mux21~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux21~18_combout\,
	datac => \registerFile_inst|U3|Mux21~11_combout\,
	datad => \registerFile_inst|U3|Mux21~16_combout\,
	combout => \registerFile_inst|U3|Mux21~19_combout\);

-- Location: LCCOMB_X59_Y49_N16
\registerFile_inst|U3|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(10))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(10),
	combout => \registerFile_inst|U3|Mux21~7_combout\);

-- Location: LCCOMB_X59_Y51_N30
\registerFile_inst|U3|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~8_combout\ = (\registerFile_inst|U3|Mux21~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(10)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux21~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(10) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux21~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux21~8_combout\);

-- Location: LCCOMB_X49_Y48_N28
\registerFile_inst|U3|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(10)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(10) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(10),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux21~0_combout\);

-- Location: LCCOMB_X49_Y52_N4
\registerFile_inst|U3|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~1_combout\ = (\registerFile_inst|U3|Mux21~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(10))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux21~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux21~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(10),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(10),
	combout => \registerFile_inst|U3|Mux21~1_combout\);

-- Location: LCCOMB_X54_Y48_N6
\registerFile_inst|U3|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(10)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(10) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux21~2_combout\);

-- Location: LCCOMB_X49_Y50_N0
\registerFile_inst|U3|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux21~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(10))) # (!\registerFile_inst|U3|Mux21~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(10)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(10),
	datad => \registerFile_inst|U3|Mux21~2_combout\,
	combout => \registerFile_inst|U3|Mux21~3_combout\);

-- Location: LCCOMB_X57_Y52_N14
\registerFile_inst|U3|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(10)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(10) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(10),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(10),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux21~4_combout\);

-- Location: LCCOMB_X58_Y52_N0
\registerFile_inst|U3|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux21~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(10))) # (!\registerFile_inst|U3|Mux21~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(10)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(10),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(10),
	datad => \registerFile_inst|U3|Mux21~4_combout\,
	combout => \registerFile_inst|U3|Mux21~5_combout\);

-- Location: LCCOMB_X62_Y52_N12
\registerFile_inst|U3|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux21~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (((!\instructionFetch_Decode|instructionOUT\(17) & \registerFile_inst|U3|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|U3|Mux21~3_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux21~5_combout\,
	combout => \registerFile_inst|U3|Mux21~6_combout\);

-- Location: LCCOMB_X62_Y52_N6
\registerFile_inst|U3|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux21~6_combout\ & (\registerFile_inst|U3|Mux21~8_combout\)) # (!\registerFile_inst|U3|Mux21~6_combout\ & 
-- ((\registerFile_inst|U3|Mux21~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux21~8_combout\,
	datab => \registerFile_inst|U3|Mux21~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux21~6_combout\,
	combout => \registerFile_inst|U3|Mux21~9_combout\);

-- Location: LCCOMB_X61_Y45_N30
\registerFile_inst|U3|Mux21~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux21~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux21~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U3|Mux21~19_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(20),
	datad => \registerFile_inst|U3|Mux21~9_combout\,
	combout => \registerFile_inst|U3|Mux21~20_combout\);

-- Location: FF_X61_Y45_N31
\instructionDecode_Excecution|readData2OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux21~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(10));

-- Location: LCCOMB_X51_Y38_N24
\instructionExecution_Memory|readData2OUT[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[10]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(10),
	combout => \instructionExecution_Memory|readData2OUT[10]~feeder_combout\);

-- Location: FF_X51_Y38_N25
\instructionExecution_Memory|readData2OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(10));

-- Location: LCCOMB_X57_Y47_N12
\MUX3|mux_out[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[9]~9_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|memReadDataOUT\(9)))) # (!\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|ALUResultOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|ALUResultOUT\(9),
	datac => \instructionMemory_writeback|memReadDataOUT\(9),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[9]~9_combout\);

-- Location: FF_X57_Y45_N25
\registerFile_inst|GEN_ADDREG:15:REGX|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[9]~9_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(9));

-- Location: LCCOMB_X59_Y41_N20
\registerFile_inst|U3|Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(9),
	combout => \registerFile_inst|U3|Mux22~17_combout\);

-- Location: LCCOMB_X57_Y44_N14
\registerFile_inst|U3|Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux22~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(9))) # (!\registerFile_inst|U3|Mux22~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(9)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|U3|Mux22~17_combout\,
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(9),
	combout => \registerFile_inst|U3|Mux22~18_combout\);

-- Location: LCCOMB_X62_Y52_N0
\registerFile_inst|U3|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~10_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(9)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux22~10_combout\);

-- Location: LCCOMB_X62_Y50_N24
\registerFile_inst|U3|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux22~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(9)))) # (!\registerFile_inst|U3|Mux22~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:6:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(9),
	datad => \registerFile_inst|U3|Mux22~10_combout\,
	combout => \registerFile_inst|U3|Mux22~11_combout\);

-- Location: LCCOMB_X55_Y43_N4
\registerFile_inst|U3|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(9)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux22~14_combout\);

-- Location: LCCOMB_X52_Y43_N22
\registerFile_inst|U3|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~15_combout\ = (\registerFile_inst|U3|Mux22~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(9)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux22~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(9) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(9),
	datab => \registerFile_inst|U3|Mux22~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux22~15_combout\);

-- Location: LCCOMB_X58_Y46_N14
\registerFile_inst|U3|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(9))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(9),
	combout => \registerFile_inst|U3|Mux22~12_combout\);

-- Location: LCCOMB_X56_Y46_N16
\registerFile_inst|U3|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux22~12_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(9))) # (!\registerFile_inst|U3|Mux22~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(9)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(9),
	datad => \registerFile_inst|U3|Mux22~12_combout\,
	combout => \registerFile_inst|U3|Mux22~13_combout\);

-- Location: LCCOMB_X54_Y48_N22
\registerFile_inst|U3|Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18)) # (\registerFile_inst|U3|Mux22~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|U3|Mux22~15_combout\ & (!\instructionFetch_Decode|instructionOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux22~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux22~13_combout\,
	combout => \registerFile_inst|U3|Mux22~16_combout\);

-- Location: LCCOMB_X54_Y48_N8
\registerFile_inst|U3|Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~19_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux22~16_combout\ & (\registerFile_inst|U3|Mux22~18_combout\)) # (!\registerFile_inst|U3|Mux22~16_combout\ & 
-- ((\registerFile_inst|U3|Mux22~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux22~18_combout\,
	datab => \registerFile_inst|U3|Mux22~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux22~16_combout\,
	combout => \registerFile_inst|U3|Mux22~19_combout\);

-- Location: LCCOMB_X56_Y50_N8
\registerFile_inst|U3|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(9))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(9),
	combout => \registerFile_inst|U3|Mux22~7_combout\);

-- Location: LCCOMB_X57_Y50_N0
\registerFile_inst|U3|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux22~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(9))) # (!\registerFile_inst|U3|Mux22~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(9)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(9),
	datad => \registerFile_inst|U3|Mux22~7_combout\,
	combout => \registerFile_inst|U3|Mux22~8_combout\);

-- Location: LCCOMB_X51_Y50_N20
\registerFile_inst|U3|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(9)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(9),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux22~0_combout\);

-- Location: LCCOMB_X52_Y50_N14
\registerFile_inst|U3|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux22~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(9)))) # (!\registerFile_inst|U3|Mux22~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(9),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(9),
	datad => \registerFile_inst|U3|Mux22~0_combout\,
	combout => \registerFile_inst|U3|Mux22~1_combout\);

-- Location: LCCOMB_X51_Y47_N20
\registerFile_inst|U3|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(9))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(9),
	combout => \registerFile_inst|U3|Mux22~2_combout\);

-- Location: LCCOMB_X51_Y51_N4
\registerFile_inst|U3|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux22~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(9))) # (!\registerFile_inst|U3|Mux22~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(9)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(9),
	datad => \registerFile_inst|U3|Mux22~2_combout\,
	combout => \registerFile_inst|U3|Mux22~3_combout\);

-- Location: LCCOMB_X57_Y44_N26
\registerFile_inst|U3|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(9))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(9),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(9),
	combout => \registerFile_inst|U3|Mux22~4_combout\);

-- Location: LCCOMB_X56_Y44_N28
\registerFile_inst|U3|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux22~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(9))) # (!\registerFile_inst|U3|Mux22~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(9)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(9),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(9),
	datad => \registerFile_inst|U3|Mux22~4_combout\,
	combout => \registerFile_inst|U3|Mux22~5_combout\);

-- Location: LCCOMB_X62_Y50_N2
\registerFile_inst|U3|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|U3|Mux22~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux22~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|U3|Mux22~3_combout\,
	datad => \registerFile_inst|U3|Mux22~5_combout\,
	combout => \registerFile_inst|U3|Mux22~6_combout\);

-- Location: LCCOMB_X62_Y50_N20
\registerFile_inst|U3|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux22~6_combout\ & (\registerFile_inst|U3|Mux22~8_combout\)) # (!\registerFile_inst|U3|Mux22~6_combout\ & 
-- ((\registerFile_inst|U3|Mux22~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|U3|Mux22~8_combout\,
	datac => \registerFile_inst|U3|Mux22~1_combout\,
	datad => \registerFile_inst|U3|Mux22~6_combout\,
	combout => \registerFile_inst|U3|Mux22~9_combout\);

-- Location: LCCOMB_X62_Y44_N18
\registerFile_inst|U3|Mux22~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux22~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux22~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux22~19_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(20),
	datad => \registerFile_inst|U3|Mux22~9_combout\,
	combout => \registerFile_inst|U3|Mux22~20_combout\);

-- Location: FF_X62_Y44_N19
\instructionDecode_Excecution|readData2OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux22~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(9));

-- Location: LCCOMB_X52_Y41_N20
\instructionExecution_Memory|readData2OUT[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[9]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(9),
	combout => \instructionExecution_Memory|readData2OUT[9]~feeder_combout\);

-- Location: FF_X52_Y41_N21
\instructionExecution_Memory|readData2OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(9));

-- Location: LCCOMB_X59_Y48_N26
\ALU_inst|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux23~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(8) & (((!\ALU_inst|Mux3~2_combout\)))) # (!\instructionDecode_Excecution|readData1OUT\(8) & ((\MUX2|mux_out[8]~23_combout\ & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\MUX2|mux_out[8]~23_combout\ & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(8),
	datab => \ALU_inst|Mux3~4_combout\,
	datac => \MUX2|mux_out[8]~23_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux23~0_combout\);

-- Location: LCCOMB_X59_Y48_N12
\ALU_inst|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux23~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux23~0_combout\ & ((\ALU_inst|Mux3~7_combout\) # (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux23~0_combout\,
	datab => \ALU_inst|Mux3~7_combout\,
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux23~1_combout\);

-- Location: LCCOMB_X59_Y48_N6
\ALU_inst|ALU_result~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~5_combout\ = (\instructionDecode_Excecution|readData1OUT\(8) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(8))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|signExtendOUT\(8),
	datab => \instructionDecode_Excecution|readData2OUT\(8),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|readData1OUT\(8),
	combout => \ALU_inst|ALU_result~5_combout\);

-- Location: LCCOMB_X59_Y48_N2
\ALU_inst|Mux23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux23~combout\ = (\ALU_inst|Mux23~1_combout\ & ((\ALU_inst|Add0~27_combout\) # ((!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux23~1_combout\ & (((\ALU_inst|Mux3~3_combout\ & \ALU_inst|ALU_result~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux23~1_combout\,
	datab => \ALU_inst|Add0~27_combout\,
	datac => \ALU_inst|Mux3~3_combout\,
	datad => \ALU_inst|ALU_result~5_combout\,
	combout => \ALU_inst|Mux23~combout\);

-- Location: FF_X59_Y48_N3
\instructionExecution_Memory|ALUResultOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(8));

-- Location: LCCOMB_X57_Y45_N0
\instructionMemory_writeback|ALUResultOUT[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[8]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(8),
	combout => \instructionMemory_writeback|ALUResultOUT[8]~feeder_combout\);

-- Location: FF_X57_Y45_N1
\instructionMemory_writeback|ALUResultOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(8));

-- Location: LCCOMB_X57_Y45_N18
\MUX3|mux_out[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[8]~8_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(8))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memReadDataOUT\(8),
	datac => \instructionMemory_writeback|ALUResultOUT\(8),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[8]~8_combout\);

-- Location: FF_X56_Y49_N25
\registerFile_inst|GEN_ADDREG:31:REGX|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[8]~8_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(8));

-- Location: LCCOMB_X59_Y49_N28
\registerFile_inst|U3|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(8)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux23~7_combout\);

-- Location: LCCOMB_X56_Y49_N22
\registerFile_inst|U3|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~8_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux23~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(8))) # (!\registerFile_inst|U3|Mux23~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(8)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(8),
	datad => \registerFile_inst|U3|Mux23~7_combout\,
	combout => \registerFile_inst|U3|Mux23~8_combout\);

-- Location: LCCOMB_X51_Y46_N16
\registerFile_inst|U3|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(8)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(8) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux23~0_combout\);

-- Location: LCCOMB_X50_Y46_N6
\registerFile_inst|U3|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux23~0_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(8))) # (!\registerFile_inst|U3|Mux23~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(8)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux23~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(8),
	combout => \registerFile_inst|U3|Mux23~1_combout\);

-- Location: LCCOMB_X57_Y52_N2
\registerFile_inst|U3|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(8))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(8),
	combout => \registerFile_inst|U3|Mux23~4_combout\);

-- Location: LCCOMB_X56_Y52_N18
\registerFile_inst|U3|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux23~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(8))) # (!\registerFile_inst|U3|Mux23~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(8)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(8),
	datad => \registerFile_inst|U3|Mux23~4_combout\,
	combout => \registerFile_inst|U3|Mux23~5_combout\);

-- Location: LCCOMB_X54_Y48_N2
\registerFile_inst|U3|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(8)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(8) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux23~2_combout\);

-- Location: LCCOMB_X51_Y48_N24
\registerFile_inst|U3|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~3_combout\ = (\registerFile_inst|U3|Mux23~2_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(8))) # (!\instructionFetch_Decode|instructionOUT\(19)))) # (!\registerFile_inst|U3|Mux23~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux23~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(8),
	combout => \registerFile_inst|U3|Mux23~3_combout\);

-- Location: LCCOMB_X57_Y46_N12
\registerFile_inst|U3|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|U3|Mux23~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux23~5_combout\,
	datad => \registerFile_inst|U3|Mux23~3_combout\,
	combout => \registerFile_inst|U3|Mux23~6_combout\);

-- Location: LCCOMB_X58_Y46_N26
\registerFile_inst|U3|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux23~6_combout\ & (\registerFile_inst|U3|Mux23~8_combout\)) # (!\registerFile_inst|U3|Mux23~6_combout\ & 
-- ((\registerFile_inst|U3|Mux23~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux23~8_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|U3|Mux23~1_combout\,
	datad => \registerFile_inst|U3|Mux23~6_combout\,
	combout => \registerFile_inst|U3|Mux23~9_combout\);

-- Location: LCCOMB_X58_Y43_N26
\registerFile_inst|U3|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(8))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(8),
	combout => \registerFile_inst|U3|Mux23~10_combout\);

-- Location: LCCOMB_X55_Y46_N10
\registerFile_inst|U3|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~11_combout\ = (\registerFile_inst|U3|Mux23~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(8))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux23~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux23~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(8),
	combout => \registerFile_inst|U3|Mux23~11_combout\);

-- Location: LCCOMB_X58_Y48_N8
\registerFile_inst|U3|Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(8))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(8),
	combout => \registerFile_inst|U3|Mux23~17_combout\);

-- Location: LCCOMB_X58_Y51_N24
\registerFile_inst|U3|Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~18_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux23~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(8)))) # (!\registerFile_inst|U3|Mux23~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(8))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(8),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(8),
	datad => \registerFile_inst|U3|Mux23~17_combout\,
	combout => \registerFile_inst|U3|Mux23~18_combout\);

-- Location: LCCOMB_X54_Y47_N12
\registerFile_inst|U3|Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(8)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(8),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux23~14_combout\);

-- Location: LCCOMB_X57_Y51_N24
\registerFile_inst|U3|Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~15_combout\ = (\registerFile_inst|U3|Mux23~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(8))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux23~14_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux23~14_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(8),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(8),
	combout => \registerFile_inst|U3|Mux23~15_combout\);

-- Location: LCCOMB_X61_Y52_N20
\registerFile_inst|U3|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(8)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(8),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux23~12_combout\);

-- Location: LCCOMB_X60_Y52_N16
\registerFile_inst|U3|Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~13_combout\ = (\registerFile_inst|U3|Mux23~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(8)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux23~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(8) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux23~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(8),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(8),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux23~13_combout\);

-- Location: LCCOMB_X57_Y52_N30
\registerFile_inst|U3|Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|U3|Mux23~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux23~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux23~13_combout\,
	combout => \registerFile_inst|U3|Mux23~16_combout\);

-- Location: LCCOMB_X59_Y51_N18
\registerFile_inst|U3|Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~19_combout\ = (\registerFile_inst|U3|Mux23~16_combout\ & (((\registerFile_inst|U3|Mux23~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux23~16_combout\ & 
-- (\registerFile_inst|U3|Mux23~11_combout\ & ((\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux23~11_combout\,
	datab => \registerFile_inst|U3|Mux23~18_combout\,
	datac => \registerFile_inst|U3|Mux23~16_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux23~19_combout\);

-- Location: LCCOMB_X59_Y48_N20
\registerFile_inst|U3|Mux23~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux23~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux23~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U3|Mux23~9_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(20),
	datad => \registerFile_inst|U3|Mux23~19_combout\,
	combout => \registerFile_inst|U3|Mux23~20_combout\);

-- Location: FF_X59_Y48_N21
\instructionDecode_Excecution|readData2OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux23~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(8));

-- Location: LCCOMB_X64_Y47_N2
\instructionExecution_Memory|readData2OUT[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[8]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(8),
	combout => \instructionExecution_Memory|readData2OUT[8]~feeder_combout\);

-- Location: FF_X64_Y47_N3
\instructionExecution_Memory|readData2OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(8));

-- Location: LCCOMB_X58_Y53_N14
\MUX3|mux_out[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[7]~7_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|memReadDataOUT\(7)))) # (!\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|ALUResultOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|ALUResultOUT\(7),
	datad => \instructionMemory_writeback|memReadDataOUT\(7),
	combout => \MUX3|mux_out[7]~7_combout\);

-- Location: FF_X51_Y50_N17
\registerFile_inst|GEN_ADDREG:25:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[7]~7_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(7));

-- Location: LCCOMB_X51_Y50_N16
\registerFile_inst|U3|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~0_combout\);

-- Location: LCCOMB_X52_Y50_N2
\registerFile_inst|U3|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~1_combout\ = (\registerFile_inst|U3|Mux24~0_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(7))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux24~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux24~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~1_combout\);

-- Location: LCCOMB_X56_Y50_N12
\registerFile_inst|U3|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(7)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(7),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(7),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux24~7_combout\);

-- Location: LCCOMB_X57_Y50_N4
\registerFile_inst|U3|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux24~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(7))) # (!\registerFile_inst|U3|Mux24~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(7)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(7),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(7),
	datad => \registerFile_inst|U3|Mux24~7_combout\,
	combout => \registerFile_inst|U3|Mux24~8_combout\);

-- Location: LCCOMB_X57_Y44_N16
\registerFile_inst|U3|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(7))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~4_combout\);

-- Location: LCCOMB_X56_Y44_N8
\registerFile_inst|U3|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux24~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(7))) # (!\registerFile_inst|U3|Mux24~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(7)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(7),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(7),
	datad => \registerFile_inst|U3|Mux24~4_combout\,
	combout => \registerFile_inst|U3|Mux24~5_combout\);

-- Location: LCCOMB_X51_Y47_N24
\registerFile_inst|U3|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~2_combout\);

-- Location: LCCOMB_X51_Y46_N12
\registerFile_inst|U3|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux24~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(7))) # (!\registerFile_inst|U3|Mux24~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(7)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(7),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(7),
	datad => \registerFile_inst|U3|Mux24~2_combout\,
	combout => \registerFile_inst|U3|Mux24~3_combout\);

-- Location: LCCOMB_X58_Y46_N28
\registerFile_inst|U3|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|U3|Mux24~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|U3|Mux24~5_combout\,
	datad => \registerFile_inst|U3|Mux24~3_combout\,
	combout => \registerFile_inst|U3|Mux24~6_combout\);

-- Location: LCCOMB_X58_Y46_N30
\registerFile_inst|U3|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux24~6_combout\ & ((\registerFile_inst|U3|Mux24~8_combout\))) # (!\registerFile_inst|U3|Mux24~6_combout\ & 
-- (\registerFile_inst|U3|Mux24~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|U3|Mux24~1_combout\,
	datac => \registerFile_inst|U3|Mux24~8_combout\,
	datad => \registerFile_inst|U3|Mux24~6_combout\,
	combout => \registerFile_inst|U3|Mux24~9_combout\);

-- Location: LCCOMB_X47_Y49_N12
\registerFile_inst|U3|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~10_combout\);

-- Location: LCCOMB_X47_Y49_N30
\registerFile_inst|U3|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~11_combout\ = (\registerFile_inst|U3|Mux24~10_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(7))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux24~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux24~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~11_combout\);

-- Location: LCCOMB_X57_Y48_N12
\registerFile_inst|U3|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(7))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~17_combout\);

-- Location: LCCOMB_X57_Y46_N2
\registerFile_inst|U3|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux24~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(7)))) # (!\registerFile_inst|U3|Mux24~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(7))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux24~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux24~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~18_combout\);

-- Location: LCCOMB_X58_Y46_N24
\registerFile_inst|U3|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(7))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~12_combout\);

-- Location: LCCOMB_X51_Y45_N20
\registerFile_inst|U3|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~13_combout\ = (\registerFile_inst|U3|Mux24~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(7)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux24~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(7) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(7),
	datab => \registerFile_inst|U3|Mux24~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(7),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux24~13_combout\);

-- Location: LCCOMB_X55_Y43_N8
\registerFile_inst|U3|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(7))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~14_combout\);

-- Location: LCCOMB_X54_Y46_N10
\registerFile_inst|U3|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~15_combout\ = (\registerFile_inst|U3|Mux24~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(7))) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux24~14_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux24~14_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(7),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(7),
	combout => \registerFile_inst|U3|Mux24~15_combout\);

-- Location: LCCOMB_X54_Y45_N28
\registerFile_inst|U3|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|U3|Mux24~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux24~13_combout\,
	datad => \registerFile_inst|U3|Mux24~15_combout\,
	combout => \registerFile_inst|U3|Mux24~16_combout\);

-- Location: LCCOMB_X54_Y45_N30
\registerFile_inst|U3|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~19_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux24~16_combout\ & ((\registerFile_inst|U3|Mux24~18_combout\))) # (!\registerFile_inst|U3|Mux24~16_combout\ & 
-- (\registerFile_inst|U3|Mux24~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux24~11_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux24~18_combout\,
	datad => \registerFile_inst|U3|Mux24~16_combout\,
	combout => \registerFile_inst|U3|Mux24~19_combout\);

-- Location: LCCOMB_X61_Y45_N10
\registerFile_inst|U3|Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux24~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux24~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U3|Mux24~9_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(20),
	datad => \registerFile_inst|U3|Mux24~19_combout\,
	combout => \registerFile_inst|U3|Mux24~20_combout\);

-- Location: FF_X61_Y45_N11
\instructionDecode_Excecution|readData2OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux24~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(7));

-- Location: LCCOMB_X64_Y47_N26
\ALU_inst|ALU_result~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~4_combout\ = (\instructionDecode_Excecution|readData1OUT\(7) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(7)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(7),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|signExtendOUT\(7),
	datad => \instructionDecode_Excecution|readData1OUT\(7),
	combout => \ALU_inst|ALU_result~4_combout\);

-- Location: LCCOMB_X64_Y47_N22
\ALU_inst|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux24~0_combout\ = (\MUX2|mux_out[7]~24_combout\ & (((!\ALU_inst|Mux3~2_combout\)))) # (!\MUX2|mux_out[7]~24_combout\ & ((\instructionDecode_Excecution|readData1OUT\(7) & (!\ALU_inst|Mux3~2_combout\)) # 
-- (!\instructionDecode_Excecution|readData1OUT\(7) & (\ALU_inst|Mux3~2_combout\ & \ALU_inst|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[7]~24_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(7),
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux24~0_combout\);

-- Location: LCCOMB_X64_Y47_N16
\ALU_inst|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux24~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux24~0_combout\ & ((\ALU_inst|Mux3~2_combout\) # (\ALU_inst|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux3~7_combout\,
	datac => \ALU_inst|Mux24~0_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux24~1_combout\);

-- Location: LCCOMB_X64_Y47_N10
\ALU_inst|Mux24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux24~combout\ = (\ALU_inst|Mux24~1_combout\ & (((\ALU_inst|Add0~24_combout\) # (!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux24~1_combout\ & (\ALU_inst|ALU_result~4_combout\ & ((\ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|ALU_result~4_combout\,
	datab => \ALU_inst|Mux24~1_combout\,
	datac => \ALU_inst|Add0~24_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux24~combout\);

-- Location: FF_X64_Y47_N11
\instructionExecution_Memory|ALUResultOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux24~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(7));

-- Location: LCCOMB_X58_Y53_N16
\instructionMemory_writeback|ALUResultOUT[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[6]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(6),
	combout => \instructionMemory_writeback|ALUResultOUT[6]~feeder_combout\);

-- Location: FF_X58_Y53_N17
\instructionMemory_writeback|ALUResultOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(6));

-- Location: LCCOMB_X58_Y53_N26
\MUX3|mux_out[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[6]~6_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(6))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|memReadDataOUT\(6),
	datad => \instructionMemory_writeback|ALUResultOUT\(6),
	combout => \MUX3|mux_out[6]~6_combout\);

-- Location: FF_X50_Y46_N27
\registerFile_inst|GEN_ADDREG:30:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[6]~6_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(6));

-- Location: LCCOMB_X51_Y46_N0
\registerFile_inst|U2|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(6))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(6),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux25~0_combout\);

-- Location: LCCOMB_X50_Y46_N8
\registerFile_inst|U2|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~1_combout\ = (\registerFile_inst|U2|Mux25~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(6)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux25~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(6) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(6),
	datab => \registerFile_inst|U2|Mux25~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux25~1_combout\);

-- Location: LCCOMB_X59_Y49_N18
\registerFile_inst|U2|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(6),
	combout => \registerFile_inst|U2|Mux25~7_combout\);

-- Location: LCCOMB_X56_Y49_N20
\registerFile_inst|U2|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~8_combout\ = (\registerFile_inst|U2|Mux25~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(6)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux25~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(6) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(6),
	datab => \registerFile_inst|U2|Mux25~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux25~8_combout\);

-- Location: LCCOMB_X55_Y52_N20
\registerFile_inst|U2|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(6),
	combout => \registerFile_inst|U2|Mux25~4_combout\);

-- Location: LCCOMB_X56_Y52_N0
\registerFile_inst|U2|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~5_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux25~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(6)))) # (!\registerFile_inst|U2|Mux25~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(6),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(6),
	datad => \registerFile_inst|U2|Mux25~4_combout\,
	combout => \registerFile_inst|U2|Mux25~5_combout\);

-- Location: LCCOMB_X50_Y51_N0
\registerFile_inst|U2|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(6)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(6) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(6),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux25~2_combout\);

-- Location: LCCOMB_X51_Y48_N14
\registerFile_inst|U2|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux25~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(6)))) # (!\registerFile_inst|U2|Mux25~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(6),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(6),
	datad => \registerFile_inst|U2|Mux25~2_combout\,
	combout => \registerFile_inst|U2|Mux25~3_combout\);

-- Location: LCCOMB_X59_Y45_N0
\registerFile_inst|U2|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|U2|Mux25~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux25~5_combout\,
	datac => \registerFile_inst|U2|Mux25~3_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux25~6_combout\);

-- Location: LCCOMB_X59_Y45_N10
\registerFile_inst|U2|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~9_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux25~6_combout\ & ((\registerFile_inst|U2|Mux25~8_combout\))) # (!\registerFile_inst|U2|Mux25~6_combout\ & 
-- (\registerFile_inst|U2|Mux25~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux25~1_combout\,
	datac => \registerFile_inst|U2|Mux25~8_combout\,
	datad => \registerFile_inst|U2|Mux25~6_combout\,
	combout => \registerFile_inst|U2|Mux25~9_combout\);

-- Location: LCCOMB_X58_Y48_N22
\registerFile_inst|U2|Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(6)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(6),
	combout => \registerFile_inst|U2|Mux25~17_combout\);

-- Location: LCCOMB_X59_Y50_N8
\registerFile_inst|U2|Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~18_combout\ = (\registerFile_inst|U2|Mux25~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(6))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux25~17_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux25~17_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(6),
	combout => \registerFile_inst|U2|Mux25~18_combout\);

-- Location: LCCOMB_X58_Y43_N16
\registerFile_inst|U2|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(6))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(6),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux25~10_combout\);

-- Location: LCCOMB_X52_Y47_N20
\registerFile_inst|U2|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux25~10_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(6))) # (!\registerFile_inst|U2|Mux25~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(6)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(6),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(6),
	datad => \registerFile_inst|U2|Mux25~10_combout\,
	combout => \registerFile_inst|U2|Mux25~11_combout\);

-- Location: LCCOMB_X61_Y52_N10
\registerFile_inst|U2|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(6)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(6) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(6),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(6),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux25~12_combout\);

-- Location: LCCOMB_X47_Y52_N8
\registerFile_inst|U2|Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux25~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(6)))) # (!\registerFile_inst|U2|Mux25~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(6),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(6),
	datad => \registerFile_inst|U2|Mux25~12_combout\,
	combout => \registerFile_inst|U2|Mux25~13_combout\);

-- Location: LCCOMB_X54_Y47_N18
\registerFile_inst|U2|Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(6))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(6),
	combout => \registerFile_inst|U2|Mux25~14_combout\);

-- Location: LCCOMB_X57_Y51_N14
\registerFile_inst|U2|Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux25~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(6))) # (!\registerFile_inst|U2|Mux25~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(6)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux25~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux25~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(6),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(6),
	combout => \registerFile_inst|U2|Mux25~15_combout\);

-- Location: LCCOMB_X59_Y50_N2
\registerFile_inst|U2|Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux25~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((!\instructionFetch_Decode|instructionOUT\(24) & \registerFile_inst|U2|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux25~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux25~15_combout\,
	combout => \registerFile_inst|U2|Mux25~16_combout\);

-- Location: LCCOMB_X59_Y50_N28
\registerFile_inst|U2|Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~19_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux25~16_combout\ & (\registerFile_inst|U2|Mux25~18_combout\)) # (!\registerFile_inst|U2|Mux25~16_combout\ & 
-- ((\registerFile_inst|U2|Mux25~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux25~18_combout\,
	datac => \registerFile_inst|U2|Mux25~11_combout\,
	datad => \registerFile_inst|U2|Mux25~16_combout\,
	combout => \registerFile_inst|U2|Mux25~19_combout\);

-- Location: LCCOMB_X59_Y43_N24
\registerFile_inst|U2|Mux25~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux25~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux25~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux25~9_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(25),
	datad => \registerFile_inst|U2|Mux25~19_combout\,
	combout => \registerFile_inst|U2|Mux25~20_combout\);

-- Location: FF_X59_Y43_N25
\instructionDecode_Excecution|readData1OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(6));

-- Location: LCCOMB_X60_Y47_N2
\ALU_inst|ALU_result~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~3_combout\ = (\instructionDecode_Excecution|readData1OUT\(6) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(6))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|signExtendOUT\(6),
	datac => \instructionDecode_Excecution|readData1OUT\(6),
	datad => \instructionDecode_Excecution|readData2OUT\(6),
	combout => \ALU_inst|ALU_result~3_combout\);

-- Location: LCCOMB_X60_Y47_N26
\ALU_inst|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux25~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(6) & (((!\ALU_inst|Mux3~2_combout\)))) # (!\instructionDecode_Excecution|readData1OUT\(6) & ((\MUX2|mux_out[6]~25_combout\ & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\MUX2|mux_out[6]~25_combout\ & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(6),
	datab => \MUX2|mux_out[6]~25_combout\,
	datac => \ALU_inst|Mux3~4_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux25~0_combout\);

-- Location: LCCOMB_X60_Y47_N8
\ALU_inst|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux25~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux25~0_combout\ & ((\ALU_inst|Mux3~2_combout\) # (\ALU_inst|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux25~0_combout\,
	datab => \ALU_inst|Mux3~2_combout\,
	datac => \ALU_inst|Mux3~7_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux25~1_combout\);

-- Location: LCCOMB_X60_Y47_N18
\ALU_inst|Mux25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux25~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux25~1_combout\ & ((\ALU_inst|Add0~21_combout\))) # (!\ALU_inst|Mux25~1_combout\ & (\ALU_inst|ALU_result~3_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|ALU_result~3_combout\,
	datac => \ALU_inst|Mux25~1_combout\,
	datad => \ALU_inst|Add0~21_combout\,
	combout => \ALU_inst|Mux25~combout\);

-- Location: FF_X60_Y47_N19
\instructionExecution_Memory|ALUResultOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(6));

-- Location: LCCOMB_X56_Y47_N24
\instructionMemory_writeback|ALUResultOUT[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[5]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(5),
	combout => \instructionMemory_writeback|ALUResultOUT[5]~feeder_combout\);

-- Location: FF_X56_Y47_N25
\instructionMemory_writeback|ALUResultOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(5));

-- Location: LCCOMB_X56_Y47_N2
\MUX3|mux_out[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[5]~5_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(5))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memReadDataOUT\(5),
	datab => \instructionMemory_writeback|memToRegOUT~q\,
	datad => \instructionMemory_writeback|ALUResultOUT\(5),
	combout => \MUX3|mux_out[5]~5_combout\);

-- Location: FF_X50_Y51_N19
\registerFile_inst|GEN_ADDREG:21:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[5]~5_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(5));

-- Location: LCCOMB_X51_Y50_N28
\registerFile_inst|U3|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(5)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(5),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux26~0_combout\);

-- Location: LCCOMB_X51_Y53_N30
\registerFile_inst|U3|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux26~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(5)))) # (!\registerFile_inst|U3|Mux26~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(5))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(5),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(5),
	datad => \registerFile_inst|U3|Mux26~0_combout\,
	combout => \registerFile_inst|U3|Mux26~1_combout\);

-- Location: LCCOMB_X51_Y47_N28
\registerFile_inst|U3|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(5)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(5) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(5),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux26~2_combout\);

-- Location: LCCOMB_X51_Y46_N10
\registerFile_inst|U3|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux26~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(5)))) # (!\registerFile_inst|U3|Mux26~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(5))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux26~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(5),
	combout => \registerFile_inst|U3|Mux26~3_combout\);

-- Location: LCCOMB_X57_Y44_N28
\registerFile_inst|U3|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(5)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(5) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(5),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux26~4_combout\);

-- Location: LCCOMB_X56_Y44_N20
\registerFile_inst|U3|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux26~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(5))) # (!\registerFile_inst|U3|Mux26~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(5)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(5),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(5),
	datad => \registerFile_inst|U3|Mux26~4_combout\,
	combout => \registerFile_inst|U3|Mux26~5_combout\);

-- Location: LCCOMB_X58_Y46_N8
\registerFile_inst|U3|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|U3|Mux26~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux26~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|U3|Mux26~3_combout\,
	datad => \registerFile_inst|U3|Mux26~5_combout\,
	combout => \registerFile_inst|U3|Mux26~6_combout\);

-- Location: LCCOMB_X56_Y50_N16
\registerFile_inst|U3|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(5)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(5) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(5),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux26~7_combout\);

-- Location: LCCOMB_X57_Y50_N16
\registerFile_inst|U3|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~8_combout\ = (\registerFile_inst|U3|Mux26~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(5)) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux26~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(5) & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux26~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(5),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux26~8_combout\);

-- Location: LCCOMB_X58_Y46_N2
\registerFile_inst|U3|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux26~6_combout\ & ((\registerFile_inst|U3|Mux26~8_combout\))) # (!\registerFile_inst|U3|Mux26~6_combout\ & 
-- (\registerFile_inst|U3|Mux26~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|U3|Mux26~1_combout\,
	datac => \registerFile_inst|U3|Mux26~6_combout\,
	datad => \registerFile_inst|U3|Mux26~8_combout\,
	combout => \registerFile_inst|U3|Mux26~9_combout\);

-- Location: LCCOMB_X58_Y46_N12
\registerFile_inst|U3|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(5))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(5),
	combout => \registerFile_inst|U3|Mux26~12_combout\);

-- Location: LCCOMB_X56_Y46_N26
\registerFile_inst|U3|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~13_combout\ = (\registerFile_inst|U3|Mux26~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(5))) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux26~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux26~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(5),
	combout => \registerFile_inst|U3|Mux26~13_combout\);

-- Location: LCCOMB_X55_Y43_N12
\registerFile_inst|U3|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(5)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(5) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(5),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux26~14_combout\);

-- Location: LCCOMB_X54_Y46_N12
\registerFile_inst|U3|Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux26~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(5))) # (!\registerFile_inst|U3|Mux26~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(5)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(5),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(5),
	datad => \registerFile_inst|U3|Mux26~14_combout\,
	combout => \registerFile_inst|U3|Mux26~15_combout\);

-- Location: LCCOMB_X56_Y47_N6
\registerFile_inst|U3|Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux26~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (((\registerFile_inst|U3|Mux26~15_combout\ & !\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux26~13_combout\,
	datab => \registerFile_inst|U3|Mux26~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux26~16_combout\);

-- Location: LCCOMB_X59_Y50_N14
\registerFile_inst|U3|Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(5))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(5),
	combout => \registerFile_inst|U3|Mux26~17_combout\);

-- Location: LCCOMB_X57_Y46_N28
\registerFile_inst|U3|Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux26~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(5))) # (!\registerFile_inst|U3|Mux26~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(5)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux26~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux26~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(5),
	combout => \registerFile_inst|U3|Mux26~18_combout\);

-- Location: LCCOMB_X47_Y49_N26
\registerFile_inst|U3|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~10_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(5)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(5),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(5),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux26~10_combout\);

-- Location: LCCOMB_X47_Y49_N4
\registerFile_inst|U3|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~11_combout\ = (\registerFile_inst|U3|Mux26~10_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(5))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux26~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux26~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(5),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(5),
	combout => \registerFile_inst|U3|Mux26~11_combout\);

-- Location: LCCOMB_X56_Y47_N10
\registerFile_inst|U3|Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~19_combout\ = (\registerFile_inst|U3|Mux26~16_combout\ & (((\registerFile_inst|U3|Mux26~18_combout\)) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux26~16_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux26~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux26~16_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux26~18_combout\,
	datad => \registerFile_inst|U3|Mux26~11_combout\,
	combout => \registerFile_inst|U3|Mux26~19_combout\);

-- Location: LCCOMB_X60_Y47_N22
\registerFile_inst|U3|Mux26~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux26~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux26~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux26~9_combout\,
	datad => \registerFile_inst|U3|Mux26~19_combout\,
	combout => \registerFile_inst|U3|Mux26~20_combout\);

-- Location: FF_X60_Y47_N23
\instructionDecode_Excecution|readData2OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux26~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(5));

-- Location: LCCOMB_X60_Y47_N24
\ALU_inst|ALU_result~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~2_combout\ = (\instructionDecode_Excecution|readData1OUT\(5) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|signExtendOUT\(5)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(5),
	datab => \instructionDecode_Excecution|readData1OUT\(5),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|signExtendOUT\(5),
	combout => \ALU_inst|ALU_result~2_combout\);

-- Location: LCCOMB_X60_Y47_N30
\ALU_inst|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux26~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(5) & (((!\ALU_inst|Mux3~2_combout\)))) # (!\instructionDecode_Excecution|readData1OUT\(5) & ((\MUX2|mux_out[5]~26_combout\ & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\MUX2|mux_out[5]~26_combout\ & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(5),
	datab => \MUX2|mux_out[5]~26_combout\,
	datac => \ALU_inst|Mux3~4_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux26~0_combout\);

-- Location: LCCOMB_X60_Y47_N4
\ALU_inst|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux26~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux26~0_combout\ & ((\ALU_inst|Mux3~7_combout\) # (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux26~0_combout\,
	datab => \ALU_inst|Mux0~0_combout\,
	datac => \ALU_inst|Mux3~7_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux26~1_combout\);

-- Location: LCCOMB_X60_Y47_N6
\ALU_inst|Mux26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux26~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux26~1_combout\ & ((\ALU_inst|Add0~18_combout\))) # (!\ALU_inst|Mux26~1_combout\ & (\ALU_inst|ALU_result~2_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|ALU_result~2_combout\,
	datac => \ALU_inst|Mux26~1_combout\,
	datad => \ALU_inst|Add0~18_combout\,
	combout => \ALU_inst|Mux26~combout\);

-- Location: FF_X60_Y47_N7
\instructionExecution_Memory|ALUResultOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(5));

-- Location: LCCOMB_X58_Y53_N12
\instructionMemory_writeback|ALUResultOUT[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[4]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(4),
	combout => \instructionMemory_writeback|ALUResultOUT[4]~feeder_combout\);

-- Location: FF_X58_Y53_N13
\instructionMemory_writeback|ALUResultOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(4));

-- Location: LCCOMB_X58_Y53_N30
\MUX3|mux_out[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[4]~4_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(4))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memReadDataOUT\(4),
	datac => \instructionMemory_writeback|memToRegOUT~q\,
	datad => \instructionMemory_writeback|ALUResultOUT\(4),
	combout => \MUX3|mux_out[4]~4_combout\);

-- Location: FF_X56_Y52_N27
\registerFile_inst|GEN_ADDREG:20:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[4]~4_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(4));

-- Location: LCCOMB_X55_Y52_N8
\registerFile_inst|U2|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(4)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(4) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(4),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux27~4_combout\);

-- Location: LCCOMB_X56_Y52_N28
\registerFile_inst|U2|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~5_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux27~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(4)))) # (!\registerFile_inst|U2|Mux27~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(4))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(4),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(4),
	datad => \registerFile_inst|U2|Mux27~4_combout\,
	combout => \registerFile_inst|U2|Mux27~5_combout\);

-- Location: LCCOMB_X50_Y51_N22
\registerFile_inst|U2|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(4))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux27~2_combout\);

-- Location: LCCOMB_X51_Y48_N10
\registerFile_inst|U2|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux27~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(4)))) # (!\registerFile_inst|U2|Mux27~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(4))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(4),
	datad => \registerFile_inst|U2|Mux27~2_combout\,
	combout => \registerFile_inst|U2|Mux27~3_combout\);

-- Location: LCCOMB_X56_Y48_N14
\registerFile_inst|U2|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|U2|Mux27~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux27~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \registerFile_inst|U2|Mux27~3_combout\,
	combout => \registerFile_inst|U2|Mux27~6_combout\);

-- Location: LCCOMB_X54_Y52_N10
\registerFile_inst|U2|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(4))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux27~7_combout\);

-- Location: LCCOMB_X56_Y49_N16
\registerFile_inst|U2|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~8_combout\ = (\registerFile_inst|U2|Mux27~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(4)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux27~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(4) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux27~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux27~8_combout\);

-- Location: LCCOMB_X51_Y46_N22
\registerFile_inst|U2|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(4))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux27~0_combout\);

-- Location: LCCOMB_X50_Y46_N28
\registerFile_inst|U2|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~1_combout\ = (\registerFile_inst|U2|Mux27~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(4)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux27~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(4) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(4),
	datab => \registerFile_inst|U2|Mux27~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux27~1_combout\);

-- Location: LCCOMB_X60_Y49_N4
\registerFile_inst|U2|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~9_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux27~6_combout\ & (\registerFile_inst|U2|Mux27~8_combout\)) # (!\registerFile_inst|U2|Mux27~6_combout\ & 
-- ((\registerFile_inst|U2|Mux27~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux27~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux27~6_combout\,
	datac => \registerFile_inst|U2|Mux27~8_combout\,
	datad => \registerFile_inst|U2|Mux27~1_combout\,
	combout => \registerFile_inst|U2|Mux27~9_combout\);

-- Location: LCCOMB_X59_Y50_N26
\registerFile_inst|U2|Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(4)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(4) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(4),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux27~17_combout\);

-- Location: LCCOMB_X59_Y50_N16
\registerFile_inst|U2|Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~18_combout\ = (\registerFile_inst|U2|Mux27~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(4))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux27~17_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux27~17_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(4),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(4),
	combout => \registerFile_inst|U2|Mux27~18_combout\);

-- Location: LCCOMB_X58_Y43_N20
\registerFile_inst|U2|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(4)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(4),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(4),
	combout => \registerFile_inst|U2|Mux27~10_combout\);

-- Location: LCCOMB_X52_Y47_N22
\registerFile_inst|U2|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~11_combout\ = (\registerFile_inst|U2|Mux27~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(4))) # (!\instructionFetch_Decode|instructionOUT\(22)))) # (!\registerFile_inst|U2|Mux27~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux27~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(4),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(4),
	combout => \registerFile_inst|U2|Mux27~11_combout\);

-- Location: LCCOMB_X54_Y47_N14
\registerFile_inst|U2|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(4))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(4),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(4),
	combout => \registerFile_inst|U2|Mux27~14_combout\);

-- Location: LCCOMB_X55_Y47_N30
\registerFile_inst|U2|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux27~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(4)))) # (!\registerFile_inst|U2|Mux27~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(4))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(4),
	datad => \registerFile_inst|U2|Mux27~14_combout\,
	combout => \registerFile_inst|U2|Mux27~15_combout\);

-- Location: LCCOMB_X61_Y52_N30
\registerFile_inst|U2|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(4)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(4) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(4),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(4),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux27~12_combout\);

-- Location: LCCOMB_X59_Y53_N4
\registerFile_inst|U2|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux27~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(4)))) # (!\registerFile_inst|U2|Mux27~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(4))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(4),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(4),
	datad => \registerFile_inst|U2|Mux27~12_combout\,
	combout => \registerFile_inst|U2|Mux27~13_combout\);

-- Location: LCCOMB_X56_Y49_N18
\registerFile_inst|U2|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|U2|Mux27~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux27~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux27~15_combout\,
	datad => \registerFile_inst|U2|Mux27~13_combout\,
	combout => \registerFile_inst|U2|Mux27~16_combout\);

-- Location: LCCOMB_X56_Y49_N4
\registerFile_inst|U2|Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~19_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux27~16_combout\ & (\registerFile_inst|U2|Mux27~18_combout\)) # (!\registerFile_inst|U2|Mux27~16_combout\ & 
-- ((\registerFile_inst|U2|Mux27~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux27~18_combout\,
	datac => \registerFile_inst|U2|Mux27~11_combout\,
	datad => \registerFile_inst|U2|Mux27~16_combout\,
	combout => \registerFile_inst|U2|Mux27~19_combout\);

-- Location: LCCOMB_X60_Y49_N8
\registerFile_inst|U2|Mux27~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux27~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux27~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux27~9_combout\,
	datad => \registerFile_inst|U2|Mux27~19_combout\,
	combout => \registerFile_inst|U2|Mux27~20_combout\);

-- Location: FF_X60_Y49_N9
\instructionDecode_Excecution|readData1OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux27~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(4));

-- Location: LCCOMB_X61_Y45_N8
\ALU_inst|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux27~2_combout\ = (\instructionDecode_Excecution|readData1OUT\(4) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(4))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|readData1OUT\(4),
	datac => \instructionDecode_Excecution|signExtendOUT\(4),
	datad => \instructionDecode_Excecution|readData2OUT\(4),
	combout => \ALU_inst|Mux27~2_combout\);

-- Location: LCCOMB_X65_Y46_N16
\ALU_inst|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux27~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(4) & (!\ALU_inst|Mux3~2_combout\)) # (!\instructionDecode_Excecution|readData1OUT\(4) & ((\ALU_inst|Mux3~2_combout\ & (!\MUX2|mux_out[4]~27_combout\ & \ALU_inst|Mux3~4_combout\)) # 
-- (!\ALU_inst|Mux3~2_combout\ & (\MUX2|mux_out[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(4),
	datab => \ALU_inst|Mux3~2_combout\,
	datac => \MUX2|mux_out[4]~27_combout\,
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux27~0_combout\);

-- Location: LCCOMB_X65_Y46_N10
\ALU_inst|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux27~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux27~0_combout\ & ((\ALU_inst|Mux3~7_combout\) # (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux0~0_combout\,
	datab => \ALU_inst|Mux27~0_combout\,
	datac => \ALU_inst|Mux3~7_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux27~1_combout\);

-- Location: LCCOMB_X61_Y45_N2
\ALU_inst|Mux27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux27~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux27~1_combout\ & (\ALU_inst|Add0~15_combout\)) # (!\ALU_inst|Mux27~1_combout\ & ((\ALU_inst|Mux27~2_combout\))))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|Add0~15_combout\,
	datac => \ALU_inst|Mux27~2_combout\,
	datad => \ALU_inst|Mux27~1_combout\,
	combout => \ALU_inst|Mux27~combout\);

-- Location: FF_X61_Y45_N3
\instructionExecution_Memory|ALUResultOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux27~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(4));

-- Location: LCCOMB_X58_Y53_N0
\instructionMemory_writeback|ALUResultOUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[3]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(3),
	combout => \instructionMemory_writeback|ALUResultOUT[3]~feeder_combout\);

-- Location: FF_X58_Y53_N1
\instructionMemory_writeback|ALUResultOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(3));

-- Location: LCCOMB_X58_Y53_N18
\MUX3|mux_out[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[3]~3_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(3))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|memReadDataOUT\(3),
	datad => \instructionMemory_writeback|ALUResultOUT\(3),
	combout => \MUX3|mux_out[3]~3_combout\);

-- Location: FF_X52_Y47_N9
\registerFile_inst|GEN_ADDREG:10:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[3]~3_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(3));

-- Location: LCCOMB_X52_Y47_N18
\registerFile_inst|U2|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~12_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(3))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux28~12_combout\);

-- Location: LCCOMB_X55_Y47_N16
\registerFile_inst|U2|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux28~12_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(3))) # (!\registerFile_inst|U2|Mux28~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(3)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux28~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(3),
	combout => \registerFile_inst|U2|Mux28~13_combout\);

-- Location: LCCOMB_X52_Y40_N14
\registerFile_inst|U2|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(3))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(3),
	combout => \registerFile_inst|U2|Mux28~14_combout\);

-- Location: LCCOMB_X55_Y47_N10
\registerFile_inst|U2|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~15_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux28~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(3)))) # (!\registerFile_inst|U2|Mux28~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(3))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(3),
	datad => \registerFile_inst|U2|Mux28~14_combout\,
	combout => \registerFile_inst|U2|Mux28~15_combout\);

-- Location: LCCOMB_X54_Y49_N12
\registerFile_inst|U2|Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|U2|Mux28~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux28~13_combout\,
	datac => \registerFile_inst|U2|Mux28~15_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux28~16_combout\);

-- Location: LCCOMB_X59_Y50_N24
\registerFile_inst|U2|Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(3))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(3),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux28~17_combout\);

-- Location: LCCOMB_X58_Y49_N4
\registerFile_inst|U2|Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~18_combout\ = (\registerFile_inst|U2|Mux28~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(3))) # (!\instructionFetch_Decode|instructionOUT\(22)))) # (!\registerFile_inst|U2|Mux28~17_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux28~17_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(3),
	combout => \registerFile_inst|U2|Mux28~18_combout\);

-- Location: LCCOMB_X54_Y49_N26
\registerFile_inst|U2|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(3))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(3),
	combout => \registerFile_inst|U2|Mux28~10_combout\);

-- Location: LCCOMB_X54_Y49_N24
\registerFile_inst|U2|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~11_combout\ = (\registerFile_inst|U2|Mux28~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(3)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux28~10_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(3) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux28~10_combout\,
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux28~11_combout\);

-- Location: LCCOMB_X54_Y49_N14
\registerFile_inst|U2|Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~19_combout\ = (\registerFile_inst|U2|Mux28~16_combout\ & ((\registerFile_inst|U2|Mux28~18_combout\) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux28~16_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(23) & \registerFile_inst|U2|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux28~16_combout\,
	datab => \registerFile_inst|U2|Mux28~18_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux28~11_combout\,
	combout => \registerFile_inst|U2|Mux28~19_combout\);

-- Location: LCCOMB_X55_Y41_N22
\registerFile_inst|U2|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(3)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(3),
	combout => \registerFile_inst|U2|Mux28~4_combout\);

-- Location: LCCOMB_X52_Y44_N4
\registerFile_inst|U2|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux28~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(3)))) # (!\registerFile_inst|U2|Mux28~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(3))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(3),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(3),
	datad => \registerFile_inst|U2|Mux28~4_combout\,
	combout => \registerFile_inst|U2|Mux28~5_combout\);

-- Location: LCCOMB_X51_Y46_N18
\registerFile_inst|U2|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(3)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(3) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(3),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux28~2_combout\);

-- Location: LCCOMB_X52_Y48_N4
\registerFile_inst|U2|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux28~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(3)))) # (!\registerFile_inst|U2|Mux28~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(3))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(3),
	datad => \registerFile_inst|U2|Mux28~2_combout\,
	combout => \registerFile_inst|U2|Mux28~3_combout\);

-- Location: LCCOMB_X58_Y51_N8
\registerFile_inst|U2|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux28~3_combout\) # (\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux28~5_combout\ & ((!\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux28~5_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|U2|Mux28~3_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux28~6_combout\);

-- Location: LCCOMB_X50_Y51_N26
\registerFile_inst|U2|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~0_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(3)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(3) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux28~0_combout\);

-- Location: LCCOMB_X50_Y51_N8
\registerFile_inst|U2|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~1_combout\ = (\registerFile_inst|U2|Mux28~0_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(3))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux28~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux28~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(3),
	combout => \registerFile_inst|U2|Mux28~1_combout\);

-- Location: LCCOMB_X56_Y50_N6
\registerFile_inst|U2|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(3)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(3) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(3),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(3),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux28~7_combout\);

-- Location: LCCOMB_X57_Y50_N22
\registerFile_inst|U2|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~8_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux28~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(3))) # (!\registerFile_inst|U2|Mux28~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(3)))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux28~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux28~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(3),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(3),
	combout => \registerFile_inst|U2|Mux28~8_combout\);

-- Location: LCCOMB_X58_Y51_N2
\registerFile_inst|U2|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~9_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux28~6_combout\ & ((\registerFile_inst|U2|Mux28~8_combout\))) # (!\registerFile_inst|U2|Mux28~6_combout\ & 
-- (\registerFile_inst|U2|Mux28~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux28~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux28~6_combout\,
	datac => \registerFile_inst|U2|Mux28~1_combout\,
	datad => \registerFile_inst|U2|Mux28~8_combout\,
	combout => \registerFile_inst|U2|Mux28~9_combout\);

-- Location: LCCOMB_X61_Y47_N0
\registerFile_inst|U2|Mux28~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux28~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux28~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux28~19_combout\,
	datac => \registerFile_inst|U2|Mux28~9_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(25),
	combout => \registerFile_inst|U2|Mux28~20_combout\);

-- Location: FF_X61_Y47_N1
\instructionDecode_Excecution|readData1OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux28~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(3));

-- Location: LCCOMB_X61_Y47_N30
\ALU_inst|ALU_result~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~1_combout\ = (\instructionDecode_Excecution|readData1OUT\(3) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(3))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|readData1OUT\(3),
	datac => \instructionDecode_Excecution|signExtendOUT\(3),
	datad => \instructionDecode_Excecution|readData2OUT\(3),
	combout => \ALU_inst|ALU_result~1_combout\);

-- Location: LCCOMB_X61_Y47_N8
\ALU_inst|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux28~0_combout\ = (\MUX2|mux_out[3]~28_combout\ & (((!\ALU_inst|Mux3~2_combout\)))) # (!\MUX2|mux_out[3]~28_combout\ & ((\instructionDecode_Excecution|readData1OUT\(3) & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\instructionDecode_Excecution|readData1OUT\(3) & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[3]~28_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(3),
	datac => \ALU_inst|Mux3~4_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux28~0_combout\);

-- Location: LCCOMB_X61_Y47_N10
\ALU_inst|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux28~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux28~0_combout\ & ((\ALU_inst|Mux3~7_combout\) # (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux0~0_combout\,
	datab => \ALU_inst|Mux3~7_combout\,
	datac => \ALU_inst|Mux28~0_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux28~1_combout\);

-- Location: LCCOMB_X61_Y47_N26
\ALU_inst|Mux28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux28~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux28~1_combout\ & ((\ALU_inst|Add0~12_combout\))) # (!\ALU_inst|Mux28~1_combout\ & (\ALU_inst|ALU_result~1_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|ALU_result~1_combout\,
	datab => \ALU_inst|Mux3~3_combout\,
	datac => \ALU_inst|Add0~12_combout\,
	datad => \ALU_inst|Mux28~1_combout\,
	combout => \ALU_inst|Mux28~combout\);

-- Location: FF_X61_Y47_N27
\instructionExecution_Memory|ALUResultOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux28~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(3));

-- Location: LCCOMB_X57_Y45_N22
\MUX3|mux_out[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[2]~2_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|memReadDataOUT\(2)))) # (!\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|ALUResultOUT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|ALUResultOUT\(2),
	datac => \instructionMemory_writeback|memReadDataOUT\(2),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[2]~2_combout\);

-- Location: FF_X56_Y49_N31
\registerFile_inst|GEN_ADDREG:27:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[2]~2_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(2));

-- Location: LCCOMB_X54_Y52_N6
\registerFile_inst|U2|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(2)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(2),
	combout => \registerFile_inst|U2|Mux29~7_combout\);

-- Location: LCCOMB_X56_Y49_N8
\registerFile_inst|U2|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~8_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux29~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(2)))) # (!\registerFile_inst|U2|Mux29~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(2),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(2),
	datad => \registerFile_inst|U2|Mux29~7_combout\,
	combout => \registerFile_inst|U2|Mux29~8_combout\);

-- Location: LCCOMB_X51_Y46_N6
\registerFile_inst|U2|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(2))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(2),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux29~0_combout\);

-- Location: LCCOMB_X50_Y48_N26
\registerFile_inst|U2|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux29~0_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(2))) # (!\registerFile_inst|U2|Mux29~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(2)))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(2),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(2),
	datad => \registerFile_inst|U2|Mux29~0_combout\,
	combout => \registerFile_inst|U2|Mux29~1_combout\);

-- Location: LCCOMB_X50_Y51_N6
\registerFile_inst|U2|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(2))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(2),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux29~2_combout\);

-- Location: LCCOMB_X51_Y48_N8
\registerFile_inst|U2|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux29~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(2))) # (!\registerFile_inst|U2|Mux29~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(2)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux29~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(2),
	combout => \registerFile_inst|U2|Mux29~3_combout\);

-- Location: LCCOMB_X55_Y52_N28
\registerFile_inst|U2|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(2),
	combout => \registerFile_inst|U2|Mux29~4_combout\);

-- Location: LCCOMB_X56_Y52_N24
\registerFile_inst|U2|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~5_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux29~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(2)))) # (!\registerFile_inst|U2|Mux29~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(2),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(2),
	datad => \registerFile_inst|U2|Mux29~4_combout\,
	combout => \registerFile_inst|U2|Mux29~5_combout\);

-- Location: LCCOMB_X58_Y51_N28
\registerFile_inst|U2|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux29~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|U2|Mux29~5_combout\ & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux29~3_combout\,
	datac => \registerFile_inst|U2|Mux29~5_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux29~6_combout\);

-- Location: LCCOMB_X58_Y51_N30
\registerFile_inst|U2|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~9_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux29~6_combout\ & (\registerFile_inst|U2|Mux29~8_combout\)) # (!\registerFile_inst|U2|Mux29~6_combout\ & 
-- ((\registerFile_inst|U2|Mux29~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux29~8_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|U2|Mux29~1_combout\,
	datad => \registerFile_inst|U2|Mux29~6_combout\,
	combout => \registerFile_inst|U2|Mux29~9_combout\);

-- Location: LCCOMB_X54_Y47_N2
\registerFile_inst|U2|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(2))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(2),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux29~14_combout\);

-- Location: LCCOMB_X54_Y51_N30
\registerFile_inst|U2|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux29~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(2)))) # (!\registerFile_inst|U2|Mux29~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(2),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(2),
	datad => \registerFile_inst|U2|Mux29~14_combout\,
	combout => \registerFile_inst|U2|Mux29~15_combout\);

-- Location: LCCOMB_X61_Y52_N26
\registerFile_inst|U2|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(2)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(2) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(2),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux29~12_combout\);

-- Location: LCCOMB_X59_Y53_N16
\registerFile_inst|U2|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~13_combout\ = (\registerFile_inst|U2|Mux29~12_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(2))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux29~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux29~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(2),
	combout => \registerFile_inst|U2|Mux29~13_combout\);

-- Location: LCCOMB_X59_Y49_N30
\registerFile_inst|U2|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|U2|Mux29~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux29~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux29~15_combout\,
	datad => \registerFile_inst|U2|Mux29~13_combout\,
	combout => \registerFile_inst|U2|Mux29~16_combout\);

-- Location: LCCOMB_X56_Y46_N0
\registerFile_inst|U2|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(2)) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(2) & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(2),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(2),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux29~10_combout\);

-- Location: LCCOMB_X52_Y47_N12
\registerFile_inst|U2|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux29~10_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(2))) # (!\registerFile_inst|U2|Mux29~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(2)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(2),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(2),
	datad => \registerFile_inst|U2|Mux29~10_combout\,
	combout => \registerFile_inst|U2|Mux29~11_combout\);

-- Location: LCCOMB_X59_Y50_N20
\registerFile_inst|U2|Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(2))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(2),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(2),
	combout => \registerFile_inst|U2|Mux29~17_combout\);

-- Location: LCCOMB_X59_Y50_N10
\registerFile_inst|U2|Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~18_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux29~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(2))) # (!\registerFile_inst|U2|Mux29~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(2)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(2),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(2),
	datad => \registerFile_inst|U2|Mux29~17_combout\,
	combout => \registerFile_inst|U2|Mux29~18_combout\);

-- Location: LCCOMB_X59_Y49_N24
\registerFile_inst|U2|Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~19_combout\ = (\registerFile_inst|U2|Mux29~16_combout\ & (((\registerFile_inst|U2|Mux29~18_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux29~16_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux29~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux29~16_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux29~11_combout\,
	datad => \registerFile_inst|U2|Mux29~18_combout\,
	combout => \registerFile_inst|U2|Mux29~19_combout\);

-- Location: LCCOMB_X60_Y49_N10
\registerFile_inst|U2|Mux29~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux29~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux29~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux29~9_combout\,
	datad => \registerFile_inst|U2|Mux29~19_combout\,
	combout => \registerFile_inst|U2|Mux29~20_combout\);

-- Location: FF_X60_Y49_N11
\instructionDecode_Excecution|readData1OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux29~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(2));

-- Location: LCCOMB_X64_Y47_N12
\ALU_inst|ALU_result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(2) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(2))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|signExtendOUT\(2),
	datab => \instructionDecode_Excecution|readData1OUT\(2),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|readData2OUT\(2),
	combout => \ALU_inst|ALU_result~0_combout\);

-- Location: LCCOMB_X64_Y47_N14
\ALU_inst|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux29~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (!\MUX2|mux_out[2]~29_combout\ & (\ALU_inst|Mux3~4_combout\ & !\instructionDecode_Excecution|readData1OUT\(2)))) # (!\ALU_inst|Mux3~2_combout\ & ((\MUX2|mux_out[2]~29_combout\) # 
-- ((\instructionDecode_Excecution|readData1OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \MUX2|mux_out[2]~29_combout\,
	datac => \ALU_inst|Mux3~4_combout\,
	datad => \instructionDecode_Excecution|readData1OUT\(2),
	combout => \ALU_inst|Mux29~0_combout\);

-- Location: LCCOMB_X64_Y47_N8
\ALU_inst|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux29~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux29~0_combout\ & ((\ALU_inst|Mux3~2_combout\) # (\ALU_inst|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux29~0_combout\,
	datac => \ALU_inst|Mux3~7_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux29~1_combout\);

-- Location: LCCOMB_X64_Y47_N0
\ALU_inst|Mux29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux29~combout\ = (\ALU_inst|Mux29~1_combout\ & (((\ALU_inst|Add0~9_combout\) # (!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux29~1_combout\ & (\ALU_inst|ALU_result~0_combout\ & ((\ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|ALU_result~0_combout\,
	datab => \ALU_inst|Add0~9_combout\,
	datac => \ALU_inst|Mux29~1_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux29~combout\);

-- Location: FF_X64_Y47_N1
\instructionExecution_Memory|ALUResultOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux29~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(2));

-- Location: LCCOMB_X57_Y45_N10
\MUX3|mux_out[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[1]~1_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|memReadDataOUT\(1)))) # (!\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|ALUResultOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|ALUResultOUT\(1),
	datac => \instructionMemory_writeback|memReadDataOUT\(1),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[1]~1_combout\);

-- Location: FF_X52_Y47_N15
\registerFile_inst|GEN_ADDREG:10:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[1]~1_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(1));

-- Location: LCCOMB_X52_Y47_N24
\registerFile_inst|U2|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~12_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(1))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(1),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux30~12_combout\);

-- Location: LCCOMB_X55_Y47_N22
\registerFile_inst|U2|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~13_combout\ = (\registerFile_inst|U2|Mux30~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(1)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux30~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(1) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux30~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(1),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux30~13_combout\);

-- Location: LCCOMB_X54_Y47_N22
\registerFile_inst|U2|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(1)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(1) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(1),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(1),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux30~14_combout\);

-- Location: LCCOMB_X55_Y47_N24
\registerFile_inst|U2|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~15_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux30~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(1))) # (!\registerFile_inst|U2|Mux30~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(1)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux30~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(1),
	combout => \registerFile_inst|U2|Mux30~15_combout\);

-- Location: LCCOMB_X54_Y49_N28
\registerFile_inst|U2|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux30~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((!\instructionFetch_Decode|instructionOUT\(23) & \registerFile_inst|U2|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux30~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux30~15_combout\,
	combout => \registerFile_inst|U2|Mux30~16_combout\);

-- Location: LCCOMB_X59_Y50_N18
\registerFile_inst|U2|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(1))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(1),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(1),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux30~17_combout\);

-- Location: LCCOMB_X59_Y47_N26
\registerFile_inst|U2|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux30~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(1))) # (!\registerFile_inst|U2|Mux30~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(1)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(1),
	datad => \registerFile_inst|U2|Mux30~17_combout\,
	combout => \registerFile_inst|U2|Mux30~18_combout\);

-- Location: LCCOMB_X54_Y49_N2
\registerFile_inst|U2|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(1),
	combout => \registerFile_inst|U2|Mux30~10_combout\);

-- Location: LCCOMB_X54_Y49_N0
\registerFile_inst|U2|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux30~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(1)))) # (!\registerFile_inst|U2|Mux30~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:6:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux30~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(1),
	combout => \registerFile_inst|U2|Mux30~11_combout\);

-- Location: LCCOMB_X54_Y49_N30
\registerFile_inst|U2|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~19_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux30~16_combout\ & (\registerFile_inst|U2|Mux30~18_combout\)) # (!\registerFile_inst|U2|Mux30~16_combout\ & 
-- ((\registerFile_inst|U2|Mux30~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux30~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux30~16_combout\,
	datac => \registerFile_inst|U2|Mux30~18_combout\,
	datad => \registerFile_inst|U2|Mux30~11_combout\,
	combout => \registerFile_inst|U2|Mux30~19_combout\);

-- Location: LCCOMB_X50_Y51_N10
\registerFile_inst|U2|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~0_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(1),
	combout => \registerFile_inst|U2|Mux30~0_combout\);

-- Location: LCCOMB_X50_Y51_N24
\registerFile_inst|U2|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux30~0_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(1))) # (!\registerFile_inst|U2|Mux30~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(1)))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(1),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(1),
	datad => \registerFile_inst|U2|Mux30~0_combout\,
	combout => \registerFile_inst|U2|Mux30~1_combout\);

-- Location: LCCOMB_X54_Y52_N26
\registerFile_inst|U2|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(1),
	combout => \registerFile_inst|U2|Mux30~7_combout\);

-- Location: LCCOMB_X56_Y53_N8
\registerFile_inst|U2|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~8_combout\ = (\registerFile_inst|U2|Mux30~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(1))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux30~7_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux30~7_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(1),
	combout => \registerFile_inst|U2|Mux30~8_combout\);

-- Location: LCCOMB_X51_Y47_N30
\registerFile_inst|U2|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(1),
	combout => \registerFile_inst|U2|Mux30~2_combout\);

-- Location: LCCOMB_X50_Y46_N18
\registerFile_inst|U2|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux30~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(1)))) # (!\registerFile_inst|U2|Mux30~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(1))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(1),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(1),
	datad => \registerFile_inst|U2|Mux30~2_combout\,
	combout => \registerFile_inst|U2|Mux30~3_combout\);

-- Location: LCCOMB_X55_Y52_N24
\registerFile_inst|U2|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(1)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(1),
	combout => \registerFile_inst|U2|Mux30~4_combout\);

-- Location: LCCOMB_X56_Y52_N4
\registerFile_inst|U2|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~5_combout\ = (\registerFile_inst|U2|Mux30~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(1))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux30~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux30~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(1),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(1),
	combout => \registerFile_inst|U2|Mux30~5_combout\);

-- Location: LCCOMB_X58_Y51_N0
\registerFile_inst|U2|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux30~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux30~3_combout\,
	datac => \registerFile_inst|U2|Mux30~5_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux30~6_combout\);

-- Location: LCCOMB_X58_Y51_N26
\registerFile_inst|U2|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~9_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux30~6_combout\ & ((\registerFile_inst|U2|Mux30~8_combout\))) # (!\registerFile_inst|U2|Mux30~6_combout\ & 
-- (\registerFile_inst|U2|Mux30~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux30~1_combout\,
	datac => \registerFile_inst|U2|Mux30~8_combout\,
	datad => \registerFile_inst|U2|Mux30~6_combout\,
	combout => \registerFile_inst|U2|Mux30~9_combout\);

-- Location: LCCOMB_X61_Y47_N2
\registerFile_inst|U2|Mux30~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux30~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux30~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux30~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux30~19_combout\,
	datad => \registerFile_inst|U2|Mux30~9_combout\,
	combout => \registerFile_inst|U2|Mux30~20_combout\);

-- Location: FF_X61_Y47_N3
\instructionDecode_Excecution|readData1OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux30~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(1));

-- Location: LCCOMB_X61_Y47_N14
\ALU_inst|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux30~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(1) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|signExtendOUT\(1))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|readData1OUT\(1),
	datac => \instructionDecode_Excecution|signExtendOUT\(1),
	datad => \instructionDecode_Excecution|readData2OUT\(1),
	combout => \ALU_inst|Mux30~0_combout\);

-- Location: LCCOMB_X61_Y47_N24
\ALU_inst|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux30~1_combout\ = (\MUX2|mux_out[1]~30_combout\ & (((!\ALU_inst|Mux3~2_combout\)))) # (!\MUX2|mux_out[1]~30_combout\ & ((\instructionDecode_Excecution|readData1OUT\(1) & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\instructionDecode_Excecution|readData1OUT\(1) & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[1]~30_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(1),
	datac => \ALU_inst|Mux3~4_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux30~1_combout\);

-- Location: LCCOMB_X61_Y47_N18
\ALU_inst|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux30~2_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux30~1_combout\ & ((\ALU_inst|Mux3~2_combout\) # (\ALU_inst|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux3~7_combout\,
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux30~1_combout\,
	combout => \ALU_inst|Mux30~2_combout\);

-- Location: LCCOMB_X62_Y47_N4
\ALU_inst|Mux30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux30~combout\ = (\ALU_inst|Mux30~2_combout\ & (((\ALU_inst|Add0~6_combout\) # (!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux30~2_combout\ & (\ALU_inst|Mux30~0_combout\ & ((\ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux30~0_combout\,
	datab => \ALU_inst|Mux30~2_combout\,
	datac => \ALU_inst|Add0~6_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux30~combout\);

-- Location: FF_X62_Y47_N5
\instructionExecution_Memory|ALUResultOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux30~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(1));

-- Location: FF_X65_Y47_N3
\instructionExecution_Memory|readData2OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(17));

-- Location: FF_X51_Y45_N5
\registerFile_inst|GEN_ADDREG:9:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(19));

-- Location: FF_X51_Y45_N23
\registerFile_inst|GEN_ADDREG:11:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(19));

-- Location: FF_X55_Y48_N25
\registerFile_inst|GEN_ADDREG:10:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(19));

-- Location: FF_X55_Y48_N11
\registerFile_inst|GEN_ADDREG:8:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(19));

-- Location: LCCOMB_X55_Y48_N10
\registerFile_inst|U2|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(19)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(19) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux12~12_combout\);

-- Location: LCCOMB_X51_Y45_N22
\registerFile_inst|U2|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux12~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(19)))) # (!\registerFile_inst|U2|Mux12~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(19),
	datad => \registerFile_inst|U2|Mux12~12_combout\,
	combout => \registerFile_inst|U2|Mux12~13_combout\);

-- Location: FF_X52_Y43_N27
\registerFile_inst|GEN_ADDREG:1:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(19));

-- Location: FF_X55_Y43_N27
\registerFile_inst|GEN_ADDREG:0:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(19));

-- Location: FF_X55_Y43_N17
\registerFile_inst|GEN_ADDREG:2:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(19));

-- Location: LCCOMB_X55_Y43_N26
\registerFile_inst|U2|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(19),
	combout => \registerFile_inst|U2|Mux12~14_combout\);

-- Location: FF_X52_Y43_N29
\registerFile_inst|GEN_ADDREG:3:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(19));

-- Location: LCCOMB_X52_Y43_N28
\registerFile_inst|U2|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~15_combout\ = (\registerFile_inst|U2|Mux12~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(19)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux12~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(19) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(19),
	datab => \registerFile_inst|U2|Mux12~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux12~15_combout\);

-- Location: LCCOMB_X52_Y46_N10
\registerFile_inst|U2|Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux12~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((!\instructionFetch_Decode|instructionOUT\(23) & \registerFile_inst|U2|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux12~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux12~15_combout\,
	combout => \registerFile_inst|U2|Mux12~16_combout\);

-- Location: FF_X59_Y41_N9
\registerFile_inst|GEN_ADDREG:13:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(19));

-- Location: FF_X59_Y41_N27
\registerFile_inst|GEN_ADDREG:12:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(19));

-- Location: LCCOMB_X59_Y41_N26
\registerFile_inst|U2|Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(19))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux12~17_combout\);

-- Location: FF_X56_Y43_N27
\registerFile_inst|GEN_ADDREG:14:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(19));

-- Location: LCCOMB_X56_Y43_N28
\registerFile_inst|GEN_ADDREG:15:REGX|Q[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[19]~feeder_combout\ = \MUX3|mux_out[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX3|mux_out[19]~19_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[19]~feeder_combout\);

-- Location: FF_X56_Y43_N29
\registerFile_inst|GEN_ADDREG:15:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[19]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(19));

-- Location: LCCOMB_X56_Y43_N26
\registerFile_inst|U2|Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux12~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(19)))) # (!\registerFile_inst|U2|Mux12~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux12~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux12~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(19),
	combout => \registerFile_inst|U2|Mux12~18_combout\);

-- Location: FF_X50_Y49_N31
\registerFile_inst|GEN_ADDREG:7:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(19));

-- Location: FF_X62_Y52_N25
\registerFile_inst|GEN_ADDREG:5:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(19));

-- Location: FF_X62_Y52_N3
\registerFile_inst|GEN_ADDREG:4:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(19));

-- Location: LCCOMB_X62_Y52_N2
\registerFile_inst|U2|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(19))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux12~10_combout\);

-- Location: LCCOMB_X50_Y49_N20
\registerFile_inst|U2|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~11_combout\ = (\registerFile_inst|U2|Mux12~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(19)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux12~10_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(19) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(19),
	datab => \registerFile_inst|U2|Mux12~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux12~11_combout\);

-- Location: LCCOMB_X52_Y46_N12
\registerFile_inst|U2|Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~19_combout\ = (\registerFile_inst|U2|Mux12~16_combout\ & ((\registerFile_inst|U2|Mux12~18_combout\) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux12~16_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(23) & \registerFile_inst|U2|Mux12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux12~16_combout\,
	datab => \registerFile_inst|U2|Mux12~18_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux12~11_combout\,
	combout => \registerFile_inst|U2|Mux12~19_combout\);

-- Location: FF_X57_Y50_N25
\registerFile_inst|GEN_ADDREG:23:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(19));

-- Location: FF_X57_Y50_N19
\registerFile_inst|GEN_ADDREG:31:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(19));

-- Location: FF_X54_Y50_N31
\registerFile_inst|GEN_ADDREG:27:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(19));

-- Location: FF_X54_Y50_N9
\registerFile_inst|GEN_ADDREG:19:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(19));

-- Location: LCCOMB_X54_Y50_N8
\registerFile_inst|U2|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(19))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux12~7_combout\);

-- Location: LCCOMB_X57_Y50_N18
\registerFile_inst|U2|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~8_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux12~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(19)))) # (!\registerFile_inst|U2|Mux12~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(19),
	datad => \registerFile_inst|U2|Mux12~7_combout\,
	combout => \registerFile_inst|U2|Mux12~8_combout\);

-- Location: FF_X50_Y47_N29
\registerFile_inst|GEN_ADDREG:17:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(19));

-- Location: FF_X50_Y47_N3
\registerFile_inst|GEN_ADDREG:25:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(19));

-- Location: LCCOMB_X50_Y47_N28
\registerFile_inst|U2|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(19)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(19),
	combout => \registerFile_inst|U2|Mux12~0_combout\);

-- Location: FF_X52_Y50_N25
\registerFile_inst|GEN_ADDREG:21:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(19));

-- Location: FF_X52_Y50_N11
\registerFile_inst|GEN_ADDREG:29:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(19));

-- Location: LCCOMB_X52_Y50_N24
\registerFile_inst|U2|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux12~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(19)))) # (!\registerFile_inst|U2|Mux12~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux12~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(19),
	combout => \registerFile_inst|U2|Mux12~1_combout\);

-- Location: FF_X51_Y51_N17
\registerFile_inst|GEN_ADDREG:26:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(19));

-- Location: FF_X51_Y51_N3
\registerFile_inst|GEN_ADDREG:30:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(19));

-- Location: FF_X51_Y52_N25
\registerFile_inst|GEN_ADDREG:22:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(19));

-- Location: FF_X51_Y52_N3
\registerFile_inst|GEN_ADDREG:18:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(19));

-- Location: LCCOMB_X51_Y52_N2
\registerFile_inst|U2|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(19))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux12~2_combout\);

-- Location: LCCOMB_X51_Y51_N2
\registerFile_inst|U2|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux12~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(19)))) # (!\registerFile_inst|U2|Mux12~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(19),
	datad => \registerFile_inst|U2|Mux12~2_combout\,
	combout => \registerFile_inst|U2|Mux12~3_combout\);

-- Location: FF_X56_Y44_N5
\registerFile_inst|GEN_ADDREG:24:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(19));

-- Location: FF_X56_Y44_N15
\registerFile_inst|GEN_ADDREG:28:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(19));

-- Location: FF_X55_Y41_N19
\registerFile_inst|GEN_ADDREG:16:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(19));

-- Location: FF_X55_Y41_N25
\registerFile_inst|GEN_ADDREG:20:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(19));

-- Location: LCCOMB_X55_Y41_N18
\registerFile_inst|U2|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(19)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(19),
	combout => \registerFile_inst|U2|Mux12~4_combout\);

-- Location: LCCOMB_X56_Y44_N14
\registerFile_inst|U2|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux12~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(19)))) # (!\registerFile_inst|U2|Mux12~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(19),
	datad => \registerFile_inst|U2|Mux12~4_combout\,
	combout => \registerFile_inst|U2|Mux12~5_combout\);

-- Location: LCCOMB_X52_Y49_N22
\registerFile_inst|U2|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|U2|Mux12~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux12~3_combout\,
	datad => \registerFile_inst|U2|Mux12~5_combout\,
	combout => \registerFile_inst|U2|Mux12~6_combout\);

-- Location: LCCOMB_X52_Y49_N24
\registerFile_inst|U2|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~9_combout\ = (\registerFile_inst|U2|Mux12~6_combout\ & ((\registerFile_inst|U2|Mux12~8_combout\) # ((!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux12~6_combout\ & 
-- (((\registerFile_inst|U2|Mux12~1_combout\ & \instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux12~8_combout\,
	datab => \registerFile_inst|U2|Mux12~1_combout\,
	datac => \registerFile_inst|U2|Mux12~6_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux12~9_combout\);

-- Location: LCCOMB_X52_Y42_N16
\registerFile_inst|U2|Mux12~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux12~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux12~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux12~19_combout\,
	datad => \registerFile_inst|U2|Mux12~9_combout\,
	combout => \registerFile_inst|U2|Mux12~20_combout\);

-- Location: FF_X52_Y42_N17
\instructionDecode_Excecution|readData1OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux12~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(19));

-- Location: LCCOMB_X65_Y47_N20
\MUX2|mux_out[19]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[19]~12_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(4))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|readData2OUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|rdOUT\(4),
	datad => \instructionDecode_Excecution|readData2OUT\(19),
	combout => \MUX2|mux_out[19]~12_combout\);

-- Location: LCCOMB_X65_Y47_N8
\ALU_inst|Add0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~59_combout\ = \MUX2|mux_out[19]~12_combout\ $ (((\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Equal0~0_combout\ & \ALUControl_inst|Operation~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~9_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \ALUControl_inst|Operation~7_combout\,
	datad => \MUX2|mux_out[19]~12_combout\,
	combout => \ALU_inst|Add0~59_combout\);

-- Location: FF_X49_Y48_N13
\registerFile_inst|GEN_ADDREG:18:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(18));

-- Location: LCCOMB_X50_Y52_N2
\registerFile_inst|GEN_ADDREG:26:REGX|Q[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:26:REGX|Q[18]~feeder_combout\ = \MUX3|mux_out[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX3|mux_out[18]~18_combout\,
	combout => \registerFile_inst|GEN_ADDREG:26:REGX|Q[18]~feeder_combout\);

-- Location: FF_X50_Y52_N3
\registerFile_inst|GEN_ADDREG:26:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:26:REGX|Q[18]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(18));

-- Location: LCCOMB_X49_Y48_N12
\registerFile_inst|U2|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(18)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~0_combout\);

-- Location: FF_X50_Y46_N3
\registerFile_inst|GEN_ADDREG:30:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(18));

-- Location: FF_X50_Y46_N25
\registerFile_inst|GEN_ADDREG:22:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(18));

-- Location: LCCOMB_X50_Y46_N24
\registerFile_inst|U2|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~1_combout\ = (\registerFile_inst|U2|Mux13~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(18)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux13~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(18) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux13~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(18),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux13~1_combout\);

-- Location: FF_X54_Y52_N19
\registerFile_inst|GEN_ADDREG:19:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(18));

-- Location: LCCOMB_X54_Y52_N18
\registerFile_inst|U2|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(18)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~7_combout\);

-- Location: FF_X59_Y51_N29
\registerFile_inst|GEN_ADDREG:31:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(18));

-- Location: FF_X59_Y51_N11
\registerFile_inst|GEN_ADDREG:27:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(18));

-- Location: LCCOMB_X59_Y51_N28
\registerFile_inst|U2|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~8_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux13~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(18))) # (!\registerFile_inst|U2|Mux13~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(18)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux13~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~8_combout\);

-- Location: FF_X54_Y48_N19
\registerFile_inst|GEN_ADDREG:21:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(18));

-- Location: FF_X54_Y48_N13
\registerFile_inst|GEN_ADDREG:17:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(18));

-- Location: LCCOMB_X54_Y48_N12
\registerFile_inst|U2|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(18)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(18) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(18),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux13~2_combout\);

-- Location: FF_X49_Y50_N3
\registerFile_inst|GEN_ADDREG:29:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(18));

-- Location: FF_X49_Y50_N25
\registerFile_inst|GEN_ADDREG:25:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(18));

-- Location: LCCOMB_X49_Y50_N2
\registerFile_inst|U2|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~3_combout\ = (\registerFile_inst|U2|Mux13~2_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(18))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux13~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux13~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~3_combout\);

-- Location: FF_X57_Y52_N7
\registerFile_inst|GEN_ADDREG:24:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(18));

-- Location: FF_X57_Y52_N9
\registerFile_inst|GEN_ADDREG:16:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(18));

-- Location: LCCOMB_X57_Y52_N8
\registerFile_inst|U2|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(18))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(18),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux13~4_combout\);

-- Location: FF_X58_Y52_N15
\registerFile_inst|GEN_ADDREG:28:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(18));

-- Location: FF_X58_Y52_N29
\registerFile_inst|GEN_ADDREG:20:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(18));

-- Location: LCCOMB_X58_Y52_N14
\registerFile_inst|U2|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~5_combout\ = (\registerFile_inst|U2|Mux13~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(18))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux13~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux13~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~5_combout\);

-- Location: LCCOMB_X49_Y50_N28
\registerFile_inst|U2|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux13~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((!\instructionFetch_Decode|instructionOUT\(22) & \registerFile_inst|U2|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux13~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux13~5_combout\,
	combout => \registerFile_inst|U2|Mux13~6_combout\);

-- Location: LCCOMB_X49_Y50_N30
\registerFile_inst|U2|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~9_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux13~6_combout\ & ((\registerFile_inst|U2|Mux13~8_combout\))) # (!\registerFile_inst|U2|Mux13~6_combout\ & 
-- (\registerFile_inst|U2|Mux13~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux13~1_combout\,
	datab => \registerFile_inst|U2|Mux13~8_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux13~6_combout\,
	combout => \registerFile_inst|U2|Mux13~9_combout\);

-- Location: FF_X58_Y47_N27
\registerFile_inst|GEN_ADDREG:11:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(18));

-- Location: FF_X58_Y43_N5
\registerFile_inst|GEN_ADDREG:8:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(18));

-- Location: FF_X58_Y43_N3
\registerFile_inst|GEN_ADDREG:9:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(18));

-- Location: LCCOMB_X58_Y43_N4
\registerFile_inst|U2|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(18)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~10_combout\);

-- Location: FF_X58_Y47_N17
\registerFile_inst|GEN_ADDREG:10:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(18));

-- Location: LCCOMB_X58_Y47_N16
\registerFile_inst|U2|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~11_combout\ = (\registerFile_inst|U2|Mux13~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(18)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux13~10_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(18) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(18),
	datab => \registerFile_inst|U2|Mux13~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux13~11_combout\);

-- Location: FF_X52_Y51_N19
\registerFile_inst|GEN_ADDREG:0:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(18));

-- Location: FF_X52_Y51_N9
\registerFile_inst|GEN_ADDREG:1:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(18));

-- Location: LCCOMB_X52_Y51_N18
\registerFile_inst|U2|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(18))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~14_combout\);

-- Location: FF_X57_Y51_N7
\registerFile_inst|GEN_ADDREG:3:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(18));

-- Location: FF_X57_Y51_N13
\registerFile_inst|GEN_ADDREG:2:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(18));

-- Location: LCCOMB_X57_Y51_N6
\registerFile_inst|U2|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux13~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(18))) # (!\registerFile_inst|U2|Mux13~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(18)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux13~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux13~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~15_combout\);

-- Location: FF_X60_Y52_N13
\registerFile_inst|GEN_ADDREG:5:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(18));

-- Location: FF_X60_Y53_N11
\registerFile_inst|GEN_ADDREG:4:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(18));

-- Location: FF_X60_Y53_N17
\registerFile_inst|GEN_ADDREG:6:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(18));

-- Location: LCCOMB_X60_Y53_N10
\registerFile_inst|U2|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(18))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~12_combout\);

-- Location: FF_X60_Y52_N31
\registerFile_inst|GEN_ADDREG:7:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(18));

-- Location: LCCOMB_X60_Y52_N30
\registerFile_inst|U2|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~13_combout\ = (\registerFile_inst|U2|Mux13~12_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(18)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux13~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(18) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(18),
	datab => \registerFile_inst|U2|Mux13~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux13~13_combout\);

-- Location: LCCOMB_X58_Y47_N4
\registerFile_inst|U2|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24)) # (\registerFile_inst|U2|Mux13~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|U2|Mux13~15_combout\ & (!\instructionFetch_Decode|instructionOUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux13~15_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux13~13_combout\,
	combout => \registerFile_inst|U2|Mux13~16_combout\);

-- Location: FF_X58_Y48_N19
\registerFile_inst|GEN_ADDREG:12:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(18));

-- Location: FF_X58_Y48_N25
\registerFile_inst|GEN_ADDREG:14:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(18));

-- Location: LCCOMB_X58_Y48_N18
\registerFile_inst|U2|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(18)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(18),
	combout => \registerFile_inst|U2|Mux13~17_combout\);

-- Location: FF_X57_Y45_N21
\registerFile_inst|GEN_ADDREG:15:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[18]~18_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(18));

-- Location: FF_X57_Y48_N31
\registerFile_inst|GEN_ADDREG:13:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(18));

-- Location: LCCOMB_X57_Y48_N30
\registerFile_inst|U2|Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~18_combout\ = (\registerFile_inst|U2|Mux13~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(18)) # ((!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux13~17_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(18) & \instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux13~17_combout\,
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(18),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux13~18_combout\);

-- Location: LCCOMB_X58_Y47_N14
\registerFile_inst|U2|Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~19_combout\ = (\registerFile_inst|U2|Mux13~16_combout\ & (((\registerFile_inst|U2|Mux13~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux13~16_combout\ & 
-- (\registerFile_inst|U2|Mux13~11_combout\ & (\instructionFetch_Decode|instructionOUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux13~11_combout\,
	datab => \registerFile_inst|U2|Mux13~16_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux13~18_combout\,
	combout => \registerFile_inst|U2|Mux13~19_combout\);

-- Location: LCCOMB_X60_Y49_N16
\registerFile_inst|U2|Mux13~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux13~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux13~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux13~9_combout\,
	datad => \registerFile_inst|U2|Mux13~19_combout\,
	combout => \registerFile_inst|U2|Mux13~20_combout\);

-- Location: FF_X60_Y49_N17
\instructionDecode_Excecution|readData1OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux13~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(18));

-- Location: LCCOMB_X62_Y46_N18
\MUX2|mux_out[18]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[18]~13_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(18),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[18]~13_combout\);

-- Location: LCCOMB_X63_Y48_N12
\ALU_inst|Add0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~56_combout\ = \MUX2|mux_out[18]~13_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[18]~13_combout\,
	datab => \ALUControl_inst|Operation~7_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~56_combout\);

-- Location: LCCOMB_X57_Y40_N24
\registerFile_inst|GEN_ADDREG:15:REGX|Q[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[17]~feeder_combout\ = \MUX3|mux_out[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX3|mux_out[17]~17_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[17]~feeder_combout\);

-- Location: FF_X57_Y40_N25
\registerFile_inst|GEN_ADDREG:15:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[17]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(17));

-- Location: FF_X56_Y41_N19
\registerFile_inst|GEN_ADDREG:14:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(17));

-- Location: FF_X59_Y41_N5
\registerFile_inst|GEN_ADDREG:13:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(17));

-- Location: FF_X59_Y41_N23
\registerFile_inst|GEN_ADDREG:12:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(17));

-- Location: LCCOMB_X59_Y41_N22
\registerFile_inst|U2|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(17))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(17),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux14~17_combout\);

-- Location: LCCOMB_X56_Y41_N18
\registerFile_inst|U2|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux14~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(17))) # (!\registerFile_inst|U2|Mux14~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(17)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(17),
	datad => \registerFile_inst|U2|Mux14~17_combout\,
	combout => \registerFile_inst|U2|Mux14~18_combout\);

-- Location: FF_X55_Y48_N9
\registerFile_inst|GEN_ADDREG:10:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(17));

-- Location: FF_X55_Y48_N27
\registerFile_inst|GEN_ADDREG:8:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(17));

-- Location: LCCOMB_X55_Y48_N26
\registerFile_inst|U2|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(17)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(17) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(17),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux14~12_combout\);

-- Location: FF_X55_Y46_N9
\registerFile_inst|GEN_ADDREG:11:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(17));

-- Location: FF_X56_Y46_N19
\registerFile_inst|GEN_ADDREG:9:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(17));

-- Location: LCCOMB_X55_Y46_N8
\registerFile_inst|U2|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux14~12_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(17))) # (!\registerFile_inst|U2|Mux14~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(17)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux14~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux14~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(17),
	combout => \registerFile_inst|U2|Mux14~13_combout\);

-- Location: FF_X55_Y43_N21
\registerFile_inst|GEN_ADDREG:2:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(17));

-- Location: FF_X55_Y43_N7
\registerFile_inst|GEN_ADDREG:0:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(17));

-- Location: LCCOMB_X55_Y43_N6
\registerFile_inst|U2|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(17)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(17) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(17),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux14~14_combout\);

-- Location: FF_X52_Y43_N15
\registerFile_inst|GEN_ADDREG:1:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(17));

-- Location: FF_X52_Y43_N9
\registerFile_inst|GEN_ADDREG:3:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(17));

-- Location: LCCOMB_X52_Y43_N8
\registerFile_inst|U2|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~15_combout\ = (\registerFile_inst|U2|Mux14~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(17)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux14~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(17) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux14~14_combout\,
	datab => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(17),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux14~15_combout\);

-- Location: LCCOMB_X52_Y38_N16
\registerFile_inst|U2|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|U2|Mux14~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux14~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux14~15_combout\,
	combout => \registerFile_inst|U2|Mux14~16_combout\);

-- Location: FF_X62_Y50_N17
\registerFile_inst|GEN_ADDREG:7:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(17));

-- Location: FF_X62_Y49_N3
\registerFile_inst|GEN_ADDREG:6:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(17));

-- Location: FF_X62_Y52_N21
\registerFile_inst|GEN_ADDREG:5:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(17));

-- Location: FF_X62_Y52_N23
\registerFile_inst|GEN_ADDREG:4:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(17));

-- Location: LCCOMB_X62_Y52_N22
\registerFile_inst|U2|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(17)) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(17) & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(17),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux14~10_combout\);

-- Location: LCCOMB_X62_Y49_N2
\registerFile_inst|U2|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux14~10_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(17))) # (!\registerFile_inst|U2|Mux14~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(17)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(17),
	datad => \registerFile_inst|U2|Mux14~10_combout\,
	combout => \registerFile_inst|U2|Mux14~11_combout\);

-- Location: LCCOMB_X58_Y49_N26
\registerFile_inst|U2|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~19_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux14~16_combout\ & (\registerFile_inst|U2|Mux14~18_combout\)) # (!\registerFile_inst|U2|Mux14~16_combout\ & 
-- ((\registerFile_inst|U2|Mux14~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux14~18_combout\,
	datac => \registerFile_inst|U2|Mux14~16_combout\,
	datad => \registerFile_inst|U2|Mux14~11_combout\,
	combout => \registerFile_inst|U2|Mux14~19_combout\);

-- Location: FF_X51_Y50_N1
\registerFile_inst|GEN_ADDREG:25:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(17));

-- Location: FF_X51_Y50_N11
\registerFile_inst|GEN_ADDREG:17:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(17));

-- Location: LCCOMB_X51_Y50_N10
\registerFile_inst|U2|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(17))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(17),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux14~0_combout\);

-- Location: FF_X52_Y50_N7
\registerFile_inst|GEN_ADDREG:29:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(17));

-- Location: LCCOMB_X52_Y50_N12
\registerFile_inst|U2|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~1_combout\ = (\registerFile_inst|U2|Mux14~0_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(17))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux14~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux14~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(17),
	combout => \registerFile_inst|U2|Mux14~1_combout\);

-- Location: FF_X51_Y47_N19
\registerFile_inst|GEN_ADDREG:18:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(17));

-- Location: FF_X51_Y47_N9
\registerFile_inst|GEN_ADDREG:22:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(17));

-- Location: LCCOMB_X51_Y47_N18
\registerFile_inst|U2|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(17))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(17),
	combout => \registerFile_inst|U2|Mux14~2_combout\);

-- Location: FF_X51_Y51_N31
\registerFile_inst|GEN_ADDREG:30:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(17));

-- Location: FF_X51_Y51_N21
\registerFile_inst|GEN_ADDREG:26:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(17));

-- Location: LCCOMB_X51_Y51_N30
\registerFile_inst|U2|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux14~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(17))) # (!\registerFile_inst|U2|Mux14~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(17)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux14~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(17),
	combout => \registerFile_inst|U2|Mux14~3_combout\);

-- Location: FF_X55_Y41_N7
\registerFile_inst|GEN_ADDREG:16:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(17));

-- Location: FF_X55_Y41_N21
\registerFile_inst|GEN_ADDREG:20:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(17));

-- Location: LCCOMB_X55_Y41_N6
\registerFile_inst|U2|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(17)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(17),
	combout => \registerFile_inst|U2|Mux14~4_combout\);

-- Location: FF_X56_Y44_N3
\registerFile_inst|GEN_ADDREG:28:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(17));

-- Location: FF_X56_Y44_N1
\registerFile_inst|GEN_ADDREG:24:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(17));

-- Location: LCCOMB_X56_Y44_N2
\registerFile_inst|U2|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux14~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(17))) # (!\registerFile_inst|U2|Mux14~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(17)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux14~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(17),
	combout => \registerFile_inst|U2|Mux14~5_combout\);

-- Location: LCCOMB_X52_Y50_N16
\registerFile_inst|U2|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux14~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux14~3_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux14~5_combout\,
	combout => \registerFile_inst|U2|Mux14~6_combout\);

-- Location: FF_X54_Y50_N27
\registerFile_inst|GEN_ADDREG:27:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(17));

-- Location: FF_X54_Y50_N21
\registerFile_inst|GEN_ADDREG:19:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(17));

-- Location: LCCOMB_X54_Y50_N20
\registerFile_inst|U2|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(17))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux14~7_combout\);

-- Location: FF_X57_Y50_N7
\registerFile_inst|GEN_ADDREG:31:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(17));

-- Location: FF_X57_Y50_N13
\registerFile_inst|GEN_ADDREG:23:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(17));

-- Location: LCCOMB_X57_Y50_N6
\registerFile_inst|U2|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~8_combout\ = (\registerFile_inst|U2|Mux14~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(17))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux14~7_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux14~7_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(17),
	combout => \registerFile_inst|U2|Mux14~8_combout\);

-- Location: LCCOMB_X52_Y50_N26
\registerFile_inst|U2|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~9_combout\ = (\registerFile_inst|U2|Mux14~6_combout\ & (((\registerFile_inst|U2|Mux14~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux14~6_combout\ & 
-- (\registerFile_inst|U2|Mux14~1_combout\ & (\instructionFetch_Decode|instructionOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux14~1_combout\,
	datab => \registerFile_inst|U2|Mux14~6_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \registerFile_inst|U2|Mux14~8_combout\,
	combout => \registerFile_inst|U2|Mux14~9_combout\);

-- Location: LCCOMB_X58_Y49_N8
\registerFile_inst|U2|Mux14~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux14~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux14~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux14~19_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux14~9_combout\,
	combout => \registerFile_inst|U2|Mux14~20_combout\);

-- Location: FF_X58_Y49_N9
\instructionDecode_Excecution|readData1OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(17));

-- Location: LCCOMB_X65_Y47_N30
\ALU_inst|Add0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~53_combout\ = \MUX2|mux_out[17]~14_combout\ $ (((\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[17]~14_combout\,
	datab => \ALUControl_inst|Operation~9_combout\,
	datac => \ALUControl_inst|Operation~7_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~53_combout\);

-- Location: FF_X50_Y46_N23
\registerFile_inst|GEN_ADDREG:30:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(16));

-- Location: FF_X49_Y48_N27
\registerFile_inst|GEN_ADDREG:18:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(16));

-- Location: FF_X49_Y48_N1
\registerFile_inst|GEN_ADDREG:26:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(16));

-- Location: LCCOMB_X49_Y48_N26
\registerFile_inst|U2|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(16)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(16),
	combout => \registerFile_inst|U2|Mux15~0_combout\);

-- Location: FF_X50_Y46_N5
\registerFile_inst|GEN_ADDREG:22:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(16));

-- Location: LCCOMB_X50_Y46_N4
\registerFile_inst|U2|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~1_combout\ = (\registerFile_inst|U2|Mux15~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(16)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux15~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(16) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(16),
	datab => \registerFile_inst|U2|Mux15~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux15~1_combout\);

-- Location: FF_X59_Y49_N27
\registerFile_inst|GEN_ADDREG:19:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(16));

-- Location: FF_X59_Y49_N9
\registerFile_inst|GEN_ADDREG:23:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(16));

-- Location: LCCOMB_X59_Y49_N26
\registerFile_inst|U2|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(16),
	combout => \registerFile_inst|U2|Mux15~7_combout\);

-- Location: FF_X56_Y51_N19
\registerFile_inst|GEN_ADDREG:27:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(16));

-- Location: FF_X56_Y51_N21
\registerFile_inst|GEN_ADDREG:31:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(16));

-- Location: LCCOMB_X56_Y51_N20
\registerFile_inst|U2|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~8_combout\ = (\registerFile_inst|U2|Mux15~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(16)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux15~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(16) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux15~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux15~8_combout\);

-- Location: FF_X57_Y52_N5
\registerFile_inst|GEN_ADDREG:16:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(16));

-- Location: FF_X57_Y52_N19
\registerFile_inst|GEN_ADDREG:24:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(16));

-- Location: LCCOMB_X57_Y52_N4
\registerFile_inst|U2|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(16)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(16),
	combout => \registerFile_inst|U2|Mux15~4_combout\);

-- Location: FF_X56_Y52_N13
\registerFile_inst|GEN_ADDREG:28:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(16));

-- Location: FF_X56_Y52_N11
\registerFile_inst|GEN_ADDREG:20:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(16));

-- Location: LCCOMB_X56_Y52_N12
\registerFile_inst|U2|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~5_combout\ = (\registerFile_inst|U2|Mux15~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(16))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux15~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux15~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(16),
	combout => \registerFile_inst|U2|Mux15~5_combout\);

-- Location: FF_X51_Y48_N1
\registerFile_inst|GEN_ADDREG:25:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(16));

-- Location: FF_X51_Y48_N27
\registerFile_inst|GEN_ADDREG:29:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(16));

-- Location: FF_X54_Y48_N31
\registerFile_inst|GEN_ADDREG:21:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(16));

-- Location: FF_X54_Y48_N25
\registerFile_inst|GEN_ADDREG:17:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(16));

-- Location: LCCOMB_X54_Y48_N24
\registerFile_inst|U2|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(16)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(16) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(16),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux15~2_combout\);

-- Location: LCCOMB_X51_Y48_N26
\registerFile_inst|U2|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux15~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(16)))) # (!\registerFile_inst|U2|Mux15~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(16),
	datad => \registerFile_inst|U2|Mux15~2_combout\,
	combout => \registerFile_inst|U2|Mux15~3_combout\);

-- Location: LCCOMB_X56_Y48_N2
\registerFile_inst|U2|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|U2|Mux15~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux15~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \registerFile_inst|U2|Mux15~3_combout\,
	combout => \registerFile_inst|U2|Mux15~6_combout\);

-- Location: LCCOMB_X56_Y48_N4
\registerFile_inst|U2|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~9_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux15~6_combout\ & ((\registerFile_inst|U2|Mux15~8_combout\))) # (!\registerFile_inst|U2|Mux15~6_combout\ & 
-- (\registerFile_inst|U2|Mux15~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux15~1_combout\,
	datac => \registerFile_inst|U2|Mux15~8_combout\,
	datad => \registerFile_inst|U2|Mux15~6_combout\,
	combout => \registerFile_inst|U2|Mux15~9_combout\);

-- Location: FF_X58_Y43_N25
\registerFile_inst|GEN_ADDREG:8:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(16));

-- Location: FF_X58_Y43_N7
\registerFile_inst|GEN_ADDREG:9:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(16));

-- Location: LCCOMB_X58_Y43_N24
\registerFile_inst|U2|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(16)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(16),
	combout => \registerFile_inst|U2|Mux15~10_combout\);

-- Location: FF_X58_Y47_N9
\registerFile_inst|GEN_ADDREG:10:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(16));

-- Location: FF_X58_Y47_N19
\registerFile_inst|GEN_ADDREG:11:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(16));

-- Location: LCCOMB_X58_Y47_N8
\registerFile_inst|U2|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux15~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(16)))) # (!\registerFile_inst|U2|Mux15~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux15~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(16),
	combout => \registerFile_inst|U2|Mux15~11_combout\);

-- Location: FF_X57_Y47_N3
\registerFile_inst|GEN_ADDREG:15:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[16]~16_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(16));

-- Location: FF_X58_Y48_N15
\registerFile_inst|GEN_ADDREG:12:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(16));

-- Location: FF_X58_Y48_N13
\registerFile_inst|GEN_ADDREG:14:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(16));

-- Location: LCCOMB_X58_Y48_N14
\registerFile_inst|U2|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(16)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(16),
	combout => \registerFile_inst|U2|Mux15~17_combout\);

-- Location: LCCOMB_X57_Y48_N16
\registerFile_inst|U2|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~18_combout\ = (\registerFile_inst|U2|Mux15~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(16)) # ((!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux15~17_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(16) & \instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(16),
	datab => \registerFile_inst|U2|Mux15~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux15~18_combout\);

-- Location: FF_X57_Y51_N9
\registerFile_inst|GEN_ADDREG:2:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(16));

-- Location: FF_X57_Y51_N27
\registerFile_inst|GEN_ADDREG:3:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(16));

-- Location: FF_X58_Y51_N19
\registerFile_inst|GEN_ADDREG:0:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(16));

-- Location: FF_X58_Y51_N17
\registerFile_inst|GEN_ADDREG:1:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(16));

-- Location: LCCOMB_X58_Y51_N18
\registerFile_inst|U2|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(16),
	combout => \registerFile_inst|U2|Mux15~14_combout\);

-- Location: LCCOMB_X57_Y51_N26
\registerFile_inst|U2|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux15~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(16)))) # (!\registerFile_inst|U2|Mux15~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(16),
	datad => \registerFile_inst|U2|Mux15~14_combout\,
	combout => \registerFile_inst|U2|Mux15~15_combout\);

-- Location: FF_X61_Y52_N25
\registerFile_inst|GEN_ADDREG:6:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(16));

-- Location: FF_X61_Y52_N3
\registerFile_inst|GEN_ADDREG:4:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(16));

-- Location: LCCOMB_X61_Y52_N2
\registerFile_inst|U2|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(16)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(16) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux15~12_combout\);

-- Location: FF_X60_Y52_N25
\registerFile_inst|GEN_ADDREG:5:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(16));

-- Location: FF_X60_Y52_N27
\registerFile_inst|GEN_ADDREG:7:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(16));

-- Location: LCCOMB_X60_Y52_N26
\registerFile_inst|U2|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~13_combout\ = (\registerFile_inst|U2|Mux15~12_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(16)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux15~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(16) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux15~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux15~13_combout\);

-- Location: LCCOMB_X59_Y51_N22
\registerFile_inst|U2|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux15~13_combout\) # (\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|U2|Mux15~15_combout\ & ((!\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux15~15_combout\,
	datab => \registerFile_inst|U2|Mux15~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux15~16_combout\);

-- Location: LCCOMB_X59_Y51_N16
\registerFile_inst|U2|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~19_combout\ = (\registerFile_inst|U2|Mux15~16_combout\ & (((\registerFile_inst|U2|Mux15~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux15~16_combout\ & 
-- (\registerFile_inst|U2|Mux15~11_combout\ & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux15~11_combout\,
	datab => \registerFile_inst|U2|Mux15~18_combout\,
	datac => \registerFile_inst|U2|Mux15~16_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux15~19_combout\);

-- Location: LCCOMB_X60_Y49_N2
\registerFile_inst|U2|Mux15~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux15~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux15~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux15~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux15~9_combout\,
	datad => \registerFile_inst|U2|Mux15~19_combout\,
	combout => \registerFile_inst|U2|Mux15~20_combout\);

-- Location: FF_X60_Y49_N3
\instructionDecode_Excecution|readData1OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(16));

-- Location: LCCOMB_X62_Y46_N22
\MUX2|mux_out[16]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[16]~15_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(16),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[16]~15_combout\);

-- Location: LCCOMB_X63_Y48_N26
\ALU_inst|Add0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~50_combout\ = \MUX2|mux_out[16]~15_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[16]~15_combout\,
	datab => \ALUControl_inst|Operation~7_combout\,
	datac => \ALUControl_inst|Operation~9_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~50_combout\);

-- Location: LCCOMB_X59_Y48_N16
\MUX2|mux_out[15]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[15]~16_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(15),
	datac => \instructionDecode_Excecution|rdOUT\(4),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \MUX2|mux_out[15]~16_combout\);

-- Location: LCCOMB_X63_Y45_N22
\ALU_inst|Add0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~47_combout\ = \MUX2|mux_out[15]~16_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Operation~9_combout\,
	datac => \ALUControl_inst|Equal0~0_combout\,
	datad => \MUX2|mux_out[15]~16_combout\,
	combout => \ALU_inst|Add0~47_combout\);

-- Location: FF_X57_Y47_N25
\registerFile_inst|GEN_ADDREG:15:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[15]~15_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(15));

-- Location: FF_X59_Y47_N19
\registerFile_inst|GEN_ADDREG:14:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(15));

-- Location: FF_X59_Y41_N3
\registerFile_inst|GEN_ADDREG:12:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(15));

-- Location: FF_X59_Y41_N1
\registerFile_inst|GEN_ADDREG:13:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(15));

-- Location: LCCOMB_X59_Y41_N2
\registerFile_inst|U2|Mux16~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(15)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(15),
	combout => \registerFile_inst|U2|Mux16~17_combout\);

-- Location: LCCOMB_X59_Y47_N18
\registerFile_inst|U2|Mux16~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux16~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(15))) # (!\registerFile_inst|U2|Mux16~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(15)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(15),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(15),
	datad => \registerFile_inst|U2|Mux16~17_combout\,
	combout => \registerFile_inst|U2|Mux16~18_combout\);

-- Location: FF_X62_Y52_N9
\registerFile_inst|GEN_ADDREG:5:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(15));

-- Location: FF_X62_Y52_N19
\registerFile_inst|GEN_ADDREG:4:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(15));

-- Location: LCCOMB_X62_Y52_N18
\registerFile_inst|U2|Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(15))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(15),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux16~10_combout\);

-- Location: FF_X62_Y50_N29
\registerFile_inst|GEN_ADDREG:7:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(15));

-- Location: FF_X62_Y50_N27
\registerFile_inst|GEN_ADDREG:6:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(15));

-- Location: LCCOMB_X62_Y50_N26
\registerFile_inst|U2|Mux16~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~11_combout\ = (\registerFile_inst|U2|Mux16~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(15)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux16~10_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(15) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux16~10_combout\,
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(15),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux16~11_combout\);

-- Location: FF_X56_Y46_N21
\registerFile_inst|GEN_ADDREG:9:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(15));

-- Location: FF_X55_Y46_N3
\registerFile_inst|GEN_ADDREG:11:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(15));

-- Location: FF_X55_Y48_N5
\registerFile_inst|GEN_ADDREG:10:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(15));

-- Location: FF_X55_Y48_N15
\registerFile_inst|GEN_ADDREG:8:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(15));

-- Location: LCCOMB_X55_Y48_N14
\registerFile_inst|U2|Mux16~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(15)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(15) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(15),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux16~12_combout\);

-- Location: LCCOMB_X55_Y46_N2
\registerFile_inst|U2|Mux16~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux16~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(15)))) # (!\registerFile_inst|U2|Mux16~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(15))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(15),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(15),
	datad => \registerFile_inst|U2|Mux16~12_combout\,
	combout => \registerFile_inst|U2|Mux16~13_combout\);

-- Location: FF_X55_Y43_N3
\registerFile_inst|GEN_ADDREG:0:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(15));

-- Location: FF_X55_Y43_N25
\registerFile_inst|GEN_ADDREG:2:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(15));

-- Location: LCCOMB_X55_Y43_N2
\registerFile_inst|U2|Mux16~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(15))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(15),
	combout => \registerFile_inst|U2|Mux16~14_combout\);

-- Location: FF_X59_Y46_N25
\registerFile_inst|GEN_ADDREG:1:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(15));

-- Location: FF_X59_Y46_N27
\registerFile_inst|GEN_ADDREG:3:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(15));

-- Location: LCCOMB_X59_Y46_N26
\registerFile_inst|U2|Mux16~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~15_combout\ = (\registerFile_inst|U2|Mux16~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(15)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux16~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(15) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux16~14_combout\,
	datab => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(15),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux16~15_combout\);

-- Location: LCCOMB_X59_Y47_N28
\registerFile_inst|U2|Mux16~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux16~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((!\instructionFetch_Decode|instructionOUT\(23) & \registerFile_inst|U2|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux16~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux16~15_combout\,
	combout => \registerFile_inst|U2|Mux16~16_combout\);

-- Location: LCCOMB_X59_Y47_N22
\registerFile_inst|U2|Mux16~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~19_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux16~16_combout\ & (\registerFile_inst|U2|Mux16~18_combout\)) # (!\registerFile_inst|U2|Mux16~16_combout\ & 
-- ((\registerFile_inst|U2|Mux16~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux16~18_combout\,
	datac => \registerFile_inst|U2|Mux16~11_combout\,
	datad => \registerFile_inst|U2|Mux16~16_combout\,
	combout => \registerFile_inst|U2|Mux16~19_combout\);

-- Location: FF_X51_Y47_N5
\registerFile_inst|GEN_ADDREG:22:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(15));

-- Location: FF_X51_Y47_N23
\registerFile_inst|GEN_ADDREG:18:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(15));

-- Location: LCCOMB_X51_Y47_N22
\registerFile_inst|U2|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(15)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(15) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(15),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux16~2_combout\);

-- Location: FF_X51_Y51_N19
\registerFile_inst|GEN_ADDREG:30:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(15));

-- Location: FF_X51_Y51_N25
\registerFile_inst|GEN_ADDREG:26:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(15));

-- Location: LCCOMB_X51_Y51_N18
\registerFile_inst|U2|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux16~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(15))) # (!\registerFile_inst|U2|Mux16~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(15)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux16~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(15),
	combout => \registerFile_inst|U2|Mux16~3_combout\);

-- Location: FF_X57_Y44_N21
\registerFile_inst|GEN_ADDREG:16:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(15));

-- Location: FF_X57_Y44_N11
\registerFile_inst|GEN_ADDREG:20:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(15));

-- Location: LCCOMB_X57_Y44_N20
\registerFile_inst|U2|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(15)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(15),
	combout => \registerFile_inst|U2|Mux16~4_combout\);

-- Location: FF_X56_Y44_N31
\registerFile_inst|GEN_ADDREG:28:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(15));

-- Location: FF_X56_Y44_N13
\registerFile_inst|GEN_ADDREG:24:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(15));

-- Location: LCCOMB_X56_Y44_N30
\registerFile_inst|U2|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux16~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(15))) # (!\registerFile_inst|U2|Mux16~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(15)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux16~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(15),
	combout => \registerFile_inst|U2|Mux16~5_combout\);

-- Location: LCCOMB_X55_Y45_N4
\registerFile_inst|U2|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux16~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux16~3_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux16~5_combout\,
	combout => \registerFile_inst|U2|Mux16~6_combout\);

-- Location: FF_X52_Y50_N31
\registerFile_inst|GEN_ADDREG:29:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(15));

-- Location: FF_X51_Y50_N13
\registerFile_inst|GEN_ADDREG:25:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(15));

-- Location: LCCOMB_X51_Y50_N22
\registerFile_inst|U2|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(15))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(15),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux16~0_combout\);

-- Location: FF_X52_Y50_N29
\registerFile_inst|GEN_ADDREG:21:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(15));

-- Location: LCCOMB_X52_Y50_N28
\registerFile_inst|U2|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~1_combout\ = (\registerFile_inst|U2|Mux16~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(15)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux16~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(15) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(15),
	datab => \registerFile_inst|U2|Mux16~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux16~1_combout\);

-- Location: FF_X56_Y50_N1
\registerFile_inst|GEN_ADDREG:27:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(15));

-- Location: FF_X56_Y50_N3
\registerFile_inst|GEN_ADDREG:19:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(15));

-- Location: LCCOMB_X56_Y50_N2
\registerFile_inst|U2|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(15)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(15) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(15),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux16~7_combout\);

-- Location: FF_X57_Y50_N9
\registerFile_inst|GEN_ADDREG:23:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(15));

-- Location: FF_X57_Y50_N3
\registerFile_inst|GEN_ADDREG:31:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(15));

-- Location: LCCOMB_X57_Y50_N2
\registerFile_inst|U2|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~8_combout\ = (\registerFile_inst|U2|Mux16~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(15)) # (!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux16~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(15) & ((\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux16~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(15),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux16~8_combout\);

-- Location: LCCOMB_X58_Y46_N16
\registerFile_inst|U2|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~9_combout\ = (\registerFile_inst|U2|Mux16~6_combout\ & (((\registerFile_inst|U2|Mux16~8_combout\)) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux16~6_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux16~6_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux16~1_combout\,
	datad => \registerFile_inst|U2|Mux16~8_combout\,
	combout => \registerFile_inst|U2|Mux16~9_combout\);

-- Location: LCCOMB_X58_Y44_N16
\registerFile_inst|U2|Mux16~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux16~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux16~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux16~19_combout\,
	datad => \registerFile_inst|U2|Mux16~9_combout\,
	combout => \registerFile_inst|U2|Mux16~20_combout\);

-- Location: FF_X58_Y44_N17
\instructionDecode_Excecution|readData1OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux16~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(15));

-- Location: FF_X58_Y47_N23
\registerFile_inst|GEN_ADDREG:11:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(14));

-- Location: FF_X58_Y43_N13
\registerFile_inst|GEN_ADDREG:8:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(14));

-- Location: FF_X58_Y43_N19
\registerFile_inst|GEN_ADDREG:9:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(14));

-- Location: LCCOMB_X58_Y43_N12
\registerFile_inst|U2|Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(14)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(14),
	combout => \registerFile_inst|U2|Mux17~10_combout\);

-- Location: FF_X58_Y47_N21
\registerFile_inst|GEN_ADDREG:10:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(14));

-- Location: LCCOMB_X58_Y47_N20
\registerFile_inst|U2|Mux17~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~11_combout\ = (\registerFile_inst|U2|Mux17~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(14)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux17~10_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(14) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(14),
	datab => \registerFile_inst|U2|Mux17~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux17~11_combout\);

-- Location: FF_X57_Y48_N27
\registerFile_inst|GEN_ADDREG:13:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(14));

-- Location: FF_X58_Y48_N11
\registerFile_inst|GEN_ADDREG:12:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(14));

-- Location: FF_X58_Y48_N1
\registerFile_inst|GEN_ADDREG:14:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(14));

-- Location: LCCOMB_X58_Y48_N10
\registerFile_inst|U2|Mux17~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(14)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(14),
	combout => \registerFile_inst|U2|Mux17~17_combout\);

-- Location: LCCOMB_X57_Y48_N26
\registerFile_inst|U2|Mux17~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~18_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux17~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(14))) # (!\registerFile_inst|U2|Mux17~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(14)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(14),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(14),
	datad => \registerFile_inst|U2|Mux17~17_combout\,
	combout => \registerFile_inst|U2|Mux17~18_combout\);

-- Location: FF_X58_Y51_N7
\registerFile_inst|GEN_ADDREG:0:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(14));

-- Location: FF_X58_Y51_N21
\registerFile_inst|GEN_ADDREG:1:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(14));

-- Location: LCCOMB_X58_Y51_N6
\registerFile_inst|U2|Mux17~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(14))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(14),
	combout => \registerFile_inst|U2|Mux17~14_combout\);

-- Location: FF_X57_Y51_N5
\registerFile_inst|GEN_ADDREG:2:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(14));

-- Location: FF_X57_Y51_N23
\registerFile_inst|GEN_ADDREG:3:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(14));

-- Location: LCCOMB_X57_Y51_N22
\registerFile_inst|U2|Mux17~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~15_combout\ = (\registerFile_inst|U2|Mux17~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(14)) # (!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux17~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(14) & ((\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux17~14_combout\,
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(14),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux17~15_combout\);

-- Location: FF_X60_Y52_N5
\registerFile_inst|GEN_ADDREG:5:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(14));

-- Location: FF_X60_Y52_N7
\registerFile_inst|GEN_ADDREG:7:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(14));

-- Location: FF_X61_Y52_N23
\registerFile_inst|GEN_ADDREG:4:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(14));

-- Location: FF_X61_Y52_N13
\registerFile_inst|GEN_ADDREG:6:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(14));

-- Location: LCCOMB_X61_Y52_N22
\registerFile_inst|U2|Mux17~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~12_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(14)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(14),
	combout => \registerFile_inst|U2|Mux17~12_combout\);

-- Location: LCCOMB_X60_Y52_N6
\registerFile_inst|U2|Mux17~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux17~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(14)))) # (!\registerFile_inst|U2|Mux17~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(14))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(14),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(14),
	datad => \registerFile_inst|U2|Mux17~12_combout\,
	combout => \registerFile_inst|U2|Mux17~13_combout\);

-- Location: LCCOMB_X60_Y52_N8
\registerFile_inst|U2|Mux17~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|U2|Mux17~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux17~15_combout\,
	datad => \registerFile_inst|U2|Mux17~13_combout\,
	combout => \registerFile_inst|U2|Mux17~16_combout\);

-- Location: LCCOMB_X60_Y52_N2
\registerFile_inst|U2|Mux17~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~19_combout\ = (\registerFile_inst|U2|Mux17~16_combout\ & (((\registerFile_inst|U2|Mux17~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux17~16_combout\ & 
-- (\registerFile_inst|U2|Mux17~11_combout\ & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux17~11_combout\,
	datab => \registerFile_inst|U2|Mux17~18_combout\,
	datac => \registerFile_inst|U2|Mux17~16_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux17~19_combout\);

-- Location: FF_X54_Y48_N27
\registerFile_inst|GEN_ADDREG:21:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(14));

-- Location: FF_X54_Y48_N29
\registerFile_inst|GEN_ADDREG:17:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(14));

-- Location: LCCOMB_X54_Y48_N28
\registerFile_inst|U2|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(14)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(14) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(14),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux17~2_combout\);

-- Location: FF_X51_Y48_N31
\registerFile_inst|GEN_ADDREG:29:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(14));

-- Location: FF_X51_Y48_N13
\registerFile_inst|GEN_ADDREG:25:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(14));

-- Location: LCCOMB_X51_Y48_N30
\registerFile_inst|U2|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux17~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(14))) # (!\registerFile_inst|U2|Mux17~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(14)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux17~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(14),
	combout => \registerFile_inst|U2|Mux17~3_combout\);

-- Location: FF_X56_Y52_N31
\registerFile_inst|GEN_ADDREG:20:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(14));

-- Location: FF_X56_Y52_N17
\registerFile_inst|GEN_ADDREG:28:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(14));

-- Location: FF_X57_Y52_N23
\registerFile_inst|GEN_ADDREG:24:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(14));

-- Location: FF_X57_Y52_N17
\registerFile_inst|GEN_ADDREG:16:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(14));

-- Location: LCCOMB_X57_Y52_N16
\registerFile_inst|U2|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(14))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(14),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux17~4_combout\);

-- Location: LCCOMB_X56_Y52_N16
\registerFile_inst|U2|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~5_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux17~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(14)))) # (!\registerFile_inst|U2|Mux17~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(14))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(14),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(14),
	datad => \registerFile_inst|U2|Mux17~4_combout\,
	combout => \registerFile_inst|U2|Mux17~5_combout\);

-- Location: LCCOMB_X55_Y45_N6
\registerFile_inst|U2|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux17~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((!\instructionFetch_Decode|instructionOUT\(22) & \registerFile_inst|U2|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux17~3_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux17~5_combout\,
	combout => \registerFile_inst|U2|Mux17~6_combout\);

-- Location: FF_X49_Y48_N7
\registerFile_inst|GEN_ADDREG:18:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(14));

-- Location: FF_X49_Y48_N21
\registerFile_inst|GEN_ADDREG:26:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(14));

-- Location: LCCOMB_X49_Y48_N6
\registerFile_inst|U2|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(14)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(14),
	combout => \registerFile_inst|U2|Mux17~0_combout\);

-- Location: FF_X50_Y46_N1
\registerFile_inst|GEN_ADDREG:22:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(14));

-- Location: FF_X50_Y46_N11
\registerFile_inst|GEN_ADDREG:30:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(14));

-- Location: LCCOMB_X50_Y46_N0
\registerFile_inst|U2|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux17~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(14)))) # (!\registerFile_inst|U2|Mux17~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(14))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux17~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(14),
	combout => \registerFile_inst|U2|Mux17~1_combout\);

-- Location: FF_X56_Y49_N11
\registerFile_inst|GEN_ADDREG:27:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(14));

-- Location: FF_X59_Y49_N15
\registerFile_inst|GEN_ADDREG:19:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(14));

-- Location: FF_X59_Y49_N21
\registerFile_inst|GEN_ADDREG:23:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(14));

-- Location: LCCOMB_X59_Y49_N14
\registerFile_inst|U2|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(14))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(14),
	combout => \registerFile_inst|U2|Mux17~7_combout\);

-- Location: FF_X56_Y49_N29
\registerFile_inst|GEN_ADDREG:31:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[14]~14_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(14));

-- Location: LCCOMB_X56_Y49_N28
\registerFile_inst|U2|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~8_combout\ = (\registerFile_inst|U2|Mux17~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(14)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux17~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(14) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(14),
	datab => \registerFile_inst|U2|Mux17~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux17~8_combout\);

-- Location: LCCOMB_X55_Y45_N0
\registerFile_inst|U2|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~9_combout\ = (\registerFile_inst|U2|Mux17~6_combout\ & (((\registerFile_inst|U2|Mux17~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux17~6_combout\ & 
-- (\registerFile_inst|U2|Mux17~1_combout\ & (\instructionFetch_Decode|instructionOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux17~6_combout\,
	datab => \registerFile_inst|U2|Mux17~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux17~8_combout\,
	combout => \registerFile_inst|U2|Mux17~9_combout\);

-- Location: LCCOMB_X61_Y46_N28
\registerFile_inst|U2|Mux17~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux17~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux17~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U2|Mux17~19_combout\,
	datac => \registerFile_inst|U2|Mux17~9_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(25),
	combout => \registerFile_inst|U2|Mux17~20_combout\);

-- Location: FF_X61_Y46_N29
\instructionDecode_Excecution|readData1OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux17~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(14));

-- Location: LCCOMB_X61_Y46_N10
\MUX2|mux_out[14]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[14]~17_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(3))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|readData2OUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|rdOUT\(3),
	datab => \instructionDecode_Excecution|readData2OUT\(14),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \MUX2|mux_out[14]~17_combout\);

-- Location: LCCOMB_X61_Y46_N4
\ALU_inst|Add0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~44_combout\ = \MUX2|mux_out[14]~17_combout\ $ (((\ALUControl_inst|Equal0~0_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[14]~17_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \ALUControl_inst|Operation~7_combout\,
	datad => \ALUControl_inst|Operation~9_combout\,
	combout => \ALU_inst|Add0~44_combout\);

-- Location: LCCOMB_X63_Y46_N14
\ALU_inst|Add0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~45_combout\ = (\instructionDecode_Excecution|readData1OUT\(14) & ((\ALU_inst|Add0~44_combout\ & (\ALU_inst|Add0~43\ & VCC)) # (!\ALU_inst|Add0~44_combout\ & (!\ALU_inst|Add0~43\)))) # (!\instructionDecode_Excecution|readData1OUT\(14) & 
-- ((\ALU_inst|Add0~44_combout\ & (!\ALU_inst|Add0~43\)) # (!\ALU_inst|Add0~44_combout\ & ((\ALU_inst|Add0~43\) # (GND)))))
-- \ALU_inst|Add0~46\ = CARRY((\instructionDecode_Excecution|readData1OUT\(14) & (!\ALU_inst|Add0~44_combout\ & !\ALU_inst|Add0~43\)) # (!\instructionDecode_Excecution|readData1OUT\(14) & ((!\ALU_inst|Add0~43\) # (!\ALU_inst|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(14),
	datab => \ALU_inst|Add0~44_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~43\,
	combout => \ALU_inst|Add0~45_combout\,
	cout => \ALU_inst|Add0~46\);

-- Location: LCCOMB_X63_Y46_N16
\ALU_inst|Add0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~48_combout\ = ((\ALU_inst|Add0~47_combout\ $ (\instructionDecode_Excecution|readData1OUT\(15) $ (!\ALU_inst|Add0~46\)))) # (GND)
-- \ALU_inst|Add0~49\ = CARRY((\ALU_inst|Add0~47_combout\ & ((\instructionDecode_Excecution|readData1OUT\(15)) # (!\ALU_inst|Add0~46\))) # (!\ALU_inst|Add0~47_combout\ & (\instructionDecode_Excecution|readData1OUT\(15) & !\ALU_inst|Add0~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~47_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(15),
	datad => VCC,
	cin => \ALU_inst|Add0~46\,
	combout => \ALU_inst|Add0~48_combout\,
	cout => \ALU_inst|Add0~49\);

-- Location: LCCOMB_X63_Y46_N18
\ALU_inst|Add0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~51_combout\ = (\instructionDecode_Excecution|readData1OUT\(16) & ((\ALU_inst|Add0~50_combout\ & (\ALU_inst|Add0~49\ & VCC)) # (!\ALU_inst|Add0~50_combout\ & (!\ALU_inst|Add0~49\)))) # (!\instructionDecode_Excecution|readData1OUT\(16) & 
-- ((\ALU_inst|Add0~50_combout\ & (!\ALU_inst|Add0~49\)) # (!\ALU_inst|Add0~50_combout\ & ((\ALU_inst|Add0~49\) # (GND)))))
-- \ALU_inst|Add0~52\ = CARRY((\instructionDecode_Excecution|readData1OUT\(16) & (!\ALU_inst|Add0~50_combout\ & !\ALU_inst|Add0~49\)) # (!\instructionDecode_Excecution|readData1OUT\(16) & ((!\ALU_inst|Add0~49\) # (!\ALU_inst|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(16),
	datab => \ALU_inst|Add0~50_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~49\,
	combout => \ALU_inst|Add0~51_combout\,
	cout => \ALU_inst|Add0~52\);

-- Location: LCCOMB_X63_Y46_N20
\ALU_inst|Add0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~54_combout\ = ((\instructionDecode_Excecution|readData1OUT\(17) $ (\ALU_inst|Add0~53_combout\ $ (!\ALU_inst|Add0~52\)))) # (GND)
-- \ALU_inst|Add0~55\ = CARRY((\instructionDecode_Excecution|readData1OUT\(17) & ((\ALU_inst|Add0~53_combout\) # (!\ALU_inst|Add0~52\))) # (!\instructionDecode_Excecution|readData1OUT\(17) & (\ALU_inst|Add0~53_combout\ & !\ALU_inst|Add0~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(17),
	datab => \ALU_inst|Add0~53_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~52\,
	combout => \ALU_inst|Add0~54_combout\,
	cout => \ALU_inst|Add0~55\);

-- Location: LCCOMB_X63_Y46_N22
\ALU_inst|Add0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~57_combout\ = (\instructionDecode_Excecution|readData1OUT\(18) & ((\ALU_inst|Add0~56_combout\ & (\ALU_inst|Add0~55\ & VCC)) # (!\ALU_inst|Add0~56_combout\ & (!\ALU_inst|Add0~55\)))) # (!\instructionDecode_Excecution|readData1OUT\(18) & 
-- ((\ALU_inst|Add0~56_combout\ & (!\ALU_inst|Add0~55\)) # (!\ALU_inst|Add0~56_combout\ & ((\ALU_inst|Add0~55\) # (GND)))))
-- \ALU_inst|Add0~58\ = CARRY((\instructionDecode_Excecution|readData1OUT\(18) & (!\ALU_inst|Add0~56_combout\ & !\ALU_inst|Add0~55\)) # (!\instructionDecode_Excecution|readData1OUT\(18) & ((!\ALU_inst|Add0~55\) # (!\ALU_inst|Add0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(18),
	datab => \ALU_inst|Add0~56_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~55\,
	combout => \ALU_inst|Add0~57_combout\,
	cout => \ALU_inst|Add0~58\);

-- Location: LCCOMB_X63_Y46_N24
\ALU_inst|Add0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~60_combout\ = ((\instructionDecode_Excecution|readData1OUT\(19) $ (\ALU_inst|Add0~59_combout\ $ (!\ALU_inst|Add0~58\)))) # (GND)
-- \ALU_inst|Add0~61\ = CARRY((\instructionDecode_Excecution|readData1OUT\(19) & ((\ALU_inst|Add0~59_combout\) # (!\ALU_inst|Add0~58\))) # (!\instructionDecode_Excecution|readData1OUT\(19) & (\ALU_inst|Add0~59_combout\ & !\ALU_inst|Add0~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(19),
	datab => \ALU_inst|Add0~59_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~58\,
	combout => \ALU_inst|Add0~60_combout\,
	cout => \ALU_inst|Add0~61\);

-- Location: LCCOMB_X62_Y47_N0
\ALU_inst|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux12~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (((!\instructionDecode_Excecution|readData1OUT\(19) & !\MUX2|mux_out[19]~12_combout\)))) # (!\ALU_inst|Mux3~2_combout\ & (\ALU_inst|Mux3~7_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(19)) # (\MUX2|mux_out[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(19),
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \MUX2|mux_out[19]~12_combout\,
	combout => \ALU_inst|Mux12~0_combout\);

-- Location: LCCOMB_X62_Y47_N24
\ALU_inst|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux12~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux12~0_combout\ & ((\ALU_inst|Mux3~4_combout\) # (!\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~4_combout\,
	datab => \ALU_inst|Mux12~0_combout\,
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux12~1_combout\);

-- Location: LCCOMB_X62_Y46_N12
\ALU_inst|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux12~2_combout\ = (\ALU_inst|Mux3~3_combout\ & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(19),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|Mux12~2_combout\);

-- Location: LCCOMB_X62_Y46_N30
\ALU_inst|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux12~3_combout\ = (\instructionDecode_Excecution|readData1OUT\(19) & \ALU_inst|Mux12~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionDecode_Excecution|readData1OUT\(19),
	datad => \ALU_inst|Mux12~2_combout\,
	combout => \ALU_inst|Mux12~3_combout\);

-- Location: LCCOMB_X62_Y46_N28
\ALU_inst|Mux12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux12~combout\ = (\ALU_inst|Mux12~1_combout\ & ((\ALU_inst|Add0~60_combout\) # ((!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux12~1_combout\ & (\ALU_inst|Mux12~3_combout\ & ((\ALU_inst|Add0~60_combout\) # (\ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~60_combout\,
	datab => \ALU_inst|Mux12~1_combout\,
	datac => \ALU_inst|Mux12~3_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux12~combout\);

-- Location: FF_X62_Y46_N29
\instructionExecution_Memory|ALUResultOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(19));

-- Location: LCCOMB_X61_Y46_N18
\instructionMemory_writeback|ALUResultOUT[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[19]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(19),
	combout => \instructionMemory_writeback|ALUResultOUT[19]~feeder_combout\);

-- Location: FF_X61_Y46_N19
\instructionMemory_writeback|ALUResultOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(19));

-- Location: FF_X49_Y53_N9
\registerFile_inst|GEN_ADDREG:25:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(22));

-- Location: FF_X50_Y50_N31
\registerFile_inst|GEN_ADDREG:29:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(22));

-- Location: FF_X50_Y50_N29
\registerFile_inst|GEN_ADDREG:21:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(22));

-- Location: FF_X51_Y50_N15
\registerFile_inst|GEN_ADDREG:17:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(22));

-- Location: LCCOMB_X51_Y50_N14
\registerFile_inst|U2|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(22)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(22) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux9~2_combout\);

-- Location: LCCOMB_X50_Y50_N30
\registerFile_inst|U2|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux9~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(22)))) # (!\registerFile_inst|U2|Mux9~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(22),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(22),
	datad => \registerFile_inst|U2|Mux9~2_combout\,
	combout => \registerFile_inst|U2|Mux9~3_combout\);

-- Location: FF_X56_Y52_N9
\registerFile_inst|GEN_ADDREG:20:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(22));

-- Location: FF_X49_Y46_N25
\registerFile_inst|GEN_ADDREG:28:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(22));

-- Location: FF_X57_Y53_N17
\registerFile_inst|GEN_ADDREG:16:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(22));

-- Location: FF_X57_Y52_N25
\registerFile_inst|GEN_ADDREG:24:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(22));

-- Location: LCCOMB_X57_Y53_N16
\registerFile_inst|U2|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(22),
	combout => \registerFile_inst|U2|Mux9~4_combout\);

-- Location: LCCOMB_X49_Y46_N24
\registerFile_inst|U2|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~5_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux9~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(22)))) # (!\registerFile_inst|U2|Mux9~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(22),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(22),
	datad => \registerFile_inst|U2|Mux9~4_combout\,
	combout => \registerFile_inst|U2|Mux9~5_combout\);

-- Location: LCCOMB_X49_Y46_N26
\registerFile_inst|U2|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux9~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((!\instructionFetch_Decode|instructionOUT\(22) & \registerFile_inst|U2|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux9~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux9~5_combout\,
	combout => \registerFile_inst|U2|Mux9~6_combout\);

-- Location: FF_X49_Y48_N23
\registerFile_inst|GEN_ADDREG:18:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(22));

-- Location: FF_X49_Y48_N5
\registerFile_inst|GEN_ADDREG:26:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(22));

-- Location: LCCOMB_X49_Y48_N22
\registerFile_inst|U2|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(22)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(22),
	combout => \registerFile_inst|U2|Mux9~0_combout\);

-- Location: FF_X49_Y52_N9
\registerFile_inst|GEN_ADDREG:30:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(22));

-- Location: FF_X49_Y52_N31
\registerFile_inst|GEN_ADDREG:22:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(22));

-- Location: LCCOMB_X49_Y52_N30
\registerFile_inst|U2|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~1_combout\ = (\registerFile_inst|U2|Mux9~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(22)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux9~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(22) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux9~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux9~1_combout\);

-- Location: FF_X55_Y50_N5
\registerFile_inst|GEN_ADDREG:23:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(22));

-- Location: FF_X56_Y50_N21
\registerFile_inst|GEN_ADDREG:19:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(22));

-- Location: LCCOMB_X56_Y50_N20
\registerFile_inst|U2|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(22))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(22),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux9~7_combout\);

-- Location: FF_X56_Y51_N31
\registerFile_inst|GEN_ADDREG:27:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(22));

-- Location: FF_X55_Y50_N23
\registerFile_inst|GEN_ADDREG:31:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(22));

-- Location: LCCOMB_X55_Y50_N22
\registerFile_inst|U2|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~8_combout\ = (\registerFile_inst|U2|Mux9~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(22)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux9~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(22) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux9~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux9~8_combout\);

-- Location: LCCOMB_X55_Y50_N16
\registerFile_inst|U2|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~9_combout\ = (\registerFile_inst|U2|Mux9~6_combout\ & (((\registerFile_inst|U2|Mux9~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux9~6_combout\ & 
-- (\registerFile_inst|U2|Mux9~1_combout\ & ((\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux9~6_combout\,
	datab => \registerFile_inst|U2|Mux9~1_combout\,
	datac => \registerFile_inst|U2|Mux9~8_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux9~9_combout\);

-- Location: FF_X49_Y49_N19
\registerFile_inst|GEN_ADDREG:8:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(22));

-- Location: LCCOMB_X49_Y49_N18
\registerFile_inst|U2|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(22)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(22),
	combout => \registerFile_inst|U2|Mux9~10_combout\);

-- Location: FF_X58_Y47_N25
\registerFile_inst|GEN_ADDREG:10:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(22));

-- Location: FF_X58_Y47_N11
\registerFile_inst|GEN_ADDREG:11:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(22));

-- Location: LCCOMB_X58_Y47_N24
\registerFile_inst|U2|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux9~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(22)))) # (!\registerFile_inst|U2|Mux9~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux9~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux9~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(22),
	combout => \registerFile_inst|U2|Mux9~11_combout\);

-- Location: FF_X57_Y45_N31
\registerFile_inst|GEN_ADDREG:15:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[22]~22_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(22));

-- Location: FF_X57_Y49_N1
\registerFile_inst|GEN_ADDREG:14:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(22));

-- Location: FF_X57_Y49_N3
\registerFile_inst|GEN_ADDREG:12:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(22));

-- Location: LCCOMB_X57_Y49_N2
\registerFile_inst|U2|Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(22))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux9~17_combout\);

-- Location: FF_X57_Y48_N11
\registerFile_inst|GEN_ADDREG:13:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(22));

-- Location: LCCOMB_X57_Y48_N10
\registerFile_inst|U2|Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~18_combout\ = (\registerFile_inst|U2|Mux9~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(22)) # ((!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux9~17_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(22) & \instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(22),
	datab => \registerFile_inst|U2|Mux9~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux9~18_combout\);

-- Location: FF_X54_Y51_N9
\registerFile_inst|GEN_ADDREG:2:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(22));

-- Location: FF_X54_Y51_N27
\registerFile_inst|GEN_ADDREG:3:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(22));

-- Location: FF_X52_Y51_N3
\registerFile_inst|GEN_ADDREG:0:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(22));

-- Location: FF_X52_Y51_N17
\registerFile_inst|GEN_ADDREG:1:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(22));

-- Location: LCCOMB_X52_Y51_N2
\registerFile_inst|U2|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(22),
	combout => \registerFile_inst|U2|Mux9~14_combout\);

-- Location: LCCOMB_X54_Y51_N26
\registerFile_inst|U2|Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux9~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(22)))) # (!\registerFile_inst|U2|Mux9~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(22),
	datad => \registerFile_inst|U2|Mux9~14_combout\,
	combout => \registerFile_inst|U2|Mux9~15_combout\);

-- Location: FF_X60_Y53_N9
\registerFile_inst|GEN_ADDREG:6:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(22));

-- Location: FF_X60_Y53_N3
\registerFile_inst|GEN_ADDREG:4:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(22));

-- Location: LCCOMB_X60_Y53_N2
\registerFile_inst|U2|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(22)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(22) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux9~12_combout\);

-- Location: FF_X61_Y49_N31
\registerFile_inst|GEN_ADDREG:7:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(22));

-- Location: FF_X61_Y49_N21
\registerFile_inst|GEN_ADDREG:5:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(22));

-- Location: LCCOMB_X61_Y49_N30
\registerFile_inst|U2|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~13_combout\ = (\registerFile_inst|U2|Mux9~12_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(22))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux9~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux9~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(22),
	combout => \registerFile_inst|U2|Mux9~13_combout\);

-- Location: LCCOMB_X61_Y51_N24
\registerFile_inst|U2|Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|U2|Mux9~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux9~15_combout\,
	datad => \registerFile_inst|U2|Mux9~13_combout\,
	combout => \registerFile_inst|U2|Mux9~16_combout\);

-- Location: LCCOMB_X61_Y51_N18
\registerFile_inst|U2|Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~19_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux9~16_combout\ & ((\registerFile_inst|U2|Mux9~18_combout\))) # (!\registerFile_inst|U2|Mux9~16_combout\ & 
-- (\registerFile_inst|U2|Mux9~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux9~11_combout\,
	datac => \registerFile_inst|U2|Mux9~18_combout\,
	datad => \registerFile_inst|U2|Mux9~16_combout\,
	combout => \registerFile_inst|U2|Mux9~19_combout\);

-- Location: LCCOMB_X60_Y47_N16
\registerFile_inst|U2|Mux9~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux9~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux9~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datab => \registerFile_inst|U2|Mux9~9_combout\,
	datad => \registerFile_inst|U2|Mux9~19_combout\,
	combout => \registerFile_inst|U2|Mux9~20_combout\);

-- Location: FF_X60_Y47_N17
\instructionDecode_Excecution|readData1OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(22));

-- Location: LCCOMB_X59_Y45_N16
\MUX2|mux_out[22]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[22]~9_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(22),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[22]~9_combout\);

-- Location: LCCOMB_X63_Y44_N12
\ALU_inst|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux9~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(22) & (((!\ALU_inst|Mux3~2_combout\)))) # (!\instructionDecode_Excecution|readData1OUT\(22) & ((\MUX2|mux_out[22]~9_combout\ & (!\ALU_inst|Mux3~2_combout\)) # 
-- (!\MUX2|mux_out[22]~9_combout\ & (\ALU_inst|Mux3~2_combout\ & \ALU_inst|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(22),
	datab => \MUX2|mux_out[22]~9_combout\,
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux9~0_combout\);

-- Location: LCCOMB_X63_Y44_N22
\ALU_inst|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux9~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux9~0_combout\ & ((\ALU_inst|Mux3~7_combout\) # (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux0~0_combout\,
	datab => \ALU_inst|Mux3~7_combout\,
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \ALU_inst|Mux9~0_combout\,
	combout => \ALU_inst|Mux9~1_combout\);

-- Location: LCCOMB_X63_Y44_N2
\ALU_inst|ALU_result~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~12_combout\ = (\instructionDecode_Excecution|readData1OUT\(22) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(22),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(22),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|ALU_result~12_combout\);

-- Location: LCCOMB_X63_Y45_N24
\ALU_inst|Add0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~68_combout\ = \MUX2|mux_out[22]~9_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Equal0~0_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \MUX2|mux_out[22]~9_combout\,
	datad => \ALUControl_inst|Operation~9_combout\,
	combout => \ALU_inst|Add0~68_combout\);

-- Location: LCCOMB_X65_Y47_N24
\MUX2|mux_out[21]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[21]~10_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(4))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|readData2OUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|rdOUT\(4),
	datad => \instructionDecode_Excecution|readData2OUT\(21),
	combout => \MUX2|mux_out[21]~10_combout\);

-- Location: LCCOMB_X65_Y47_N26
\ALU_inst|Add0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~65_combout\ = \MUX2|mux_out[21]~10_combout\ $ (((\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Equal0~0_combout\ & \ALUControl_inst|Operation~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~9_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \ALUControl_inst|Operation~7_combout\,
	datad => \MUX2|mux_out[21]~10_combout\,
	combout => \ALU_inst|Add0~65_combout\);

-- Location: FF_X50_Y40_N17
\registerFile_inst|GEN_ADDREG:8:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(21));

-- Location: FF_X50_Y45_N3
\registerFile_inst|GEN_ADDREG:10:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(21));

-- Location: LCCOMB_X50_Y40_N16
\registerFile_inst|U2|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~12_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(21)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(21),
	combout => \registerFile_inst|U2|Mux10~12_combout\);

-- Location: FF_X51_Y45_N3
\registerFile_inst|GEN_ADDREG:11:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(21));

-- Location: FF_X51_Y45_N25
\registerFile_inst|GEN_ADDREG:9:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(21));

-- Location: LCCOMB_X51_Y45_N2
\registerFile_inst|U2|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~13_combout\ = (\registerFile_inst|U2|Mux10~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(21))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux10~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux10~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(21),
	combout => \registerFile_inst|U2|Mux10~13_combout\);

-- Location: FF_X52_Y43_N31
\registerFile_inst|GEN_ADDREG:1:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(21));

-- Location: FF_X50_Y40_N19
\registerFile_inst|GEN_ADDREG:0:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(21));

-- Location: FF_X51_Y44_N21
\registerFile_inst|GEN_ADDREG:2:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(21));

-- Location: LCCOMB_X50_Y40_N18
\registerFile_inst|U2|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(21)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(21),
	combout => \registerFile_inst|U2|Mux10~14_combout\);

-- Location: FF_X52_Y43_N25
\registerFile_inst|GEN_ADDREG:3:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(21));

-- Location: LCCOMB_X52_Y43_N24
\registerFile_inst|U2|Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~15_combout\ = (\registerFile_inst|U2|Mux10~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(21)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux10~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(21) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(21),
	datab => \registerFile_inst|U2|Mux10~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux10~15_combout\);

-- Location: LCCOMB_X52_Y46_N22
\registerFile_inst|U2|Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|U2|Mux10~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux10~13_combout\,
	datad => \registerFile_inst|U2|Mux10~15_combout\,
	combout => \registerFile_inst|U2|Mux10~16_combout\);

-- Location: FF_X61_Y49_N15
\registerFile_inst|GEN_ADDREG:7:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(21));

-- Location: FF_X50_Y49_N3
\registerFile_inst|GEN_ADDREG:6:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(21));

-- Location: FF_X61_Y49_N5
\registerFile_inst|GEN_ADDREG:5:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(21));

-- Location: FF_X52_Y49_N21
\registerFile_inst|GEN_ADDREG:4:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(21));

-- Location: LCCOMB_X52_Y49_N20
\registerFile_inst|U2|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(21))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux10~10_combout\);

-- Location: LCCOMB_X50_Y49_N2
\registerFile_inst|U2|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux10~10_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(21))) # (!\registerFile_inst|U2|Mux10~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(21)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(21),
	datad => \registerFile_inst|U2|Mux10~10_combout\,
	combout => \registerFile_inst|U2|Mux10~11_combout\);

-- Location: FF_X56_Y43_N3
\registerFile_inst|GEN_ADDREG:15:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[21]~21_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(21));

-- Location: FF_X56_Y43_N17
\registerFile_inst|GEN_ADDREG:14:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(21));

-- Location: FF_X59_Y41_N15
\registerFile_inst|GEN_ADDREG:12:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(21));

-- Location: FF_X59_Y41_N13
\registerFile_inst|GEN_ADDREG:13:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(21));

-- Location: LCCOMB_X59_Y41_N14
\registerFile_inst|U2|Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(21)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(21),
	combout => \registerFile_inst|U2|Mux10~17_combout\);

-- Location: LCCOMB_X56_Y43_N16
\registerFile_inst|U2|Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux10~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(21))) # (!\registerFile_inst|U2|Mux10~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(21)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(21),
	datad => \registerFile_inst|U2|Mux10~17_combout\,
	combout => \registerFile_inst|U2|Mux10~18_combout\);

-- Location: LCCOMB_X52_Y46_N8
\registerFile_inst|U2|Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~19_combout\ = (\registerFile_inst|U2|Mux10~16_combout\ & (((\registerFile_inst|U2|Mux10~18_combout\)) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux10~16_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux10~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux10~16_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux10~11_combout\,
	datad => \registerFile_inst|U2|Mux10~18_combout\,
	combout => \registerFile_inst|U2|Mux10~19_combout\);

-- Location: FF_X56_Y44_N25
\registerFile_inst|GEN_ADDREG:24:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(21));

-- Location: FF_X56_Y44_N11
\registerFile_inst|GEN_ADDREG:28:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(21));

-- Location: FF_X55_Y41_N5
\registerFile_inst|GEN_ADDREG:20:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(21));

-- Location: FF_X55_Y41_N15
\registerFile_inst|GEN_ADDREG:16:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(21));

-- Location: LCCOMB_X55_Y41_N14
\registerFile_inst|U2|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(21))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux10~4_combout\);

-- Location: LCCOMB_X56_Y44_N10
\registerFile_inst|U2|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux10~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(21)))) # (!\registerFile_inst|U2|Mux10~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(21))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(21),
	datad => \registerFile_inst|U2|Mux10~4_combout\,
	combout => \registerFile_inst|U2|Mux10~5_combout\);

-- Location: FF_X51_Y52_N21
\registerFile_inst|GEN_ADDREG:22:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(21));

-- Location: FF_X51_Y52_N31
\registerFile_inst|GEN_ADDREG:18:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(21));

-- Location: LCCOMB_X51_Y52_N30
\registerFile_inst|U2|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(21))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux10~2_combout\);

-- Location: FF_X51_Y51_N13
\registerFile_inst|GEN_ADDREG:26:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(21));

-- Location: FF_X51_Y51_N15
\registerFile_inst|GEN_ADDREG:30:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(21));

-- Location: LCCOMB_X51_Y51_N14
\registerFile_inst|U2|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~3_combout\ = (\registerFile_inst|U2|Mux10~2_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(21)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux10~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(21) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux10~2_combout\,
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux10~3_combout\);

-- Location: LCCOMB_X55_Y50_N6
\registerFile_inst|U2|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|U2|Mux10~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux10~5_combout\,
	datab => \registerFile_inst|U2|Mux10~3_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux10~6_combout\);

-- Location: FF_X50_Y47_N31
\registerFile_inst|GEN_ADDREG:25:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(21));

-- Location: FF_X50_Y47_N17
\registerFile_inst|GEN_ADDREG:17:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(21));

-- Location: LCCOMB_X50_Y47_N16
\registerFile_inst|U2|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~0_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(21)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(21) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(21),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux10~0_combout\);

-- Location: FF_X50_Y50_N25
\registerFile_inst|GEN_ADDREG:21:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(21));

-- Location: FF_X50_Y50_N11
\registerFile_inst|GEN_ADDREG:29:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(21));

-- Location: LCCOMB_X50_Y50_N24
\registerFile_inst|U2|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux10~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(21)))) # (!\registerFile_inst|U2|Mux10~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(21))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux10~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(21),
	combout => \registerFile_inst|U2|Mux10~1_combout\);

-- Location: FF_X55_Y50_N3
\registerFile_inst|GEN_ADDREG:23:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(21));

-- Location: FF_X54_Y50_N19
\registerFile_inst|GEN_ADDREG:27:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(21));

-- Location: FF_X54_Y50_N13
\registerFile_inst|GEN_ADDREG:19:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(21));

-- Location: LCCOMB_X54_Y50_N12
\registerFile_inst|U2|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(21))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux10~7_combout\);

-- Location: LCCOMB_X55_Y50_N12
\registerFile_inst|U2|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~8_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux10~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(21)))) # (!\registerFile_inst|U2|Mux10~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(21))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(21),
	datad => \registerFile_inst|U2|Mux10~7_combout\,
	combout => \registerFile_inst|U2|Mux10~8_combout\);

-- Location: LCCOMB_X55_Y50_N24
\registerFile_inst|U2|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~9_combout\ = (\registerFile_inst|U2|Mux10~6_combout\ & (((\registerFile_inst|U2|Mux10~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux10~6_combout\ & 
-- (\registerFile_inst|U2|Mux10~1_combout\ & (\instructionFetch_Decode|instructionOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux10~6_combout\,
	datab => \registerFile_inst|U2|Mux10~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \registerFile_inst|U2|Mux10~8_combout\,
	combout => \registerFile_inst|U2|Mux10~9_combout\);

-- Location: LCCOMB_X54_Y46_N4
\registerFile_inst|U2|Mux10~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux10~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux10~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux10~19_combout\,
	datad => \registerFile_inst|U2|Mux10~9_combout\,
	combout => \registerFile_inst|U2|Mux10~20_combout\);

-- Location: FF_X54_Y46_N5
\instructionDecode_Excecution|readData1OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(21));

-- Location: FF_X58_Y47_N7
\registerFile_inst|GEN_ADDREG:11:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(20));

-- Location: FF_X49_Y49_N7
\registerFile_inst|GEN_ADDREG:8:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(20));

-- Location: FF_X49_Y49_N21
\registerFile_inst|GEN_ADDREG:9:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(20));

-- Location: LCCOMB_X49_Y49_N6
\registerFile_inst|U2|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(20)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(20),
	combout => \registerFile_inst|U2|Mux11~10_combout\);

-- Location: FF_X58_Y47_N13
\registerFile_inst|GEN_ADDREG:10:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(20));

-- Location: LCCOMB_X58_Y47_N12
\registerFile_inst|U2|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~11_combout\ = (\registerFile_inst|U2|Mux11~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(20)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux11~10_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(20) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(20),
	datab => \registerFile_inst|U2|Mux11~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux11~11_combout\);

-- Location: FF_X57_Y47_N15
\registerFile_inst|GEN_ADDREG:15:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[20]~20_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(20));

-- Location: FF_X57_Y48_N29
\registerFile_inst|GEN_ADDREG:13:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(20));

-- Location: FF_X57_Y49_N17
\registerFile_inst|GEN_ADDREG:12:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(20));

-- Location: FF_X57_Y49_N7
\registerFile_inst|GEN_ADDREG:14:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(20));

-- Location: LCCOMB_X57_Y49_N16
\registerFile_inst|U2|Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(20)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(20),
	combout => \registerFile_inst|U2|Mux11~17_combout\);

-- Location: LCCOMB_X57_Y48_N28
\registerFile_inst|U2|Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~18_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux11~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(20))) # (!\registerFile_inst|U2|Mux11~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(20)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(20),
	datad => \registerFile_inst|U2|Mux11~17_combout\,
	combout => \registerFile_inst|U2|Mux11~18_combout\);

-- Location: FF_X57_Y51_N1
\registerFile_inst|GEN_ADDREG:2:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(20));

-- Location: FF_X57_Y51_N3
\registerFile_inst|GEN_ADDREG:3:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(20));

-- Location: FF_X52_Y51_N15
\registerFile_inst|GEN_ADDREG:0:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(20));

-- Location: FF_X52_Y51_N13
\registerFile_inst|GEN_ADDREG:1:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(20));

-- Location: LCCOMB_X52_Y51_N14
\registerFile_inst|U2|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(20))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(20),
	combout => \registerFile_inst|U2|Mux11~14_combout\);

-- Location: LCCOMB_X57_Y51_N2
\registerFile_inst|U2|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux11~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(20)))) # (!\registerFile_inst|U2|Mux11~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(20))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(20),
	datad => \registerFile_inst|U2|Mux11~14_combout\,
	combout => \registerFile_inst|U2|Mux11~15_combout\);

-- Location: FF_X60_Y53_N29
\registerFile_inst|GEN_ADDREG:6:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(20));

-- Location: FF_X60_Y53_N31
\registerFile_inst|GEN_ADDREG:4:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(20));

-- Location: LCCOMB_X60_Y53_N30
\registerFile_inst|U2|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(20)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(20) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux11~12_combout\);

-- Location: FF_X60_Y52_N1
\registerFile_inst|GEN_ADDREG:5:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(20));

-- Location: FF_X60_Y52_N11
\registerFile_inst|GEN_ADDREG:7:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(20));

-- Location: LCCOMB_X60_Y52_N10
\registerFile_inst|U2|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~13_combout\ = (\registerFile_inst|U2|Mux11~12_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(20)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux11~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(20) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux11~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux11~13_combout\);

-- Location: LCCOMB_X59_Y51_N8
\registerFile_inst|U2|Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|U2|Mux11~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux11~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux11~13_combout\,
	combout => \registerFile_inst|U2|Mux11~16_combout\);

-- Location: LCCOMB_X59_Y47_N0
\registerFile_inst|U2|Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~19_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux11~16_combout\ & ((\registerFile_inst|U2|Mux11~18_combout\))) # (!\registerFile_inst|U2|Mux11~16_combout\ & 
-- (\registerFile_inst|U2|Mux11~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux11~11_combout\,
	datab => \registerFile_inst|U2|Mux11~18_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux11~16_combout\,
	combout => \registerFile_inst|U2|Mux11~19_combout\);

-- Location: FF_X57_Y52_N11
\registerFile_inst|GEN_ADDREG:24:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(20));

-- Location: FF_X57_Y52_N13
\registerFile_inst|GEN_ADDREG:16:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(20));

-- Location: LCCOMB_X57_Y52_N12
\registerFile_inst|U2|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(20))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(20),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux11~4_combout\);

-- Location: FF_X58_Y52_N9
\registerFile_inst|GEN_ADDREG:20:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(20));

-- Location: FF_X58_Y52_N3
\registerFile_inst|GEN_ADDREG:28:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(20));

-- Location: LCCOMB_X58_Y52_N2
\registerFile_inst|U2|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~5_combout\ = (\registerFile_inst|U2|Mux11~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(20)) # (!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux11~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(20) & ((\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux11~4_combout\,
	datab => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux11~5_combout\);

-- Location: FF_X49_Y50_N13
\registerFile_inst|GEN_ADDREG:25:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(20));

-- Location: FF_X49_Y50_N7
\registerFile_inst|GEN_ADDREG:29:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(20));

-- Location: FF_X50_Y51_N29
\registerFile_inst|GEN_ADDREG:17:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(20));

-- Location: FF_X50_Y51_N3
\registerFile_inst|GEN_ADDREG:21:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(20));

-- Location: LCCOMB_X50_Y51_N28
\registerFile_inst|U2|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(20)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(20),
	combout => \registerFile_inst|U2|Mux11~2_combout\);

-- Location: LCCOMB_X49_Y50_N6
\registerFile_inst|U2|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux11~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(20)))) # (!\registerFile_inst|U2|Mux11~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(20))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(20),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(20),
	datad => \registerFile_inst|U2|Mux11~2_combout\,
	combout => \registerFile_inst|U2|Mux11~3_combout\);

-- Location: LCCOMB_X49_Y52_N22
\registerFile_inst|U2|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux11~3_combout\) # (\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|U2|Mux11~5_combout\ & ((!\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux11~5_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux11~3_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux11~6_combout\);

-- Location: FF_X49_Y48_N11
\registerFile_inst|GEN_ADDREG:18:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(20));

-- Location: FF_X49_Y48_N25
\registerFile_inst|GEN_ADDREG:26:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(20));

-- Location: LCCOMB_X49_Y48_N10
\registerFile_inst|U2|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(20)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(20),
	combout => \registerFile_inst|U2|Mux11~0_combout\);

-- Location: FF_X49_Y52_N29
\registerFile_inst|GEN_ADDREG:30:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(20));

-- Location: FF_X49_Y52_N3
\registerFile_inst|GEN_ADDREG:22:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(20));

-- Location: LCCOMB_X49_Y52_N2
\registerFile_inst|U2|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~1_combout\ = (\registerFile_inst|U2|Mux11~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(20)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux11~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(20) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux11~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux11~1_combout\);

-- Location: FF_X56_Y50_N23
\registerFile_inst|GEN_ADDREG:19:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(20));

-- Location: FF_X55_Y50_N19
\registerFile_inst|GEN_ADDREG:23:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(20));

-- Location: LCCOMB_X56_Y50_N22
\registerFile_inst|U2|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(20)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(20),
	combout => \registerFile_inst|U2|Mux11~7_combout\);

-- Location: FF_X56_Y51_N29
\registerFile_inst|GEN_ADDREG:27:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(20));

-- Location: LCCOMB_X56_Y51_N22
\registerFile_inst|U2|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~8_combout\ = (\registerFile_inst|U2|Mux11~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(20))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux11~7_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux11~7_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(20),
	combout => \registerFile_inst|U2|Mux11~8_combout\);

-- Location: LCCOMB_X49_Y52_N0
\registerFile_inst|U2|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~9_combout\ = (\registerFile_inst|U2|Mux11~6_combout\ & (((\registerFile_inst|U2|Mux11~8_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22)))) # (!\registerFile_inst|U2|Mux11~6_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux11~6_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|U2|Mux11~1_combout\,
	datad => \registerFile_inst|U2|Mux11~8_combout\,
	combout => \registerFile_inst|U2|Mux11~9_combout\);

-- Location: LCCOMB_X62_Y48_N22
\registerFile_inst|U2|Mux11~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux11~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux11~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U2|Mux11~19_combout\,
	datac => \registerFile_inst|U2|Mux11~9_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(25),
	combout => \registerFile_inst|U2|Mux11~20_combout\);

-- Location: FF_X62_Y48_N23
\instructionDecode_Excecution|readData1OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(20));

-- Location: LCCOMB_X62_Y48_N20
\MUX2|mux_out[20]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[20]~11_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|readData2OUT\(20),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[20]~11_combout\);

-- Location: LCCOMB_X65_Y46_N8
\ALU_inst|Add0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~62_combout\ = \MUX2|mux_out[20]~11_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Operation~9_combout\,
	datac => \MUX2|mux_out[20]~11_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~62_combout\);

-- Location: LCCOMB_X63_Y46_N26
\ALU_inst|Add0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~63_combout\ = (\instructionDecode_Excecution|readData1OUT\(20) & ((\ALU_inst|Add0~62_combout\ & (\ALU_inst|Add0~61\ & VCC)) # (!\ALU_inst|Add0~62_combout\ & (!\ALU_inst|Add0~61\)))) # (!\instructionDecode_Excecution|readData1OUT\(20) & 
-- ((\ALU_inst|Add0~62_combout\ & (!\ALU_inst|Add0~61\)) # (!\ALU_inst|Add0~62_combout\ & ((\ALU_inst|Add0~61\) # (GND)))))
-- \ALU_inst|Add0~64\ = CARRY((\instructionDecode_Excecution|readData1OUT\(20) & (!\ALU_inst|Add0~62_combout\ & !\ALU_inst|Add0~61\)) # (!\instructionDecode_Excecution|readData1OUT\(20) & ((!\ALU_inst|Add0~61\) # (!\ALU_inst|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(20),
	datab => \ALU_inst|Add0~62_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~61\,
	combout => \ALU_inst|Add0~63_combout\,
	cout => \ALU_inst|Add0~64\);

-- Location: LCCOMB_X63_Y46_N28
\ALU_inst|Add0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~66_combout\ = ((\ALU_inst|Add0~65_combout\ $ (\instructionDecode_Excecution|readData1OUT\(21) $ (!\ALU_inst|Add0~64\)))) # (GND)
-- \ALU_inst|Add0~67\ = CARRY((\ALU_inst|Add0~65_combout\ & ((\instructionDecode_Excecution|readData1OUT\(21)) # (!\ALU_inst|Add0~64\))) # (!\ALU_inst|Add0~65_combout\ & (\instructionDecode_Excecution|readData1OUT\(21) & !\ALU_inst|Add0~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~65_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(21),
	datad => VCC,
	cin => \ALU_inst|Add0~64\,
	combout => \ALU_inst|Add0~66_combout\,
	cout => \ALU_inst|Add0~67\);

-- Location: LCCOMB_X63_Y46_N30
\ALU_inst|Add0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~69_combout\ = (\instructionDecode_Excecution|readData1OUT\(22) & ((\ALU_inst|Add0~68_combout\ & (\ALU_inst|Add0~67\ & VCC)) # (!\ALU_inst|Add0~68_combout\ & (!\ALU_inst|Add0~67\)))) # (!\instructionDecode_Excecution|readData1OUT\(22) & 
-- ((\ALU_inst|Add0~68_combout\ & (!\ALU_inst|Add0~67\)) # (!\ALU_inst|Add0~68_combout\ & ((\ALU_inst|Add0~67\) # (GND)))))
-- \ALU_inst|Add0~70\ = CARRY((\instructionDecode_Excecution|readData1OUT\(22) & (!\ALU_inst|Add0~68_combout\ & !\ALU_inst|Add0~67\)) # (!\instructionDecode_Excecution|readData1OUT\(22) & ((!\ALU_inst|Add0~67\) # (!\ALU_inst|Add0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(22),
	datab => \ALU_inst|Add0~68_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~67\,
	combout => \ALU_inst|Add0~69_combout\,
	cout => \ALU_inst|Add0~70\);

-- Location: LCCOMB_X63_Y44_N18
\ALU_inst|Mux9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux9~combout\ = (\ALU_inst|Mux9~1_combout\ & (((\ALU_inst|Add0~69_combout\) # (!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux9~1_combout\ & (\ALU_inst|ALU_result~12_combout\ & (\ALU_inst|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux9~1_combout\,
	datab => \ALU_inst|ALU_result~12_combout\,
	datac => \ALU_inst|Mux3~3_combout\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \ALU_inst|Mux9~combout\);

-- Location: FF_X63_Y44_N19
\instructionExecution_Memory|ALUResultOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(22));

-- Location: LCCOMB_X57_Y41_N8
\instructionMemory_writeback|ALUResultOUT[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[22]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(22),
	combout => \instructionMemory_writeback|ALUResultOUT[22]~feeder_combout\);

-- Location: FF_X57_Y41_N9
\instructionMemory_writeback|ALUResultOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(22));

-- Location: FF_X51_Y52_N5
\registerFile_inst|GEN_ADDREG:22:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(29));

-- Location: FF_X51_Y52_N15
\registerFile_inst|GEN_ADDREG:18:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(29));

-- Location: LCCOMB_X51_Y52_N14
\registerFile_inst|U2|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(29),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux2~2_combout\);

-- Location: FF_X50_Y52_N11
\registerFile_inst|GEN_ADDREG:30:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(29));

-- Location: FF_X50_Y52_N25
\registerFile_inst|GEN_ADDREG:26:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(29));

-- Location: LCCOMB_X50_Y52_N10
\registerFile_inst|U2|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~3_combout\ = (\registerFile_inst|U2|Mux2~2_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux2~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux2~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(29),
	combout => \registerFile_inst|U2|Mux2~3_combout\);

-- Location: FF_X57_Y43_N1
\registerFile_inst|GEN_ADDREG:20:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(29));

-- Location: LCCOMB_X57_Y44_N24
\registerFile_inst|GEN_ADDREG:16:REGX|Q[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:16:REGX|Q[29]~feeder_combout\ = \MUX3|mux_out[29]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX3|mux_out[29]~26_combout\,
	combout => \registerFile_inst|GEN_ADDREG:16:REGX|Q[29]~feeder_combout\);

-- Location: FF_X57_Y44_N25
\registerFile_inst|GEN_ADDREG:16:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:16:REGX|Q[29]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(29));

-- Location: LCCOMB_X57_Y44_N18
\registerFile_inst|U2|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(29),
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(29),
	combout => \registerFile_inst|U2|Mux2~4_combout\);

-- Location: FF_X52_Y44_N7
\registerFile_inst|GEN_ADDREG:28:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(29));

-- Location: FF_X52_Y44_N21
\registerFile_inst|GEN_ADDREG:24:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(29));

-- Location: LCCOMB_X52_Y44_N6
\registerFile_inst|U2|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux2~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(29))) # (!\registerFile_inst|U2|Mux2~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(29)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux2~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(29),
	combout => \registerFile_inst|U2|Mux2~5_combout\);

-- Location: LCCOMB_X49_Y46_N12
\registerFile_inst|U2|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux2~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux2~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux2~5_combout\,
	combout => \registerFile_inst|U2|Mux2~6_combout\);

-- Location: FF_X49_Y51_N1
\registerFile_inst|GEN_ADDREG:29:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(29));

-- Location: FF_X50_Y47_N25
\registerFile_inst|GEN_ADDREG:25:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(29));

-- Location: FF_X47_Y51_N5
\registerFile_inst|GEN_ADDREG:17:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(29));

-- Location: LCCOMB_X47_Y51_N4
\registerFile_inst|U2|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~0_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(29)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(29) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(29),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux2~0_combout\);

-- Location: FF_X47_Y51_N27
\registerFile_inst|GEN_ADDREG:21:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(29));

-- Location: LCCOMB_X47_Y51_N26
\registerFile_inst|U2|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~1_combout\ = (\registerFile_inst|U2|Mux2~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(29)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux2~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(29) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(29),
	datab => \registerFile_inst|U2|Mux2~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux2~1_combout\);

-- Location: FF_X55_Y50_N1
\registerFile_inst|GEN_ADDREG:23:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(29));

-- Location: FF_X55_Y50_N11
\registerFile_inst|GEN_ADDREG:31:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(29));

-- Location: FF_X56_Y50_N19
\registerFile_inst|GEN_ADDREG:19:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(29));

-- Location: LCCOMB_X56_Y50_N18
\registerFile_inst|U2|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(29))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(29),
	combout => \registerFile_inst|U2|Mux2~7_combout\);

-- Location: LCCOMB_X55_Y50_N10
\registerFile_inst|U2|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~8_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux2~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(29)))) # (!\registerFile_inst|U2|Mux2~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(29))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(29),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(29),
	datad => \registerFile_inst|U2|Mux2~7_combout\,
	combout => \registerFile_inst|U2|Mux2~8_combout\);

-- Location: LCCOMB_X49_Y46_N22
\registerFile_inst|U2|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~9_combout\ = (\registerFile_inst|U2|Mux2~6_combout\ & (((\registerFile_inst|U2|Mux2~8_combout\)) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux2~6_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux2~6_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux2~1_combout\,
	datad => \registerFile_inst|U2|Mux2~8_combout\,
	combout => \registerFile_inst|U2|Mux2~9_combout\);

-- Location: FF_X52_Y47_N3
\registerFile_inst|GEN_ADDREG:10:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(29));

-- Location: FF_X52_Y49_N7
\registerFile_inst|GEN_ADDREG:8:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(29));

-- Location: LCCOMB_X52_Y49_N6
\registerFile_inst|U2|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~12_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(29),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux2~12_combout\);

-- Location: FF_X51_Y45_N13
\registerFile_inst|GEN_ADDREG:11:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(29));

-- Location: FF_X56_Y46_N9
\registerFile_inst|GEN_ADDREG:9:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(29));

-- Location: LCCOMB_X51_Y45_N12
\registerFile_inst|U2|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~13_combout\ = (\registerFile_inst|U2|Mux2~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux2~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux2~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(29),
	combout => \registerFile_inst|U2|Mux2~13_combout\);

-- Location: FF_X55_Y45_N17
\registerFile_inst|GEN_ADDREG:0:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(29));

-- Location: FF_X52_Y45_N13
\registerFile_inst|GEN_ADDREG:2:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(29));

-- Location: LCCOMB_X55_Y45_N16
\registerFile_inst|U2|Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(29)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(29),
	combout => \registerFile_inst|U2|Mux2~14_combout\);

-- Location: FF_X52_Y43_N17
\registerFile_inst|GEN_ADDREG:1:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(29));

-- Location: FF_X52_Y43_N11
\registerFile_inst|GEN_ADDREG:3:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(29));

-- Location: LCCOMB_X52_Y43_N10
\registerFile_inst|U2|Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~15_combout\ = (\registerFile_inst|U2|Mux2~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(29)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux2~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(29) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux2~14_combout\,
	datab => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(29),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux2~15_combout\);

-- Location: LCCOMB_X52_Y45_N30
\registerFile_inst|U2|Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|U2|Mux2~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux2~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux2~15_combout\,
	combout => \registerFile_inst|U2|Mux2~16_combout\);

-- Location: FF_X50_Y49_N23
\registerFile_inst|GEN_ADDREG:7:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(29));

-- Location: FF_X50_Y49_N13
\registerFile_inst|GEN_ADDREG:6:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(29));

-- Location: FF_X47_Y49_N19
\registerFile_inst|GEN_ADDREG:5:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(29));

-- Location: FF_X52_Y49_N29
\registerFile_inst|GEN_ADDREG:4:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(29));

-- Location: LCCOMB_X52_Y49_N28
\registerFile_inst|U2|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(29),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux2~10_combout\);

-- Location: LCCOMB_X50_Y49_N12
\registerFile_inst|U2|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux2~10_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(29))) # (!\registerFile_inst|U2|Mux2~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(29)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(29),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(29),
	datad => \registerFile_inst|U2|Mux2~10_combout\,
	combout => \registerFile_inst|U2|Mux2~11_combout\);

-- Location: FF_X55_Y49_N15
\registerFile_inst|GEN_ADDREG:15:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[29]~26_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(29));

-- Location: FF_X56_Y41_N1
\registerFile_inst|GEN_ADDREG:12:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(29));

-- Location: FF_X56_Y42_N21
\registerFile_inst|GEN_ADDREG:13:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(29));

-- Location: LCCOMB_X56_Y41_N0
\registerFile_inst|U2|Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(29))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(29),
	combout => \registerFile_inst|U2|Mux2~17_combout\);

-- Location: FF_X56_Y43_N25
\registerFile_inst|GEN_ADDREG:14:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(29));

-- Location: LCCOMB_X56_Y43_N24
\registerFile_inst|U2|Mux2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~18_combout\ = (\registerFile_inst|U2|Mux2~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(29)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux2~17_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(29) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(29),
	datab => \registerFile_inst|U2|Mux2~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux2~18_combout\);

-- Location: LCCOMB_X52_Y45_N16
\registerFile_inst|U2|Mux2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~19_combout\ = (\registerFile_inst|U2|Mux2~16_combout\ & (((\registerFile_inst|U2|Mux2~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux2~16_combout\ & 
-- (\registerFile_inst|U2|Mux2~11_combout\ & (\instructionFetch_Decode|instructionOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux2~16_combout\,
	datab => \registerFile_inst|U2|Mux2~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux2~18_combout\,
	combout => \registerFile_inst|U2|Mux2~19_combout\);

-- Location: LCCOMB_X52_Y41_N8
\registerFile_inst|U2|Mux2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux2~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux2~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datab => \registerFile_inst|U2|Mux2~9_combout\,
	datad => \registerFile_inst|U2|Mux2~19_combout\,
	combout => \registerFile_inst|U2|Mux2~20_combout\);

-- Location: FF_X52_Y41_N9
\instructionDecode_Excecution|readData1OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(29));

-- Location: LCCOMB_X65_Y48_N30
\ALU_inst|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux2~2_combout\ = (\ALU_inst|Mux3~3_combout\ & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(4))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|readData2OUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|rdOUT\(4),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(29),
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux2~2_combout\);

-- Location: LCCOMB_X65_Y48_N0
\ALU_inst|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux2~3_combout\ = (\instructionDecode_Excecution|readData1OUT\(29) & \ALU_inst|Mux2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|readData1OUT\(29),
	datac => \ALU_inst|Mux2~2_combout\,
	combout => \ALU_inst|Mux2~3_combout\);

-- Location: LCCOMB_X65_Y48_N16
\MUX2|mux_out[29]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[29]~2_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(29),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[29]~2_combout\);

-- Location: LCCOMB_X65_Y47_N12
\ALU_inst|Add0~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~74_combout\ = \MUX2|mux_out[29]~2_combout\ $ (((\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[29]~2_combout\,
	datab => \ALUControl_inst|Operation~9_combout\,
	datac => \ALUControl_inst|Operation~7_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~74_combout\);

-- Location: LCCOMB_X62_Y45_N0
\MUX2|mux_out[28]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[28]~3_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(4))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|readData2OUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|rdOUT\(4),
	datac => \instructionDecode_Excecution|readData2OUT\(28),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \MUX2|mux_out[28]~3_combout\);

-- Location: LCCOMB_X62_Y45_N14
\ALU_inst|Add0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~75_combout\ = \MUX2|mux_out[28]~3_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Operation~9_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Operation~9_combout\,
	datac => \MUX2|mux_out[28]~3_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~75_combout\);

-- Location: FF_X49_Y49_N5
\registerFile_inst|GEN_ADDREG:9:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(28));

-- Location: FF_X49_Y49_N31
\registerFile_inst|GEN_ADDREG:8:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(28));

-- Location: LCCOMB_X49_Y49_N30
\registerFile_inst|U2|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(28)) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(28) & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(28),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux3~10_combout\);

-- Location: FF_X51_Y49_N29
\registerFile_inst|GEN_ADDREG:10:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(28));

-- Location: FF_X51_Y49_N31
\registerFile_inst|GEN_ADDREG:11:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(28));

-- Location: LCCOMB_X51_Y49_N28
\registerFile_inst|U2|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~11_combout\ = (\registerFile_inst|U2|Mux3~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(28))) # (!\instructionFetch_Decode|instructionOUT\(22)))) # (!\registerFile_inst|U2|Mux3~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux3~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(28),
	combout => \registerFile_inst|U2|Mux3~11_combout\);

-- Location: FF_X57_Y49_N23
\registerFile_inst|GEN_ADDREG:12:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(28));

-- Location: FF_X57_Y49_N13
\registerFile_inst|GEN_ADDREG:14:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(28));

-- Location: LCCOMB_X57_Y49_N22
\registerFile_inst|U2|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(28)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(28),
	combout => \registerFile_inst|U2|Mux3~17_combout\);

-- Location: FF_X55_Y49_N1
\registerFile_inst|GEN_ADDREG:13:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(28));

-- Location: FF_X55_Y49_N3
\registerFile_inst|GEN_ADDREG:15:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[28]~27_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(28));

-- Location: LCCOMB_X55_Y49_N0
\registerFile_inst|U2|Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~18_combout\ = (\registerFile_inst|U2|Mux3~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(28))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux3~17_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux3~17_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(28),
	combout => \registerFile_inst|U2|Mux3~18_combout\);

-- Location: FF_X52_Y51_N31
\registerFile_inst|GEN_ADDREG:0:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(28));

-- Location: FF_X52_Y51_N21
\registerFile_inst|GEN_ADDREG:1:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(28));

-- Location: LCCOMB_X52_Y51_N30
\registerFile_inst|U2|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(28))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(28),
	combout => \registerFile_inst|U2|Mux3~14_combout\);

-- Location: FF_X54_Y51_N23
\registerFile_inst|GEN_ADDREG:3:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(28));

-- Location: FF_X54_Y51_N13
\registerFile_inst|GEN_ADDREG:2:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(28));

-- Location: LCCOMB_X54_Y51_N22
\registerFile_inst|U2|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux3~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(28))) # (!\registerFile_inst|U2|Mux3~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(28)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux3~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(28),
	combout => \registerFile_inst|U2|Mux3~15_combout\);

-- Location: FF_X59_Y53_N13
\registerFile_inst|GEN_ADDREG:5:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(28));

-- Location: FF_X60_Y53_N15
\registerFile_inst|GEN_ADDREG:4:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(28));

-- Location: FF_X60_Y53_N13
\registerFile_inst|GEN_ADDREG:6:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(28));

-- Location: LCCOMB_X60_Y53_N14
\registerFile_inst|U2|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(28))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(28),
	combout => \registerFile_inst|U2|Mux3~12_combout\);

-- Location: FF_X59_Y53_N31
\registerFile_inst|GEN_ADDREG:7:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(28));

-- Location: LCCOMB_X59_Y53_N30
\registerFile_inst|U2|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~13_combout\ = (\registerFile_inst|U2|Mux3~12_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(28)) # (!\instructionFetch_Decode|instructionOUT\(21))))) # (!\registerFile_inst|U2|Mux3~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(28) & ((\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(28),
	datab => \registerFile_inst|U2|Mux3~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux3~13_combout\);

-- Location: LCCOMB_X59_Y51_N12
\registerFile_inst|U2|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|U2|Mux3~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux3~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux3~13_combout\,
	combout => \registerFile_inst|U2|Mux3~16_combout\);

-- Location: LCCOMB_X59_Y51_N6
\registerFile_inst|U2|Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~19_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux3~16_combout\ & ((\registerFile_inst|U2|Mux3~18_combout\))) # (!\registerFile_inst|U2|Mux3~16_combout\ & 
-- (\registerFile_inst|U2|Mux3~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux3~11_combout\,
	datac => \registerFile_inst|U2|Mux3~18_combout\,
	datad => \registerFile_inst|U2|Mux3~16_combout\,
	combout => \registerFile_inst|U2|Mux3~19_combout\);

-- Location: FF_X49_Y52_N11
\registerFile_inst|GEN_ADDREG:30:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(28));

-- Location: FF_X49_Y52_N25
\registerFile_inst|GEN_ADDREG:22:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(28));

-- Location: FF_X50_Y52_N5
\registerFile_inst|GEN_ADDREG:26:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(28));

-- Location: FF_X50_Y48_N21
\registerFile_inst|GEN_ADDREG:18:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(28));

-- Location: LCCOMB_X50_Y48_N20
\registerFile_inst|U2|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(28))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(28),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux3~0_combout\);

-- Location: LCCOMB_X49_Y52_N24
\registerFile_inst|U2|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux3~0_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(28))) # (!\registerFile_inst|U2|Mux3~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(28)))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(28),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(28),
	datad => \registerFile_inst|U2|Mux3~0_combout\,
	combout => \registerFile_inst|U2|Mux3~1_combout\);

-- Location: FF_X54_Y45_N15
\registerFile_inst|GEN_ADDREG:16:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(28));

-- Location: FF_X54_Y45_N13
\registerFile_inst|GEN_ADDREG:24:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(28));

-- Location: LCCOMB_X54_Y45_N14
\registerFile_inst|U2|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(28)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(28),
	combout => \registerFile_inst|U2|Mux3~4_combout\);

-- Location: FF_X58_Y52_N21
\registerFile_inst|GEN_ADDREG:20:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(28));

-- Location: LCCOMB_X58_Y52_N6
\registerFile_inst|U2|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~5_combout\ = (\registerFile_inst|U2|Mux3~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(28))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux3~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux3~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(28),
	combout => \registerFile_inst|U2|Mux3~5_combout\);

-- Location: FF_X52_Y46_N17
\registerFile_inst|GEN_ADDREG:21:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(28));

-- Location: FF_X51_Y50_N9
\registerFile_inst|GEN_ADDREG:17:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(28));

-- Location: LCCOMB_X51_Y50_N8
\registerFile_inst|U2|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(28)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(28) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(28),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux3~2_combout\);

-- Location: FF_X52_Y46_N19
\registerFile_inst|GEN_ADDREG:29:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(28));

-- Location: FF_X49_Y50_N15
\registerFile_inst|GEN_ADDREG:25:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(28));

-- Location: LCCOMB_X52_Y46_N18
\registerFile_inst|U2|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux3~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(28))) # (!\registerFile_inst|U2|Mux3~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(28)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux3~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(28),
	combout => \registerFile_inst|U2|Mux3~3_combout\);

-- Location: LCCOMB_X56_Y48_N24
\registerFile_inst|U2|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|U2|Mux3~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux3~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \registerFile_inst|U2|Mux3~3_combout\,
	combout => \registerFile_inst|U2|Mux3~6_combout\);

-- Location: FF_X55_Y51_N25
\registerFile_inst|GEN_ADDREG:23:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(28));

-- Location: FF_X55_Y51_N11
\registerFile_inst|GEN_ADDREG:19:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(28));

-- Location: LCCOMB_X55_Y51_N10
\registerFile_inst|U2|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(28)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(28) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(28),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux3~7_combout\);

-- Location: FF_X56_Y51_N25
\registerFile_inst|GEN_ADDREG:27:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(28));

-- Location: FF_X56_Y51_N27
\registerFile_inst|GEN_ADDREG:31:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(28));

-- Location: LCCOMB_X56_Y51_N26
\registerFile_inst|U2|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~8_combout\ = (\registerFile_inst|U2|Mux3~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(28)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux3~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(28) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux3~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(28),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux3~8_combout\);

-- Location: LCCOMB_X56_Y48_N26
\registerFile_inst|U2|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~9_combout\ = (\registerFile_inst|U2|Mux3~6_combout\ & (((\registerFile_inst|U2|Mux3~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux3~6_combout\ & 
-- (\registerFile_inst|U2|Mux3~1_combout\ & (\instructionFetch_Decode|instructionOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux3~1_combout\,
	datab => \registerFile_inst|U2|Mux3~6_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(22),
	datad => \registerFile_inst|U2|Mux3~8_combout\,
	combout => \registerFile_inst|U2|Mux3~9_combout\);

-- Location: LCCOMB_X63_Y51_N16
\registerFile_inst|U2|Mux3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux3~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux3~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U2|Mux3~19_combout\,
	datac => \registerFile_inst|U2|Mux3~9_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(25),
	combout => \registerFile_inst|U2|Mux3~20_combout\);

-- Location: FF_X63_Y51_N17
\instructionDecode_Excecution|readData1OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(28));

-- Location: FF_X50_Y47_N27
\registerFile_inst|GEN_ADDREG:25:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(27));

-- Location: FF_X50_Y47_N21
\registerFile_inst|GEN_ADDREG:17:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(27));

-- Location: LCCOMB_X50_Y47_N20
\registerFile_inst|U2|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~0_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(27)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(27) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(27),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux4~0_combout\);

-- Location: FF_X50_Y50_N1
\registerFile_inst|GEN_ADDREG:21:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(27));

-- Location: FF_X50_Y50_N19
\registerFile_inst|GEN_ADDREG:29:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(27));

-- Location: LCCOMB_X50_Y50_N0
\registerFile_inst|U2|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux4~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(27)))) # (!\registerFile_inst|U2|Mux4~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux4~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(27),
	combout => \registerFile_inst|U2|Mux4~1_combout\);

-- Location: FF_X54_Y50_N17
\registerFile_inst|GEN_ADDREG:27:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(27));

-- Location: FF_X54_Y50_N11
\registerFile_inst|GEN_ADDREG:19:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(27));

-- Location: LCCOMB_X54_Y50_N10
\registerFile_inst|U2|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(27))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(27),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux4~7_combout\);

-- Location: FF_X55_Y50_N31
\registerFile_inst|GEN_ADDREG:31:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(27));

-- Location: FF_X55_Y50_N21
\registerFile_inst|GEN_ADDREG:23:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(27));

-- Location: LCCOMB_X55_Y50_N30
\registerFile_inst|U2|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~8_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux4~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(27))) # (!\registerFile_inst|U2|Mux4~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(27)))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux4~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(27),
	combout => \registerFile_inst|U2|Mux4~8_combout\);

-- Location: FF_X50_Y52_N15
\registerFile_inst|GEN_ADDREG:26:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(27));

-- Location: FF_X50_Y52_N17
\registerFile_inst|GEN_ADDREG:30:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(27));

-- Location: FF_X51_Y52_N19
\registerFile_inst|GEN_ADDREG:18:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(27));

-- Location: LCCOMB_X51_Y52_N18
\registerFile_inst|U2|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(27)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(27),
	combout => \registerFile_inst|U2|Mux4~2_combout\);

-- Location: LCCOMB_X50_Y52_N16
\registerFile_inst|U2|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux4~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(27)))) # (!\registerFile_inst|U2|Mux4~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(27),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(27),
	datad => \registerFile_inst|U2|Mux4~2_combout\,
	combout => \registerFile_inst|U2|Mux4~3_combout\);

-- Location: FF_X52_Y44_N9
\registerFile_inst|GEN_ADDREG:24:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(27));

-- Location: FF_X52_Y44_N19
\registerFile_inst|GEN_ADDREG:28:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(27));

-- Location: FF_X55_Y41_N9
\registerFile_inst|GEN_ADDREG:20:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(27));

-- Location: FF_X55_Y41_N11
\registerFile_inst|GEN_ADDREG:16:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(27));

-- Location: LCCOMB_X55_Y41_N10
\registerFile_inst|U2|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(27))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(27),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux4~4_combout\);

-- Location: LCCOMB_X52_Y44_N18
\registerFile_inst|U2|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux4~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(27)))) # (!\registerFile_inst|U2|Mux4~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(27),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(27),
	datad => \registerFile_inst|U2|Mux4~4_combout\,
	combout => \registerFile_inst|U2|Mux4~5_combout\);

-- Location: LCCOMB_X47_Y51_N6
\registerFile_inst|U2|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux4~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux4~3_combout\,
	datab => \registerFile_inst|U2|Mux4~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux4~6_combout\);

-- Location: LCCOMB_X47_Y51_N16
\registerFile_inst|U2|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~9_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux4~6_combout\ & ((\registerFile_inst|U2|Mux4~8_combout\))) # (!\registerFile_inst|U2|Mux4~6_combout\ & 
-- (\registerFile_inst|U2|Mux4~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux4~1_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux4~8_combout\,
	datad => \registerFile_inst|U2|Mux4~6_combout\,
	combout => \registerFile_inst|U2|Mux4~9_combout\);

-- Location: FF_X57_Y46_N27
\registerFile_inst|GEN_ADDREG:12:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(27));

-- Location: FF_X55_Y49_N5
\registerFile_inst|GEN_ADDREG:13:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(27));

-- Location: LCCOMB_X57_Y46_N26
\registerFile_inst|U2|Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(27),
	combout => \registerFile_inst|U2|Mux4~17_combout\);

-- Location: FF_X56_Y43_N13
\registerFile_inst|GEN_ADDREG:14:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(27));

-- Location: FF_X55_Y49_N31
\registerFile_inst|GEN_ADDREG:15:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[27]~28_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(27));

-- Location: LCCOMB_X56_Y43_N12
\registerFile_inst|U2|Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux4~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(27)))) # (!\registerFile_inst|U2|Mux4~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux4~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux4~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(27),
	combout => \registerFile_inst|U2|Mux4~18_combout\);

-- Location: FF_X50_Y49_N27
\registerFile_inst|GEN_ADDREG:7:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(27));

-- Location: FF_X52_Y49_N9
\registerFile_inst|GEN_ADDREG:4:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(27));

-- Location: FF_X47_Y49_N21
\registerFile_inst|GEN_ADDREG:5:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(27));

-- Location: LCCOMB_X52_Y49_N8
\registerFile_inst|U2|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(27)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(27),
	combout => \registerFile_inst|U2|Mux4~10_combout\);

-- Location: FF_X50_Y49_N25
\registerFile_inst|GEN_ADDREG:6:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(27));

-- Location: LCCOMB_X50_Y49_N24
\registerFile_inst|U2|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~11_combout\ = (\registerFile_inst|U2|Mux4~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(27)) # ((!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux4~10_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(27) & \instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(27),
	datab => \registerFile_inst|U2|Mux4~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux4~11_combout\);

-- Location: FF_X51_Y49_N13
\registerFile_inst|GEN_ADDREG:10:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(27));

-- Location: FF_X52_Y49_N19
\registerFile_inst|GEN_ADDREG:8:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(27));

-- Location: LCCOMB_X52_Y49_N18
\registerFile_inst|U2|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~12_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(27))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(27),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux4~12_combout\);

-- Location: FF_X51_Y45_N17
\registerFile_inst|GEN_ADDREG:11:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(27));

-- Location: FF_X51_Y45_N15
\registerFile_inst|GEN_ADDREG:9:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(27));

-- Location: LCCOMB_X51_Y45_N16
\registerFile_inst|U2|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~13_combout\ = (\registerFile_inst|U2|Mux4~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(27))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux4~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux4~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(27),
	combout => \registerFile_inst|U2|Mux4~13_combout\);

-- Location: FF_X52_Y43_N21
\registerFile_inst|GEN_ADDREG:1:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(27));

-- Location: FF_X52_Y43_N7
\registerFile_inst|GEN_ADDREG:3:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(27));

-- Location: FF_X52_Y40_N21
\registerFile_inst|GEN_ADDREG:0:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(27));

-- Location: FF_X52_Y45_N19
\registerFile_inst|GEN_ADDREG:2:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(27));

-- Location: LCCOMB_X52_Y40_N20
\registerFile_inst|U2|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(27),
	combout => \registerFile_inst|U2|Mux4~14_combout\);

-- Location: LCCOMB_X52_Y43_N6
\registerFile_inst|U2|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~15_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux4~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(27)))) # (!\registerFile_inst|U2|Mux4~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(27),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(27),
	datad => \registerFile_inst|U2|Mux4~14_combout\,
	combout => \registerFile_inst|U2|Mux4~15_combout\);

-- Location: LCCOMB_X52_Y45_N28
\registerFile_inst|U2|Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|U2|Mux4~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux4~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux4~15_combout\,
	combout => \registerFile_inst|U2|Mux4~16_combout\);

-- Location: LCCOMB_X52_Y45_N22
\registerFile_inst|U2|Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~19_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux4~16_combout\ & (\registerFile_inst|U2|Mux4~18_combout\)) # (!\registerFile_inst|U2|Mux4~16_combout\ & 
-- ((\registerFile_inst|U2|Mux4~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux4~18_combout\,
	datab => \registerFile_inst|U2|Mux4~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux4~16_combout\,
	combout => \registerFile_inst|U2|Mux4~19_combout\);

-- Location: LCCOMB_X62_Y45_N12
\registerFile_inst|U2|Mux4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux4~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux4~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U2|Mux4~9_combout\,
	datac => \registerFile_inst|U2|Mux4~19_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(25),
	combout => \registerFile_inst|U2|Mux4~20_combout\);

-- Location: FF_X62_Y45_N13
\instructionDecode_Excecution|readData1OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(27));

-- Location: LCCOMB_X62_Y45_N2
\MUX2|mux_out[27]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[27]~4_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(27),
	datab => \instructionDecode_Excecution|rdOUT\(4),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \MUX2|mux_out[27]~4_combout\);

-- Location: LCCOMB_X62_Y45_N24
\ALU_inst|Add0~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~76_combout\ = \MUX2|mux_out[27]~4_combout\ $ (((\ALUControl_inst|Equal0~0_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Equal0~0_combout\,
	datab => \MUX2|mux_out[27]~4_combout\,
	datac => \ALUControl_inst|Operation~7_combout\,
	datad => \ALUControl_inst|Operation~9_combout\,
	combout => \ALU_inst|Add0~76_combout\);

-- Location: FF_X50_Y50_N21
\registerFile_inst|GEN_ADDREG:21:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(26));

-- Location: FF_X51_Y50_N3
\registerFile_inst|GEN_ADDREG:17:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(26));

-- Location: LCCOMB_X51_Y50_N2
\registerFile_inst|U2|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(26)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(26) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(26),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux5~2_combout\);

-- Location: FF_X50_Y50_N7
\registerFile_inst|GEN_ADDREG:29:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(26));

-- Location: FF_X49_Y50_N17
\registerFile_inst|GEN_ADDREG:25:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(26));

-- Location: LCCOMB_X50_Y50_N6
\registerFile_inst|U2|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~3_combout\ = (\registerFile_inst|U2|Mux5~2_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(26))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux5~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux5~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(26),
	combout => \registerFile_inst|U2|Mux5~3_combout\);

-- Location: FF_X54_Y45_N23
\registerFile_inst|GEN_ADDREG:24:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(26));

-- Location: FF_X54_Y45_N17
\registerFile_inst|GEN_ADDREG:16:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(26));

-- Location: LCCOMB_X54_Y45_N16
\registerFile_inst|U2|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(26))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(26),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux5~4_combout\);

-- Location: FF_X58_Y52_N17
\registerFile_inst|GEN_ADDREG:20:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(26));

-- Location: FF_X58_Y52_N19
\registerFile_inst|GEN_ADDREG:28:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(26));

-- Location: LCCOMB_X58_Y52_N18
\registerFile_inst|U2|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~5_combout\ = (\registerFile_inst|U2|Mux5~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(26)) # (!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux5~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(26) & ((\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux5~4_combout\,
	datab => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(26),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux5~5_combout\);

-- Location: LCCOMB_X52_Y52_N10
\registerFile_inst|U2|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux5~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|U2|Mux5~5_combout\ & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux5~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux5~5_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux5~6_combout\);

-- Location: FF_X50_Y48_N23
\registerFile_inst|GEN_ADDREG:18:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(26));

-- Location: LCCOMB_X50_Y48_N22
\registerFile_inst|U2|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(26)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(26),
	combout => \registerFile_inst|U2|Mux5~0_combout\);

-- Location: FF_X49_Y52_N13
\registerFile_inst|GEN_ADDREG:22:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(26));

-- Location: FF_X50_Y52_N29
\registerFile_inst|GEN_ADDREG:30:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(26));

-- Location: LCCOMB_X49_Y52_N12
\registerFile_inst|U2|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux5~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(26)))) # (!\registerFile_inst|U2|Mux5~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(26))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux5~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(26),
	combout => \registerFile_inst|U2|Mux5~1_combout\);

-- Location: FF_X52_Y53_N31
\registerFile_inst|GEN_ADDREG:23:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(26));

-- Location: FF_X52_Y53_N1
\registerFile_inst|GEN_ADDREG:19:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(26));

-- Location: LCCOMB_X52_Y53_N0
\registerFile_inst|U2|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~7_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(26))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(26),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux5~7_combout\);

-- Location: FF_X52_Y52_N7
\registerFile_inst|GEN_ADDREG:27:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(26));

-- Location: FF_X52_Y52_N9
\registerFile_inst|GEN_ADDREG:31:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(26));

-- Location: LCCOMB_X52_Y52_N8
\registerFile_inst|U2|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~8_combout\ = (\registerFile_inst|U2|Mux5~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(26)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux5~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(26) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux5~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(26),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux5~8_combout\);

-- Location: LCCOMB_X52_Y52_N12
\registerFile_inst|U2|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~9_combout\ = (\registerFile_inst|U2|Mux5~6_combout\ & (((\registerFile_inst|U2|Mux5~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(22))))) # (!\registerFile_inst|U2|Mux5~6_combout\ & 
-- (\registerFile_inst|U2|Mux5~1_combout\ & ((\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux5~6_combout\,
	datab => \registerFile_inst|U2|Mux5~1_combout\,
	datac => \registerFile_inst|U2|Mux5~8_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux5~9_combout\);

-- Location: FF_X57_Y49_N9
\registerFile_inst|GEN_ADDREG:14:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(26));

-- Location: FF_X57_Y49_N27
\registerFile_inst|GEN_ADDREG:12:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(26));

-- Location: LCCOMB_X57_Y49_N26
\registerFile_inst|U2|Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(26))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(26),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux5~17_combout\);

-- Location: FF_X55_Y49_N9
\registerFile_inst|GEN_ADDREG:13:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(26));

-- Location: LCCOMB_X55_Y49_N10
\registerFile_inst|GEN_ADDREG:15:REGX|Q[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[26]~feeder_combout\ = \MUX3|mux_out[26]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX3|mux_out[26]~29_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[26]~feeder_combout\);

-- Location: FF_X55_Y49_N11
\registerFile_inst|GEN_ADDREG:15:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[26]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(26));

-- Location: LCCOMB_X55_Y49_N8
\registerFile_inst|U2|Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~18_combout\ = (\registerFile_inst|U2|Mux5~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(26))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux5~17_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux5~17_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(26),
	combout => \registerFile_inst|U2|Mux5~18_combout\);

-- Location: FF_X49_Y49_N9
\registerFile_inst|GEN_ADDREG:9:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(26));

-- Location: FF_X49_Y49_N3
\registerFile_inst|GEN_ADDREG:8:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(26));

-- Location: LCCOMB_X49_Y49_N2
\registerFile_inst|U2|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(26)) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(26) & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(26),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux5~10_combout\);

-- Location: FF_X51_Y49_N23
\registerFile_inst|GEN_ADDREG:10:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(26));

-- Location: FF_X51_Y49_N25
\registerFile_inst|GEN_ADDREG:11:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(26));

-- Location: LCCOMB_X51_Y49_N22
\registerFile_inst|U2|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux5~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(26)))) # (!\registerFile_inst|U2|Mux5~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(26))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux5~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(26),
	combout => \registerFile_inst|U2|Mux5~11_combout\);

-- Location: FF_X52_Y51_N27
\registerFile_inst|GEN_ADDREG:0:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(26));

-- Location: FF_X52_Y51_N1
\registerFile_inst|GEN_ADDREG:1:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(26));

-- Location: LCCOMB_X52_Y51_N26
\registerFile_inst|U2|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(26))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(26),
	combout => \registerFile_inst|U2|Mux5~14_combout\);

-- Location: FF_X54_Y51_N3
\registerFile_inst|GEN_ADDREG:3:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(26));

-- Location: FF_X54_Y51_N1
\registerFile_inst|GEN_ADDREG:2:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(26));

-- Location: LCCOMB_X54_Y51_N2
\registerFile_inst|U2|Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux5~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(26))) # (!\registerFile_inst|U2|Mux5~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(26)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux5~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(26),
	combout => \registerFile_inst|U2|Mux5~15_combout\);

-- Location: FF_X60_Y53_N27
\registerFile_inst|GEN_ADDREG:4:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(26));

-- Location: FF_X60_Y53_N1
\registerFile_inst|GEN_ADDREG:6:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(26));

-- Location: LCCOMB_X60_Y53_N26
\registerFile_inst|U2|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(26))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(26),
	combout => \registerFile_inst|U2|Mux5~12_combout\);

-- Location: FF_X61_Y49_N19
\registerFile_inst|GEN_ADDREG:7:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(26));

-- Location: FF_X61_Y49_N25
\registerFile_inst|GEN_ADDREG:5:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(26));

-- Location: LCCOMB_X61_Y49_N18
\registerFile_inst|U2|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux5~12_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(26))) # (!\registerFile_inst|U2|Mux5~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(26)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux5~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(26),
	combout => \registerFile_inst|U2|Mux5~13_combout\);

-- Location: LCCOMB_X52_Y52_N22
\registerFile_inst|U2|Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|U2|Mux5~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux5~15_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux5~13_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux5~16_combout\);

-- Location: LCCOMB_X52_Y49_N12
\registerFile_inst|U2|Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~19_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux5~16_combout\ & (\registerFile_inst|U2|Mux5~18_combout\)) # (!\registerFile_inst|U2|Mux5~16_combout\ & 
-- ((\registerFile_inst|U2|Mux5~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux5~18_combout\,
	datab => \registerFile_inst|U2|Mux5~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux5~16_combout\,
	combout => \registerFile_inst|U2|Mux5~19_combout\);

-- Location: LCCOMB_X60_Y45_N2
\registerFile_inst|U2|Mux5~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux5~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux5~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux5~9_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(25),
	datad => \registerFile_inst|U2|Mux5~19_combout\,
	combout => \registerFile_inst|U2|Mux5~20_combout\);

-- Location: FF_X60_Y45_N3
\instructionDecode_Excecution|readData1OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux5~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(26));

-- Location: LCCOMB_X60_Y45_N8
\MUX2|mux_out[26]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[26]~5_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(26),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[26]~5_combout\);

-- Location: LCCOMB_X63_Y45_N28
\ALU_inst|Add0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~77_combout\ = \MUX2|mux_out[26]~5_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Equal0~0_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \MUX2|mux_out[26]~5_combout\,
	datad => \ALUControl_inst|Operation~9_combout\,
	combout => \ALU_inst|Add0~77_combout\);

-- Location: LCCOMB_X60_Y45_N6
\MUX2|mux_out[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[25]~6_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(25),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[25]~6_combout\);

-- Location: LCCOMB_X63_Y45_N30
\ALU_inst|Add0~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~78_combout\ = \MUX2|mux_out[25]~6_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Equal0~0_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \MUX2|mux_out[25]~6_combout\,
	datad => \ALUControl_inst|Operation~9_combout\,
	combout => \ALU_inst|Add0~78_combout\);

-- Location: LCCOMB_X51_Y42_N26
\registerFile_inst|GEN_ADDREG:15:REGX|Q[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:15:REGX|Q[25]~feeder_combout\ = \MUX3|mux_out[25]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX3|mux_out[25]~30_combout\,
	combout => \registerFile_inst|GEN_ADDREG:15:REGX|Q[25]~feeder_combout\);

-- Location: FF_X51_Y42_N27
\registerFile_inst|GEN_ADDREG:15:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:15:REGX|Q[25]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(25));

-- Location: FF_X54_Y41_N9
\registerFile_inst|GEN_ADDREG:14:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(25));

-- Location: FF_X55_Y45_N27
\registerFile_inst|GEN_ADDREG:12:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(25));

-- Location: FF_X55_Y49_N21
\registerFile_inst|GEN_ADDREG:13:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(25));

-- Location: LCCOMB_X55_Y45_N26
\registerFile_inst|U2|Mux6~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(25))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(25),
	combout => \registerFile_inst|U2|Mux6~17_combout\);

-- Location: LCCOMB_X54_Y41_N8
\registerFile_inst|U2|Mux6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux6~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(25))) # (!\registerFile_inst|U2|Mux6~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(25)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(25),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(25),
	datad => \registerFile_inst|U2|Mux6~17_combout\,
	combout => \registerFile_inst|U2|Mux6~18_combout\);

-- Location: FF_X47_Y49_N25
\registerFile_inst|GEN_ADDREG:7:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(25));

-- Location: FF_X50_Y49_N29
\registerFile_inst|GEN_ADDREG:6:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(25));

-- Location: FF_X52_Y49_N31
\registerFile_inst|GEN_ADDREG:4:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(25));

-- Location: LCCOMB_X52_Y49_N30
\registerFile_inst|U2|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(25)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(25),
	combout => \registerFile_inst|U2|Mux6~10_combout\);

-- Location: LCCOMB_X50_Y49_N28
\registerFile_inst|U2|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux6~10_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(25))) # (!\registerFile_inst|U2|Mux6~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(25)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(25),
	datad => \registerFile_inst|U2|Mux6~10_combout\,
	combout => \registerFile_inst|U2|Mux6~11_combout\);

-- Location: FF_X51_Y45_N19
\registerFile_inst|GEN_ADDREG:9:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(25));

-- Location: FF_X51_Y45_N29
\registerFile_inst|GEN_ADDREG:11:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(25));

-- Location: FF_X52_Y49_N17
\registerFile_inst|GEN_ADDREG:8:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(25));

-- Location: FF_X52_Y47_N29
\registerFile_inst|GEN_ADDREG:10:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(25));

-- Location: LCCOMB_X52_Y49_N16
\registerFile_inst|U2|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(25))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(25),
	combout => \registerFile_inst|U2|Mux6~12_combout\);

-- Location: LCCOMB_X51_Y45_N28
\registerFile_inst|U2|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux6~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(25)))) # (!\registerFile_inst|U2|Mux6~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(25))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(25),
	datad => \registerFile_inst|U2|Mux6~12_combout\,
	combout => \registerFile_inst|U2|Mux6~13_combout\);

-- Location: FF_X52_Y43_N1
\registerFile_inst|GEN_ADDREG:1:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(25));

-- Location: FF_X52_Y43_N3
\registerFile_inst|GEN_ADDREG:3:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(25));

-- Location: FF_X52_Y45_N1
\registerFile_inst|GEN_ADDREG:2:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(25));

-- Location: FF_X52_Y39_N17
\registerFile_inst|GEN_ADDREG:0:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(25));

-- Location: LCCOMB_X52_Y39_N16
\registerFile_inst|U2|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(25)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(25) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux6~14_combout\);

-- Location: LCCOMB_X52_Y43_N2
\registerFile_inst|U2|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~15_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux6~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(25)))) # (!\registerFile_inst|U2|Mux6~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(25))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(25),
	datad => \registerFile_inst|U2|Mux6~14_combout\,
	combout => \registerFile_inst|U2|Mux6~15_combout\);

-- Location: LCCOMB_X52_Y45_N10
\registerFile_inst|U2|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~16_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux6~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((!\instructionFetch_Decode|instructionOUT\(23) & \registerFile_inst|U2|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux6~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux6~15_combout\,
	combout => \registerFile_inst|U2|Mux6~16_combout\);

-- Location: LCCOMB_X51_Y39_N24
\registerFile_inst|U2|Mux6~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~19_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux6~16_combout\ & (\registerFile_inst|U2|Mux6~18_combout\)) # (!\registerFile_inst|U2|Mux6~16_combout\ & 
-- ((\registerFile_inst|U2|Mux6~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux6~18_combout\,
	datab => \registerFile_inst|U2|Mux6~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux6~16_combout\,
	combout => \registerFile_inst|U2|Mux6~19_combout\);

-- Location: FF_X54_Y50_N29
\registerFile_inst|GEN_ADDREG:27:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(25));

-- Location: FF_X54_Y50_N7
\registerFile_inst|GEN_ADDREG:19:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(25));

-- Location: LCCOMB_X54_Y50_N6
\registerFile_inst|U2|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(25))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux6~7_combout\);

-- Location: FF_X55_Y50_N27
\registerFile_inst|GEN_ADDREG:31:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(25));

-- Location: FF_X55_Y50_N9
\registerFile_inst|GEN_ADDREG:23:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(25));

-- Location: LCCOMB_X55_Y50_N26
\registerFile_inst|U2|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~8_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux6~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(25))) # (!\registerFile_inst|U2|Mux6~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(25)))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|U2|Mux6~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|U2|Mux6~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(25),
	combout => \registerFile_inst|U2|Mux6~8_combout\);

-- Location: FF_X50_Y50_N27
\registerFile_inst|GEN_ADDREG:29:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(25));

-- Location: FF_X50_Y47_N23
\registerFile_inst|GEN_ADDREG:25:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(25));

-- Location: LCCOMB_X50_Y51_N16
\registerFile_inst|GEN_ADDREG:17:REGX|Q[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|GEN_ADDREG:17:REGX|Q[25]~feeder_combout\ = \MUX3|mux_out[25]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX3|mux_out[25]~30_combout\,
	combout => \registerFile_inst|GEN_ADDREG:17:REGX|Q[25]~feeder_combout\);

-- Location: FF_X50_Y51_N17
\registerFile_inst|GEN_ADDREG:17:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|GEN_ADDREG:17:REGX|Q[25]~feeder_combout\,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(25));

-- Location: LCCOMB_X50_Y47_N0
\registerFile_inst|U2|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~0_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(25)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(25) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(25),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(25),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux6~0_combout\);

-- Location: FF_X50_Y50_N9
\registerFile_inst|GEN_ADDREG:21:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(25));

-- Location: LCCOMB_X50_Y50_N8
\registerFile_inst|U2|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~1_combout\ = (\registerFile_inst|U2|Mux6~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(25)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux6~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(25) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(25),
	datab => \registerFile_inst|U2|Mux6~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux6~1_combout\);

-- Location: FF_X55_Y41_N31
\registerFile_inst|GEN_ADDREG:16:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(25));

-- Location: FF_X55_Y41_N13
\registerFile_inst|GEN_ADDREG:20:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(25));

-- Location: LCCOMB_X55_Y41_N30
\registerFile_inst|U2|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(25)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(25),
	combout => \registerFile_inst|U2|Mux6~4_combout\);

-- Location: FF_X52_Y44_N31
\registerFile_inst|GEN_ADDREG:28:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(25));

-- Location: FF_X52_Y44_N13
\registerFile_inst|GEN_ADDREG:24:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(25));

-- Location: LCCOMB_X52_Y44_N30
\registerFile_inst|U2|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~5_combout\ = (\registerFile_inst|U2|Mux6~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(25))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux6~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux6~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(25),
	combout => \registerFile_inst|U2|Mux6~5_combout\);

-- Location: FF_X50_Y52_N23
\registerFile_inst|GEN_ADDREG:26:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(25));

-- Location: FF_X50_Y52_N9
\registerFile_inst|GEN_ADDREG:30:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(25));

-- Location: FF_X51_Y52_N29
\registerFile_inst|GEN_ADDREG:22:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(25));

-- Location: FF_X51_Y52_N7
\registerFile_inst|GEN_ADDREG:18:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(25));

-- Location: LCCOMB_X51_Y52_N6
\registerFile_inst|U2|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(25))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux6~2_combout\);

-- Location: LCCOMB_X50_Y52_N8
\registerFile_inst|U2|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux6~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(25)))) # (!\registerFile_inst|U2|Mux6~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(25))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(25),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(25),
	datad => \registerFile_inst|U2|Mux6~2_combout\,
	combout => \registerFile_inst|U2|Mux6~3_combout\);

-- Location: LCCOMB_X52_Y44_N0
\registerFile_inst|U2|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|U2|Mux6~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|U2|Mux6~5_combout\,
	datad => \registerFile_inst|U2|Mux6~3_combout\,
	combout => \registerFile_inst|U2|Mux6~6_combout\);

-- Location: LCCOMB_X52_Y46_N28
\registerFile_inst|U2|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~9_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux6~6_combout\ & (\registerFile_inst|U2|Mux6~8_combout\)) # (!\registerFile_inst|U2|Mux6~6_combout\ & 
-- ((\registerFile_inst|U2|Mux6~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux6~8_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux6~1_combout\,
	datad => \registerFile_inst|U2|Mux6~6_combout\,
	combout => \registerFile_inst|U2|Mux6~9_combout\);

-- Location: LCCOMB_X60_Y45_N16
\registerFile_inst|U2|Mux6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux6~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux6~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux6~19_combout\,
	datab => \registerFile_inst|U2|Mux6~9_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(25),
	combout => \registerFile_inst|U2|Mux6~20_combout\);

-- Location: FF_X60_Y45_N17
\instructionDecode_Excecution|readData1OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(25));

-- Location: FF_X52_Y51_N5
\registerFile_inst|GEN_ADDREG:1:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(24));

-- Location: FF_X52_Y51_N23
\registerFile_inst|GEN_ADDREG:0:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(24));

-- Location: LCCOMB_X52_Y51_N22
\registerFile_inst|U2|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(24)) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(24) & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux7~14_combout\);

-- Location: FF_X54_Y51_N7
\registerFile_inst|GEN_ADDREG:3:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(24));

-- Location: FF_X54_Y51_N29
\registerFile_inst|GEN_ADDREG:2:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(24));

-- Location: LCCOMB_X54_Y51_N6
\registerFile_inst|U2|Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux7~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(24))) # (!\registerFile_inst|U2|Mux7~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(24)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux7~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux7~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(24),
	combout => \registerFile_inst|U2|Mux7~15_combout\);

-- Location: FF_X59_Y53_N11
\registerFile_inst|GEN_ADDREG:5:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(24));

-- Location: FF_X59_Y53_N29
\registerFile_inst|GEN_ADDREG:7:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(24));

-- Location: FF_X60_Y53_N21
\registerFile_inst|GEN_ADDREG:6:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(24));

-- Location: LCCOMB_X60_Y53_N6
\registerFile_inst|U2|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(24),
	combout => \registerFile_inst|U2|Mux7~12_combout\);

-- Location: LCCOMB_X59_Y53_N28
\registerFile_inst|U2|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux7~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(24)))) # (!\registerFile_inst|U2|Mux7~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(24),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(24),
	datad => \registerFile_inst|U2|Mux7~12_combout\,
	combout => \registerFile_inst|U2|Mux7~13_combout\);

-- Location: LCCOMB_X54_Y48_N0
\registerFile_inst|U2|Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux7~13_combout\) # (\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|U2|Mux7~15_combout\ & ((!\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux7~15_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|U2|Mux7~13_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux7~16_combout\);

-- Location: FF_X57_Y49_N5
\registerFile_inst|GEN_ADDREG:14:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(24));

-- Location: FF_X57_Y49_N15
\registerFile_inst|GEN_ADDREG:12:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(24));

-- Location: LCCOMB_X57_Y49_N14
\registerFile_inst|U2|Mux7~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(24))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux7~17_combout\);

-- Location: FF_X57_Y48_N9
\registerFile_inst|GEN_ADDREG:13:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(24));

-- Location: FF_X57_Y45_N9
\registerFile_inst|GEN_ADDREG:15:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[24]~31_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(24));

-- Location: LCCOMB_X57_Y48_N8
\registerFile_inst|U2|Mux7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~18_combout\ = (\registerFile_inst|U2|Mux7~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(24))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux7~17_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux7~17_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(24),
	combout => \registerFile_inst|U2|Mux7~18_combout\);

-- Location: FF_X49_Y49_N15
\registerFile_inst|GEN_ADDREG:8:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(24));

-- Location: FF_X49_Y49_N29
\registerFile_inst|GEN_ADDREG:9:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(24));

-- Location: LCCOMB_X49_Y49_N14
\registerFile_inst|U2|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(24)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(24),
	combout => \registerFile_inst|U2|Mux7~10_combout\);

-- Location: FF_X50_Y45_N25
\registerFile_inst|GEN_ADDREG:10:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(24));

-- Location: FF_X50_Y45_N27
\registerFile_inst|GEN_ADDREG:11:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(24));

-- Location: LCCOMB_X50_Y45_N24
\registerFile_inst|U2|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~11_combout\ = (\registerFile_inst|U2|Mux7~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(24))) # (!\instructionFetch_Decode|instructionOUT\(22)))) # (!\registerFile_inst|U2|Mux7~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux7~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(24),
	combout => \registerFile_inst|U2|Mux7~11_combout\);

-- Location: LCCOMB_X50_Y45_N12
\registerFile_inst|U2|Mux7~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~19_combout\ = (\registerFile_inst|U2|Mux7~16_combout\ & (((\registerFile_inst|U2|Mux7~18_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux7~16_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux7~16_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux7~18_combout\,
	datad => \registerFile_inst|U2|Mux7~11_combout\,
	combout => \registerFile_inst|U2|Mux7~19_combout\);

-- Location: FF_X49_Y50_N11
\registerFile_inst|GEN_ADDREG:25:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(24));

-- Location: FF_X50_Y50_N15
\registerFile_inst|GEN_ADDREG:29:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(24));

-- Location: FF_X50_Y50_N13
\registerFile_inst|GEN_ADDREG:21:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(24));

-- Location: FF_X51_Y50_N5
\registerFile_inst|GEN_ADDREG:17:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(24));

-- Location: LCCOMB_X51_Y50_N4
\registerFile_inst|U2|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~2_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(24)) # ((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(24) & !\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux7~2_combout\);

-- Location: LCCOMB_X50_Y50_N14
\registerFile_inst|U2|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux7~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(24)))) # (!\registerFile_inst|U2|Mux7~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(24),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(24),
	datad => \registerFile_inst|U2|Mux7~2_combout\,
	combout => \registerFile_inst|U2|Mux7~3_combout\);

-- Location: FF_X54_Y45_N9
\registerFile_inst|GEN_ADDREG:24:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(24));

-- Location: FF_X54_Y45_N3
\registerFile_inst|GEN_ADDREG:16:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(24));

-- Location: LCCOMB_X54_Y45_N2
\registerFile_inst|U2|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(24))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux7~4_combout\);

-- Location: FF_X58_Y52_N5
\registerFile_inst|GEN_ADDREG:20:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(24));

-- Location: FF_X58_Y52_N23
\registerFile_inst|GEN_ADDREG:28:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(24));

-- Location: LCCOMB_X58_Y52_N22
\registerFile_inst|U2|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~5_combout\ = (\registerFile_inst|U2|Mux7~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(24)) # (!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux7~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(24) & ((\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux7~4_combout\,
	datab => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux7~5_combout\);

-- Location: LCCOMB_X49_Y52_N26
\registerFile_inst|U2|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|U2|Mux7~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux7~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \instructionFetch_Decode|instructionOUT\(21),
	datad => \registerFile_inst|U2|Mux7~5_combout\,
	combout => \registerFile_inst|U2|Mux7~6_combout\);

-- Location: FF_X49_Y48_N19
\registerFile_inst|GEN_ADDREG:18:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(24));

-- Location: FF_X49_Y48_N17
\registerFile_inst|GEN_ADDREG:26:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(24));

-- Location: LCCOMB_X49_Y48_N18
\registerFile_inst|U2|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(24)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(24),
	combout => \registerFile_inst|U2|Mux7~0_combout\);

-- Location: FF_X49_Y52_N15
\registerFile_inst|GEN_ADDREG:22:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(24));

-- Location: FF_X49_Y52_N17
\registerFile_inst|GEN_ADDREG:30:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(24));

-- Location: LCCOMB_X49_Y52_N14
\registerFile_inst|U2|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~1_combout\ = (\registerFile_inst|U2|Mux7~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(24))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux7~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux7~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(24),
	combout => \registerFile_inst|U2|Mux7~1_combout\);

-- Location: FF_X55_Y51_N15
\registerFile_inst|GEN_ADDREG:19:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(24));

-- Location: FF_X55_Y51_N29
\registerFile_inst|GEN_ADDREG:23:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(24));

-- Location: LCCOMB_X55_Y51_N14
\registerFile_inst|U2|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(24),
	combout => \registerFile_inst|U2|Mux7~7_combout\);

-- Location: FF_X56_Y51_N1
\registerFile_inst|GEN_ADDREG:31:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(24));

-- Location: FF_X56_Y51_N7
\registerFile_inst|GEN_ADDREG:27:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(24));

-- Location: LCCOMB_X56_Y51_N0
\registerFile_inst|U2|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~8_combout\ = (\registerFile_inst|U2|Mux7~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(24))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux7~7_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux7~7_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(24),
	combout => \registerFile_inst|U2|Mux7~8_combout\);

-- Location: LCCOMB_X49_Y52_N20
\registerFile_inst|U2|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~9_combout\ = (\registerFile_inst|U2|Mux7~6_combout\ & (((\registerFile_inst|U2|Mux7~8_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22)))) # (!\registerFile_inst|U2|Mux7~6_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|U2|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux7~6_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|U2|Mux7~1_combout\,
	datad => \registerFile_inst|U2|Mux7~8_combout\,
	combout => \registerFile_inst|U2|Mux7~9_combout\);

-- Location: LCCOMB_X50_Y42_N0
\registerFile_inst|U2|Mux7~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux7~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux7~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux7~19_combout\,
	datad => \registerFile_inst|U2|Mux7~9_combout\,
	combout => \registerFile_inst|U2|Mux7~20_combout\);

-- Location: FF_X50_Y42_N1
\instructionDecode_Excecution|readData1OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(24));

-- Location: LCCOMB_X63_Y44_N14
\MUX2|mux_out[24]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[24]~7_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|readData2OUT\(24),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[24]~7_combout\);

-- Location: LCCOMB_X63_Y44_N0
\ALU_inst|Add0~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~79_combout\ = \MUX2|mux_out[24]~7_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Equal0~0_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \MUX2|mux_out[24]~7_combout\,
	datac => \ALUControl_inst|Equal0~0_combout\,
	datad => \ALUControl_inst|Operation~9_combout\,
	combout => \ALU_inst|Add0~79_combout\);

-- Location: FF_X51_Y52_N9
\registerFile_inst|GEN_ADDREG:22:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(23));

-- Location: FF_X51_Y52_N27
\registerFile_inst|GEN_ADDREG:18:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(23));

-- Location: LCCOMB_X51_Y52_N26
\registerFile_inst|U2|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(23))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(23),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux8~2_combout\);

-- Location: FF_X51_Y51_N1
\registerFile_inst|GEN_ADDREG:26:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(23));

-- Location: FF_X51_Y51_N11
\registerFile_inst|GEN_ADDREG:30:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(23));

-- Location: LCCOMB_X51_Y51_N10
\registerFile_inst|U2|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~3_combout\ = (\registerFile_inst|U2|Mux8~2_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(23)) # (!\instructionFetch_Decode|instructionOUT\(24))))) # (!\registerFile_inst|U2|Mux8~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(23) & ((\instructionFetch_Decode|instructionOUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux8~2_combout\,
	datab => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(23),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux8~3_combout\);

-- Location: FF_X52_Y44_N11
\registerFile_inst|GEN_ADDREG:24:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(23));

-- Location: FF_X52_Y44_N29
\registerFile_inst|GEN_ADDREG:28:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(23));

-- Location: FF_X55_Y41_N27
\registerFile_inst|GEN_ADDREG:16:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(23));

-- Location: FF_X55_Y41_N17
\registerFile_inst|GEN_ADDREG:20:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(23));

-- Location: LCCOMB_X55_Y41_N26
\registerFile_inst|U2|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(23)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(23),
	combout => \registerFile_inst|U2|Mux8~4_combout\);

-- Location: LCCOMB_X52_Y44_N28
\registerFile_inst|U2|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~5_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux8~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(23)))) # (!\registerFile_inst|U2|Mux8~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(23),
	datad => \registerFile_inst|U2|Mux8~4_combout\,
	combout => \registerFile_inst|U2|Mux8~5_combout\);

-- Location: LCCOMB_X50_Y45_N18
\registerFile_inst|U2|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux8~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|U2|Mux8~5_combout\ & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux8~3_combout\,
	datac => \registerFile_inst|U2|Mux8~5_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux8~6_combout\);

-- Location: FF_X55_Y51_N1
\registerFile_inst|GEN_ADDREG:23:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(23));

-- Location: FF_X56_Y49_N1
\registerFile_inst|GEN_ADDREG:31:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(23));

-- Location: FF_X55_Y51_N27
\registerFile_inst|GEN_ADDREG:19:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(23));

-- Location: FF_X54_Y50_N25
\registerFile_inst|GEN_ADDREG:27:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(23));

-- Location: LCCOMB_X55_Y51_N26
\registerFile_inst|U2|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(23)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(23),
	combout => \registerFile_inst|U2|Mux8~7_combout\);

-- Location: LCCOMB_X56_Y49_N0
\registerFile_inst|U2|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~8_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux8~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(23)))) # (!\registerFile_inst|U2|Mux8~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(23),
	datad => \registerFile_inst|U2|Mux8~7_combout\,
	combout => \registerFile_inst|U2|Mux8~8_combout\);

-- Location: FF_X50_Y47_N5
\registerFile_inst|GEN_ADDREG:17:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(23));

-- Location: FF_X50_Y47_N11
\registerFile_inst|GEN_ADDREG:25:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(23));

-- Location: LCCOMB_X50_Y47_N4
\registerFile_inst|U2|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(23)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(23),
	combout => \registerFile_inst|U2|Mux8~0_combout\);

-- Location: FF_X50_Y50_N3
\registerFile_inst|GEN_ADDREG:29:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(23));

-- Location: FF_X50_Y50_N17
\registerFile_inst|GEN_ADDREG:21:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(23));

-- Location: LCCOMB_X50_Y50_N16
\registerFile_inst|U2|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~1_combout\ = (\registerFile_inst|U2|Mux8~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(23)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux8~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(23) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux8~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(23),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux8~1_combout\);

-- Location: LCCOMB_X50_Y45_N20
\registerFile_inst|U2|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~9_combout\ = (\registerFile_inst|U2|Mux8~6_combout\ & (((\registerFile_inst|U2|Mux8~8_combout\)) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux8~6_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux8~6_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux8~8_combout\,
	datad => \registerFile_inst|U2|Mux8~1_combout\,
	combout => \registerFile_inst|U2|Mux8~9_combout\);

-- Location: FF_X51_Y45_N7
\registerFile_inst|GEN_ADDREG:9:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(23));

-- Location: FF_X50_Y45_N9
\registerFile_inst|GEN_ADDREG:11:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(23));

-- Location: FF_X50_Y41_N25
\registerFile_inst|GEN_ADDREG:8:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(23));

-- Location: FF_X50_Y45_N31
\registerFile_inst|GEN_ADDREG:10:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(23));

-- Location: LCCOMB_X50_Y41_N24
\registerFile_inst|U2|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~12_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (\instructionFetch_Decode|instructionOUT\(22))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(23)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(23),
	combout => \registerFile_inst|U2|Mux8~12_combout\);

-- Location: LCCOMB_X50_Y45_N8
\registerFile_inst|U2|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux8~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(23)))) # (!\registerFile_inst|U2|Mux8~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(23),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(23),
	datad => \registerFile_inst|U2|Mux8~12_combout\,
	combout => \registerFile_inst|U2|Mux8~13_combout\);

-- Location: FF_X50_Y38_N11
\registerFile_inst|GEN_ADDREG:0:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(23));

-- Location: FF_X50_Y38_N17
\registerFile_inst|GEN_ADDREG:2:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(23));

-- Location: LCCOMB_X50_Y38_N10
\registerFile_inst|U2|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(23),
	combout => \registerFile_inst|U2|Mux8~14_combout\);

-- Location: FF_X51_Y42_N5
\registerFile_inst|GEN_ADDREG:3:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(23));

-- Location: FF_X52_Y43_N5
\registerFile_inst|GEN_ADDREG:1:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(23));

-- Location: LCCOMB_X51_Y42_N4
\registerFile_inst|U2|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~15_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux8~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(23))) # (!\registerFile_inst|U2|Mux8~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(23)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux8~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux8~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(23),
	combout => \registerFile_inst|U2|Mux8~15_combout\);

-- Location: LCCOMB_X50_Y45_N22
\registerFile_inst|U2|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|U2|Mux8~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux8~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux8~13_combout\,
	datad => \registerFile_inst|U2|Mux8~15_combout\,
	combout => \registerFile_inst|U2|Mux8~16_combout\);

-- Location: FF_X50_Y49_N9
\registerFile_inst|GEN_ADDREG:7:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(23));

-- Location: FF_X50_Y49_N15
\registerFile_inst|GEN_ADDREG:6:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(23));

-- Location: FF_X47_Y49_N11
\registerFile_inst|GEN_ADDREG:5:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(23));

-- Location: FF_X52_Y49_N27
\registerFile_inst|GEN_ADDREG:4:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(23));

-- Location: LCCOMB_X52_Y49_N26
\registerFile_inst|U2|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(23)) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(23) & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(23),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(23),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux8~10_combout\);

-- Location: LCCOMB_X50_Y49_N14
\registerFile_inst|U2|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux8~10_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(23))) # (!\registerFile_inst|U2|Mux8~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(23)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(23),
	datad => \registerFile_inst|U2|Mux8~10_combout\,
	combout => \registerFile_inst|U2|Mux8~11_combout\);

-- Location: FF_X56_Y43_N15
\registerFile_inst|GEN_ADDREG:14:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(23));

-- Location: FF_X59_Y41_N11
\registerFile_inst|GEN_ADDREG:12:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(23));

-- Location: FF_X59_Y41_N25
\registerFile_inst|GEN_ADDREG:13:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[23]~23_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(23));

-- Location: LCCOMB_X59_Y41_N10
\registerFile_inst|U2|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~17_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(23)))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(23),
	combout => \registerFile_inst|U2|Mux8~17_combout\);

-- Location: LCCOMB_X56_Y43_N14
\registerFile_inst|U2|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux8~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(23))) # (!\registerFile_inst|U2|Mux8~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(23)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(23),
	datad => \registerFile_inst|U2|Mux8~17_combout\,
	combout => \registerFile_inst|U2|Mux8~18_combout\);

-- Location: LCCOMB_X50_Y45_N0
\registerFile_inst|U2|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~19_combout\ = (\registerFile_inst|U2|Mux8~16_combout\ & (((\registerFile_inst|U2|Mux8~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux8~16_combout\ & 
-- (\registerFile_inst|U2|Mux8~11_combout\ & (\instructionFetch_Decode|instructionOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux8~16_combout\,
	datab => \registerFile_inst|U2|Mux8~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux8~18_combout\,
	combout => \registerFile_inst|U2|Mux8~19_combout\);

-- Location: LCCOMB_X59_Y45_N20
\registerFile_inst|U2|Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux8~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux8~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U2|Mux8~9_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(25),
	datad => \registerFile_inst|U2|Mux8~19_combout\,
	combout => \registerFile_inst|U2|Mux8~20_combout\);

-- Location: FF_X59_Y45_N21
\instructionDecode_Excecution|readData1OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux8~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(23));

-- Location: LCCOMB_X59_Y45_N2
\MUX2|mux_out[23]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[23]~8_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(23),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[23]~8_combout\);

-- Location: LCCOMB_X63_Y45_N18
\ALU_inst|Add0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~71_combout\ = \MUX2|mux_out[23]~8_combout\ $ (((\ALUControl_inst|Operation~7_combout\ & (\ALUControl_inst|Equal0~0_combout\ & \ALUControl_inst|Operation~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~7_combout\,
	datab => \ALUControl_inst|Equal0~0_combout\,
	datac => \MUX2|mux_out[23]~8_combout\,
	datad => \ALUControl_inst|Operation~9_combout\,
	combout => \ALU_inst|Add0~71_combout\);

-- Location: LCCOMB_X63_Y45_N0
\ALU_inst|Add0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~72_combout\ = ((\instructionDecode_Excecution|readData1OUT\(23) $ (\ALU_inst|Add0~71_combout\ $ (!\ALU_inst|Add0~70\)))) # (GND)
-- \ALU_inst|Add0~73\ = CARRY((\instructionDecode_Excecution|readData1OUT\(23) & ((\ALU_inst|Add0~71_combout\) # (!\ALU_inst|Add0~70\))) # (!\instructionDecode_Excecution|readData1OUT\(23) & (\ALU_inst|Add0~71_combout\ & !\ALU_inst|Add0~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(23),
	datab => \ALU_inst|Add0~71_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~70\,
	combout => \ALU_inst|Add0~72_combout\,
	cout => \ALU_inst|Add0~73\);

-- Location: LCCOMB_X63_Y45_N2
\ALU_inst|Add0~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~80_combout\ = (\instructionDecode_Excecution|readData1OUT\(24) & ((\ALU_inst|Add0~79_combout\ & (\ALU_inst|Add0~73\ & VCC)) # (!\ALU_inst|Add0~79_combout\ & (!\ALU_inst|Add0~73\)))) # (!\instructionDecode_Excecution|readData1OUT\(24) & 
-- ((\ALU_inst|Add0~79_combout\ & (!\ALU_inst|Add0~73\)) # (!\ALU_inst|Add0~79_combout\ & ((\ALU_inst|Add0~73\) # (GND)))))
-- \ALU_inst|Add0~81\ = CARRY((\instructionDecode_Excecution|readData1OUT\(24) & (!\ALU_inst|Add0~79_combout\ & !\ALU_inst|Add0~73\)) # (!\instructionDecode_Excecution|readData1OUT\(24) & ((!\ALU_inst|Add0~73\) # (!\ALU_inst|Add0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(24),
	datab => \ALU_inst|Add0~79_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~73\,
	combout => \ALU_inst|Add0~80_combout\,
	cout => \ALU_inst|Add0~81\);

-- Location: LCCOMB_X63_Y45_N4
\ALU_inst|Add0~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~82_combout\ = ((\ALU_inst|Add0~78_combout\ $ (\instructionDecode_Excecution|readData1OUT\(25) $ (!\ALU_inst|Add0~81\)))) # (GND)
-- \ALU_inst|Add0~83\ = CARRY((\ALU_inst|Add0~78_combout\ & ((\instructionDecode_Excecution|readData1OUT\(25)) # (!\ALU_inst|Add0~81\))) # (!\ALU_inst|Add0~78_combout\ & (\instructionDecode_Excecution|readData1OUT\(25) & !\ALU_inst|Add0~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~78_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(25),
	datad => VCC,
	cin => \ALU_inst|Add0~81\,
	combout => \ALU_inst|Add0~82_combout\,
	cout => \ALU_inst|Add0~83\);

-- Location: LCCOMB_X63_Y45_N6
\ALU_inst|Add0~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~84_combout\ = (\instructionDecode_Excecution|readData1OUT\(26) & ((\ALU_inst|Add0~77_combout\ & (\ALU_inst|Add0~83\ & VCC)) # (!\ALU_inst|Add0~77_combout\ & (!\ALU_inst|Add0~83\)))) # (!\instructionDecode_Excecution|readData1OUT\(26) & 
-- ((\ALU_inst|Add0~77_combout\ & (!\ALU_inst|Add0~83\)) # (!\ALU_inst|Add0~77_combout\ & ((\ALU_inst|Add0~83\) # (GND)))))
-- \ALU_inst|Add0~85\ = CARRY((\instructionDecode_Excecution|readData1OUT\(26) & (!\ALU_inst|Add0~77_combout\ & !\ALU_inst|Add0~83\)) # (!\instructionDecode_Excecution|readData1OUT\(26) & ((!\ALU_inst|Add0~83\) # (!\ALU_inst|Add0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(26),
	datab => \ALU_inst|Add0~77_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~83\,
	combout => \ALU_inst|Add0~84_combout\,
	cout => \ALU_inst|Add0~85\);

-- Location: LCCOMB_X63_Y45_N8
\ALU_inst|Add0~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~86_combout\ = ((\instructionDecode_Excecution|readData1OUT\(27) $ (\ALU_inst|Add0~76_combout\ $ (!\ALU_inst|Add0~85\)))) # (GND)
-- \ALU_inst|Add0~87\ = CARRY((\instructionDecode_Excecution|readData1OUT\(27) & ((\ALU_inst|Add0~76_combout\) # (!\ALU_inst|Add0~85\))) # (!\instructionDecode_Excecution|readData1OUT\(27) & (\ALU_inst|Add0~76_combout\ & !\ALU_inst|Add0~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(27),
	datab => \ALU_inst|Add0~76_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~85\,
	combout => \ALU_inst|Add0~86_combout\,
	cout => \ALU_inst|Add0~87\);

-- Location: LCCOMB_X63_Y45_N10
\ALU_inst|Add0~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~88_combout\ = (\ALU_inst|Add0~75_combout\ & ((\instructionDecode_Excecution|readData1OUT\(28) & (\ALU_inst|Add0~87\ & VCC)) # (!\instructionDecode_Excecution|readData1OUT\(28) & (!\ALU_inst|Add0~87\)))) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(28) & (!\ALU_inst|Add0~87\)) # (!\instructionDecode_Excecution|readData1OUT\(28) & ((\ALU_inst|Add0~87\) # (GND)))))
-- \ALU_inst|Add0~89\ = CARRY((\ALU_inst|Add0~75_combout\ & (!\instructionDecode_Excecution|readData1OUT\(28) & !\ALU_inst|Add0~87\)) # (!\ALU_inst|Add0~75_combout\ & ((!\ALU_inst|Add0~87\) # (!\instructionDecode_Excecution|readData1OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(28),
	datad => VCC,
	cin => \ALU_inst|Add0~87\,
	combout => \ALU_inst|Add0~88_combout\,
	cout => \ALU_inst|Add0~89\);

-- Location: LCCOMB_X63_Y45_N12
\ALU_inst|Add0~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~90_combout\ = ((\ALU_inst|Add0~74_combout\ $ (\instructionDecode_Excecution|readData1OUT\(29) $ (!\ALU_inst|Add0~89\)))) # (GND)
-- \ALU_inst|Add0~91\ = CARRY((\ALU_inst|Add0~74_combout\ & ((\instructionDecode_Excecution|readData1OUT\(29)) # (!\ALU_inst|Add0~89\))) # (!\ALU_inst|Add0~74_combout\ & (\instructionDecode_Excecution|readData1OUT\(29) & !\ALU_inst|Add0~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(29),
	datad => VCC,
	cin => \ALU_inst|Add0~89\,
	combout => \ALU_inst|Add0~90_combout\,
	cout => \ALU_inst|Add0~91\);

-- Location: LCCOMB_X65_Y48_N26
\ALU_inst|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux2~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (((!\instructionDecode_Excecution|readData1OUT\(29) & !\MUX2|mux_out[29]~2_combout\)))) # (!\ALU_inst|Mux3~2_combout\ & (\ALU_inst|Mux3~7_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(29)) # (\MUX2|mux_out[29]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(29),
	datac => \MUX2|mux_out[29]~2_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux2~0_combout\);

-- Location: LCCOMB_X65_Y48_N28
\ALU_inst|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux2~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux2~0_combout\ & ((\ALU_inst|Mux3~4_combout\) # (!\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux0~0_combout\,
	datab => \ALU_inst|Mux3~2_combout\,
	datac => \ALU_inst|Mux2~0_combout\,
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux2~1_combout\);

-- Location: LCCOMB_X65_Y48_N2
\ALU_inst|Mux2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux2~combout\ = (\ALU_inst|Mux2~1_combout\ & (((\ALU_inst|Add0~90_combout\)) # (!\ALU_inst|Mux3~3_combout\))) # (!\ALU_inst|Mux2~1_combout\ & (\ALU_inst|Mux2~3_combout\ & ((\ALU_inst|Mux3~3_combout\) # (\ALU_inst|Add0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|Mux2~3_combout\,
	datac => \ALU_inst|Add0~90_combout\,
	datad => \ALU_inst|Mux2~1_combout\,
	combout => \ALU_inst|Mux2~combout\);

-- Location: FF_X65_Y48_N3
\instructionExecution_Memory|ALUResultOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(29));

-- Location: FF_X60_Y48_N1
\instructionMemory_writeback|ALUResultOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|ALUResultOUT\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(29));

-- Location: LCCOMB_X54_Y46_N30
\instructionExecution_Memory|readData2OUT[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[30]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionDecode_Excecution|readData2OUT\(30),
	combout => \instructionExecution_Memory|readData2OUT[30]~feeder_combout\);

-- Location: FF_X54_Y46_N31
\instructionExecution_Memory|readData2OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(30));

-- Location: LCCOMB_X60_Y46_N0
\instructionExecution_Memory|readData2OUT[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[31]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(31),
	combout => \instructionExecution_Memory|readData2OUT[31]~feeder_combout\);

-- Location: FF_X60_Y46_N1
\instructionExecution_Memory|readData2OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(31));

-- Location: M9K_X53_Y47_N0
\dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \instructionExecution_Memory|memWriteReadOUT~q\,
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \dataMemoryFile_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y49_N14
\MUX3|mux_out[29]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[29]~26_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|memReadDataOUT\(29)))) # (!\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|ALUResultOUT\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|ALUResultOUT\(29),
	datad => \instructionMemory_writeback|memReadDataOUT\(29),
	combout => \MUX3|mux_out[29]~26_combout\);

-- Location: FF_X56_Y50_N25
\registerFile_inst|GEN_ADDREG:27:REGX|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[29]~26_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(29));

-- Location: LCCOMB_X56_Y50_N24
\registerFile_inst|U3|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~7_combout\);

-- Location: LCCOMB_X55_Y50_N0
\registerFile_inst|U3|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux2~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(29)))) # (!\registerFile_inst|U3|Mux2~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(29))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux2~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~8_combout\);

-- Location: LCCOMB_X50_Y47_N24
\registerFile_inst|U3|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~0_combout\);

-- Location: LCCOMB_X49_Y51_N0
\registerFile_inst|U3|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~1_combout\ = (\registerFile_inst|U3|Mux2~0_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(29)) # (!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux2~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(29) & ((\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(29),
	datab => \registerFile_inst|U3|Mux2~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux2~1_combout\);

-- Location: LCCOMB_X51_Y52_N4
\registerFile_inst|U3|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(29)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(29) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(29),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux2~2_combout\);

-- Location: LCCOMB_X50_Y52_N24
\registerFile_inst|U3|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux2~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(29))) # (!\registerFile_inst|U3|Mux2~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(29)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(29),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(29),
	datad => \registerFile_inst|U3|Mux2~2_combout\,
	combout => \registerFile_inst|U3|Mux2~3_combout\);

-- Location: LCCOMB_X57_Y43_N0
\registerFile_inst|U3|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~4_combout\);

-- Location: LCCOMB_X52_Y44_N20
\registerFile_inst|U3|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux2~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(29)))) # (!\registerFile_inst|U3|Mux2~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(29))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux2~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~5_combout\);

-- Location: LCCOMB_X50_Y53_N20
\registerFile_inst|U3|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|U3|Mux2~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux2~3_combout\,
	datad => \registerFile_inst|U3|Mux2~5_combout\,
	combout => \registerFile_inst|U3|Mux2~6_combout\);

-- Location: LCCOMB_X50_Y53_N30
\registerFile_inst|U3|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux2~6_combout\ & (\registerFile_inst|U3|Mux2~8_combout\)) # (!\registerFile_inst|U3|Mux2~6_combout\ & 
-- ((\registerFile_inst|U3|Mux2~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux2~8_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux2~1_combout\,
	datad => \registerFile_inst|U3|Mux2~6_combout\,
	combout => \registerFile_inst|U3|Mux2~9_combout\);

-- Location: LCCOMB_X56_Y42_N20
\registerFile_inst|U3|Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(29))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~17_combout\);

-- Location: LCCOMB_X56_Y43_N10
\registerFile_inst|U3|Mux2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux2~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(29))) # (!\registerFile_inst|U3|Mux2~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(29)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux2~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~18_combout\);

-- Location: LCCOMB_X52_Y45_N12
\registerFile_inst|U3|Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(29))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~14_combout\);

-- Location: LCCOMB_X52_Y43_N16
\registerFile_inst|U3|Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~15_combout\ = (\registerFile_inst|U3|Mux2~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(29)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux2~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(29) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(29),
	datab => \registerFile_inst|U3|Mux2~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux2~15_combout\);

-- Location: LCCOMB_X52_Y47_N2
\registerFile_inst|U3|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(29)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(29),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(29),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux2~12_combout\);

-- Location: LCCOMB_X56_Y46_N8
\registerFile_inst|U3|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~13_combout\ = (\registerFile_inst|U3|Mux2~12_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux2~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux2~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~13_combout\);

-- Location: LCCOMB_X49_Y46_N16
\registerFile_inst|U3|Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|U3|Mux2~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux2~15_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux2~13_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux2~16_combout\);

-- Location: LCCOMB_X47_Y49_N18
\registerFile_inst|U3|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(29))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~10_combout\);

-- Location: LCCOMB_X50_Y49_N22
\registerFile_inst|U3|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~11_combout\ = (\registerFile_inst|U3|Mux2~10_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(29))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux2~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux2~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(29),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(29),
	combout => \registerFile_inst|U3|Mux2~11_combout\);

-- Location: LCCOMB_X49_Y46_N18
\registerFile_inst|U3|Mux2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~19_combout\ = (\registerFile_inst|U3|Mux2~16_combout\ & ((\registerFile_inst|U3|Mux2~18_combout\) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux2~16_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(18) & \registerFile_inst|U3|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux2~18_combout\,
	datab => \registerFile_inst|U3|Mux2~16_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux2~11_combout\,
	combout => \registerFile_inst|U3|Mux2~19_combout\);

-- Location: LCCOMB_X50_Y53_N0
\registerFile_inst|U3|Mux2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux2~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux2~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux2~9_combout\,
	datad => \registerFile_inst|U3|Mux2~19_combout\,
	combout => \registerFile_inst|U3|Mux2~20_combout\);

-- Location: FF_X50_Y53_N1
\instructionDecode_Excecution|readData2OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(29));

-- Location: LCCOMB_X50_Y43_N8
\instructionExecution_Memory|readData2OUT[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[29]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(29),
	combout => \instructionExecution_Memory|readData2OUT[29]~feeder_combout\);

-- Location: FF_X50_Y43_N9
\instructionExecution_Memory|readData2OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(29));

-- Location: LCCOMB_X62_Y45_N10
\ALU_inst|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux3~8_combout\ = (\instructionDecode_Excecution|readData1OUT\(28) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|readData2OUT\(28),
	datac => \instructionDecode_Excecution|readData1OUT\(28),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|Mux3~8_combout\);

-- Location: LCCOMB_X62_Y45_N18
\ALU_inst|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux3~5_combout\ = (\ALU_inst|Mux3~2_combout\ & (!\MUX2|mux_out[28]~3_combout\ & (!\instructionDecode_Excecution|readData1OUT\(28)))) # (!\ALU_inst|Mux3~2_combout\ & (\ALU_inst|Mux3~7_combout\ & ((\MUX2|mux_out[28]~3_combout\) # 
-- (\instructionDecode_Excecution|readData1OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \MUX2|mux_out[28]~3_combout\,
	datac => \instructionDecode_Excecution|readData1OUT\(28),
	datad => \ALU_inst|Mux3~7_combout\,
	combout => \ALU_inst|Mux3~5_combout\);

-- Location: LCCOMB_X62_Y45_N20
\ALU_inst|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux3~6_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~5_combout\ & ((\ALU_inst|Mux3~4_combout\) # (!\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux3~5_combout\,
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux3~6_combout\);

-- Location: LCCOMB_X62_Y45_N22
\ALU_inst|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux3~9_combout\ = (\ALU_inst|Mux3~6_combout\ & (((\ALU_inst|Add0~88_combout\) # (!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux3~6_combout\ & (\ALU_inst|Mux3~8_combout\ & ((\ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~8_combout\,
	datab => \ALU_inst|Mux3~6_combout\,
	datac => \ALU_inst|Add0~88_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux3~9_combout\);

-- Location: FF_X62_Y45_N23
\instructionExecution_Memory|ALUResultOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(28));

-- Location: LCCOMB_X59_Y43_N2
\instructionMemory_writeback|ALUResultOUT[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[28]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(28),
	combout => \instructionMemory_writeback|ALUResultOUT[28]~feeder_combout\);

-- Location: FF_X59_Y43_N3
\instructionMemory_writeback|ALUResultOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(28));

-- Location: LCCOMB_X55_Y49_N2
\MUX3|mux_out[28]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[28]~27_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(28))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memReadDataOUT\(28),
	datac => \instructionMemory_writeback|ALUResultOUT\(28),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[28]~27_combout\);

-- Location: FF_X58_Y52_N7
\registerFile_inst|GEN_ADDREG:28:REGX|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[28]~27_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(28));

-- Location: LCCOMB_X54_Y45_N12
\registerFile_inst|U3|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(28)) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(28) & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(28),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux3~4_combout\);

-- Location: LCCOMB_X58_Y52_N20
\registerFile_inst|U3|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~5_combout\ = (\registerFile_inst|U3|Mux3~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(28)) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux3~4_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(28) & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(28),
	datab => \registerFile_inst|U3|Mux3~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux3~5_combout\);

-- Location: LCCOMB_X52_Y46_N16
\registerFile_inst|U3|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~2_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(28))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(28),
	combout => \registerFile_inst|U3|Mux3~2_combout\);

-- Location: LCCOMB_X49_Y50_N14
\registerFile_inst|U3|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux3~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(28)))) # (!\registerFile_inst|U3|Mux3~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(28))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux3~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(28),
	combout => \registerFile_inst|U3|Mux3~3_combout\);

-- Location: LCCOMB_X50_Y53_N24
\registerFile_inst|U3|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|U3|Mux3~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux3~5_combout\,
	datad => \registerFile_inst|U3|Mux3~3_combout\,
	combout => \registerFile_inst|U3|Mux3~6_combout\);

-- Location: LCCOMB_X55_Y51_N24
\registerFile_inst|U3|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(28))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(28),
	combout => \registerFile_inst|U3|Mux3~7_combout\);

-- Location: LCCOMB_X56_Y51_N24
\registerFile_inst|U3|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~8_combout\ = (\registerFile_inst|U3|Mux3~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(28)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux3~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(28) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(28),
	datab => \registerFile_inst|U3|Mux3~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux3~8_combout\);

-- Location: LCCOMB_X50_Y52_N4
\registerFile_inst|U3|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(28))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(28),
	combout => \registerFile_inst|U3|Mux3~0_combout\);

-- Location: LCCOMB_X49_Y52_N10
\registerFile_inst|U3|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~1_combout\ = (\registerFile_inst|U3|Mux3~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(28))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux3~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux3~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(28),
	combout => \registerFile_inst|U3|Mux3~1_combout\);

-- Location: LCCOMB_X50_Y53_N10
\registerFile_inst|U3|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux3~6_combout\ & (\registerFile_inst|U3|Mux3~8_combout\)) # (!\registerFile_inst|U3|Mux3~6_combout\ & 
-- ((\registerFile_inst|U3|Mux3~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux3~6_combout\,
	datac => \registerFile_inst|U3|Mux3~8_combout\,
	datad => \registerFile_inst|U3|Mux3~1_combout\,
	combout => \registerFile_inst|U3|Mux3~9_combout\);

-- Location: LCCOMB_X49_Y49_N4
\registerFile_inst|U3|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~10_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(28)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(28),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux3~10_combout\);

-- Location: LCCOMB_X51_Y49_N30
\registerFile_inst|U3|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux3~10_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(28))) # (!\registerFile_inst|U3|Mux3~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(28)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux3~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(28),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(28),
	combout => \registerFile_inst|U3|Mux3~11_combout\);

-- Location: LCCOMB_X57_Y49_N12
\registerFile_inst|U3|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(28)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(28) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(28),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux3~17_combout\);

-- Location: LCCOMB_X51_Y49_N8
\registerFile_inst|U3|Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~18_combout\ = (\registerFile_inst|U3|Mux3~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(28)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux3~17_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(16) & \registerFile_inst|GEN_ADDREG:13:REGX|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux3~17_combout\,
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(28),
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(28),
	combout => \registerFile_inst|U3|Mux3~18_combout\);

-- Location: LCCOMB_X52_Y51_N20
\registerFile_inst|U3|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(28)) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(28) & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(28),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux3~14_combout\);

-- Location: LCCOMB_X54_Y51_N12
\registerFile_inst|U3|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~15_combout\ = (\registerFile_inst|U3|Mux3~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(28)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux3~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(28) & \instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(28),
	datab => \registerFile_inst|U3|Mux3~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux3~15_combout\);

-- Location: LCCOMB_X60_Y53_N12
\registerFile_inst|U3|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(28)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(28) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(28),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux3~12_combout\);

-- Location: LCCOMB_X59_Y53_N12
\registerFile_inst|U3|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~13_combout\ = (\registerFile_inst|U3|Mux3~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(28)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux3~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(28) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(28),
	datab => \registerFile_inst|U3|Mux3~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(28),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux3~13_combout\);

-- Location: LCCOMB_X59_Y53_N8
\registerFile_inst|U3|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|U3|Mux3~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux3~15_combout\,
	datad => \registerFile_inst|U3|Mux3~13_combout\,
	combout => \registerFile_inst|U3|Mux3~16_combout\);

-- Location: LCCOMB_X51_Y49_N2
\registerFile_inst|U3|Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux3~16_combout\ & ((\registerFile_inst|U3|Mux3~18_combout\))) # (!\registerFile_inst|U3|Mux3~16_combout\ & 
-- (\registerFile_inst|U3|Mux3~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux3~11_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux3~18_combout\,
	datad => \registerFile_inst|U3|Mux3~16_combout\,
	combout => \registerFile_inst|U3|Mux3~19_combout\);

-- Location: LCCOMB_X50_Y53_N18
\registerFile_inst|U3|Mux3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux3~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux3~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux3~9_combout\,
	datac => \registerFile_inst|U3|Mux3~19_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(20),
	combout => \registerFile_inst|U3|Mux3~20_combout\);

-- Location: FF_X50_Y53_N19
\instructionDecode_Excecution|readData2OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(28));

-- Location: LCCOMB_X50_Y53_N2
\instructionExecution_Memory|readData2OUT[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[28]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(28),
	combout => \instructionExecution_Memory|readData2OUT[28]~feeder_combout\);

-- Location: FF_X50_Y53_N3
\instructionExecution_Memory|readData2OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(28));

-- Location: LCCOMB_X62_Y45_N8
\ALU_inst|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux4~4_combout\ = (\instructionDecode_Excecution|readData1OUT\(27)) # ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(4))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(27),
	datab => \instructionDecode_Excecution|rdOUT\(4),
	datac => \instructionDecode_Excecution|readData2OUT\(27),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \ALU_inst|Mux4~4_combout\);

-- Location: LCCOMB_X62_Y45_N16
\ALU_inst|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux4~2_combout\ = (\instructionDecode_Excecution|readData1OUT\(27) & (((\ALU_inst|Mux3~7_combout\)))) # (!\instructionDecode_Excecution|readData1OUT\(27) & ((\MUX2|mux_out[27]~4_combout\ & ((\ALU_inst|Mux3~7_combout\))) # 
-- (!\MUX2|mux_out[27]~4_combout\ & (\ALU_inst|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(27),
	datab => \MUX2|mux_out[27]~4_combout\,
	datac => \ALU_inst|Mux3~4_combout\,
	datad => \ALU_inst|Mux3~7_combout\,
	combout => \ALU_inst|Mux4~2_combout\);

-- Location: LCCOMB_X62_Y45_N26
\ALU_inst|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux4~3_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux4~2_combout\ & (\ALU_inst|Mux3~2_combout\ $ (\ALU_inst|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux4~4_combout\,
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux4~2_combout\,
	combout => \ALU_inst|Mux4~3_combout\);

-- Location: LCCOMB_X62_Y45_N30
\ALU_inst|ALU_result~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~16_combout\ = (\instructionDecode_Excecution|readData1OUT\(27) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(4))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(27),
	datab => \instructionDecode_Excecution|rdOUT\(4),
	datac => \instructionDecode_Excecution|readData2OUT\(27),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \ALU_inst|ALU_result~16_combout\);

-- Location: LCCOMB_X62_Y45_N4
\ALU_inst|Mux4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux4~combout\ = (\ALU_inst|Mux4~3_combout\ & ((\ALU_inst|Add0~86_combout\) # ((!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux4~3_combout\ & (((\ALU_inst|ALU_result~16_combout\ & \ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux4~3_combout\,
	datab => \ALU_inst|Add0~86_combout\,
	datac => \ALU_inst|ALU_result~16_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux4~combout\);

-- Location: FF_X62_Y45_N5
\instructionExecution_Memory|ALUResultOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(27));

-- Location: LCCOMB_X60_Y50_N16
\instructionMemory_writeback|ALUResultOUT[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[27]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(27),
	combout => \instructionMemory_writeback|ALUResultOUT[27]~feeder_combout\);

-- Location: FF_X60_Y50_N17
\instructionMemory_writeback|ALUResultOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(27));

-- Location: LCCOMB_X55_Y49_N30
\MUX3|mux_out[27]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[27]~28_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(27))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memReadDataOUT\(27),
	datac => \instructionMemory_writeback|ALUResultOUT\(27),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[27]~28_combout\);

-- Location: FF_X51_Y52_N1
\registerFile_inst|GEN_ADDREG:22:REGX|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[27]~28_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(27));

-- Location: LCCOMB_X51_Y52_N0
\registerFile_inst|U3|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~2_combout\);

-- Location: LCCOMB_X50_Y52_N14
\registerFile_inst|U3|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux4~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(27)))) # (!\registerFile_inst|U3|Mux4~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux4~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~3_combout\);

-- Location: LCCOMB_X55_Y41_N8
\registerFile_inst|U3|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(27)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(27) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(27),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux4~4_combout\);

-- Location: LCCOMB_X52_Y44_N8
\registerFile_inst|U3|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux4~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(27))) # (!\registerFile_inst|U3|Mux4~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(27)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(27),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(27),
	datad => \registerFile_inst|U3|Mux4~4_combout\,
	combout => \registerFile_inst|U3|Mux4~5_combout\);

-- Location: LCCOMB_X50_Y53_N12
\registerFile_inst|U3|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|U3|Mux4~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux4~3_combout\,
	datad => \registerFile_inst|U3|Mux4~5_combout\,
	combout => \registerFile_inst|U3|Mux4~6_combout\);

-- Location: LCCOMB_X50_Y47_N26
\registerFile_inst|U3|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(27))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~0_combout\);

-- Location: LCCOMB_X50_Y50_N18
\registerFile_inst|U3|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~1_combout\ = (\registerFile_inst|U3|Mux4~0_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(27))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux4~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux4~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~1_combout\);

-- Location: LCCOMB_X54_Y50_N16
\registerFile_inst|U3|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~7_combout\);

-- Location: LCCOMB_X55_Y50_N20
\registerFile_inst|U3|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~8_combout\ = (\registerFile_inst|U3|Mux4~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(27)) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux4~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(27) & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(27),
	datab => \registerFile_inst|U3|Mux4~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux4~8_combout\);

-- Location: LCCOMB_X50_Y53_N6
\registerFile_inst|U3|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~9_combout\ = (\registerFile_inst|U3|Mux4~6_combout\ & (((\registerFile_inst|U3|Mux4~8_combout\)) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux4~6_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux4~6_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux4~1_combout\,
	datad => \registerFile_inst|U3|Mux4~8_combout\,
	combout => \registerFile_inst|U3|Mux4~9_combout\);

-- Location: LCCOMB_X55_Y49_N4
\registerFile_inst|U3|Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(27)) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(27) & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(27),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux4~17_combout\);

-- Location: LCCOMB_X54_Y45_N26
\registerFile_inst|U3|Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~18_combout\ = (\registerFile_inst|U3|Mux4~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(27)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux4~17_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(17) & \registerFile_inst|GEN_ADDREG:14:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux4~17_combout\,
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(27),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~18_combout\);

-- Location: LCCOMB_X52_Y45_N18
\registerFile_inst|U3|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~14_combout\);

-- Location: LCCOMB_X52_Y43_N20
\registerFile_inst|U3|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux4~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(27)))) # (!\registerFile_inst|U3|Mux4~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|U3|Mux4~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~15_combout\);

-- Location: LCCOMB_X51_Y49_N12
\registerFile_inst|U3|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(27)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(27),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux4~12_combout\);

-- Location: LCCOMB_X51_Y45_N14
\registerFile_inst|U3|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~13_combout\ = (\registerFile_inst|U3|Mux4~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(27)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux4~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(27) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux4~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(27),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(27),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux4~13_combout\);

-- Location: LCCOMB_X54_Y45_N0
\registerFile_inst|U3|Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux4~13_combout\) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|U3|Mux4~15_combout\ & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux4~15_combout\,
	datac => \registerFile_inst|U3|Mux4~13_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux4~16_combout\);

-- Location: LCCOMB_X47_Y49_N20
\registerFile_inst|U3|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(27))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~10_combout\);

-- Location: LCCOMB_X50_Y49_N26
\registerFile_inst|U3|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~11_combout\ = (\registerFile_inst|U3|Mux4~10_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(27))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux4~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux4~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(27),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(27),
	combout => \registerFile_inst|U3|Mux4~11_combout\);

-- Location: LCCOMB_X54_Y45_N20
\registerFile_inst|U3|Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~19_combout\ = (\registerFile_inst|U3|Mux4~16_combout\ & ((\registerFile_inst|U3|Mux4~18_combout\) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux4~16_combout\ & 
-- (((\registerFile_inst|U3|Mux4~11_combout\ & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux4~18_combout\,
	datab => \registerFile_inst|U3|Mux4~16_combout\,
	datac => \registerFile_inst|U3|Mux4~11_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux4~19_combout\);

-- Location: LCCOMB_X50_Y53_N4
\registerFile_inst|U3|Mux4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux4~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux4~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux4~9_combout\,
	datab => \registerFile_inst|U3|Mux4~19_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(20),
	combout => \registerFile_inst|U3|Mux4~20_combout\);

-- Location: FF_X50_Y53_N5
\instructionDecode_Excecution|readData2OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(27));

-- Location: LCCOMB_X51_Y43_N20
\instructionExecution_Memory|readData2OUT[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[27]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(27),
	combout => \instructionExecution_Memory|readData2OUT[27]~feeder_combout\);

-- Location: FF_X51_Y43_N21
\instructionExecution_Memory|readData2OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(27));

-- Location: LCCOMB_X60_Y45_N18
\ALU_inst|ALU_result~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~17_combout\ = (\instructionDecode_Excecution|readData1OUT\(26) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(26),
	datab => \instructionDecode_Excecution|rdOUT\(4),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|readData1OUT\(26),
	combout => \ALU_inst|ALU_result~17_combout\);

-- Location: LCCOMB_X60_Y45_N28
\ALU_inst|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux5~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (!\instructionDecode_Excecution|readData1OUT\(26) & (!\MUX2|mux_out[26]~5_combout\ & \ALU_inst|Mux3~4_combout\))) # (!\ALU_inst|Mux3~2_combout\ & ((\instructionDecode_Excecution|readData1OUT\(26)) # 
-- ((\MUX2|mux_out[26]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(26),
	datac => \MUX2|mux_out[26]~5_combout\,
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux5~0_combout\);

-- Location: LCCOMB_X60_Y45_N14
\ALU_inst|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux5~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux5~0_combout\ & ((\ALU_inst|Mux3~2_combout\) # (\ALU_inst|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux5~0_combout\,
	datac => \ALU_inst|Mux3~7_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux5~1_combout\);

-- Location: LCCOMB_X60_Y45_N0
\ALU_inst|Mux5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux5~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux5~1_combout\ & ((\ALU_inst|Add0~84_combout\))) # (!\ALU_inst|Mux5~1_combout\ & (\ALU_inst|ALU_result~17_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|ALU_result~17_combout\,
	datab => \ALU_inst|Mux3~3_combout\,
	datac => \ALU_inst|Mux5~1_combout\,
	datad => \ALU_inst|Add0~84_combout\,
	combout => \ALU_inst|Mux5~combout\);

-- Location: FF_X60_Y45_N1
\instructionExecution_Memory|ALUResultOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(26));

-- Location: LCCOMB_X60_Y45_N10
\instructionMemory_writeback|ALUResultOUT[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[26]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(26),
	combout => \instructionMemory_writeback|ALUResultOUT[26]~feeder_combout\);

-- Location: FF_X60_Y45_N11
\instructionMemory_writeback|ALUResultOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(26));

-- Location: LCCOMB_X61_Y47_N16
\MUX3|mux_out[26]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[26]~29_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(26))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memReadDataOUT\(26),
	datab => \instructionMemory_writeback|memToRegOUT~q\,
	datad => \instructionMemory_writeback|ALUResultOUT\(26),
	combout => \MUX3|mux_out[26]~29_combout\);

-- Location: FF_X50_Y52_N27
\registerFile_inst|GEN_ADDREG:26:REGX|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[26]~29_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(26));

-- Location: LCCOMB_X50_Y52_N26
\registerFile_inst|U3|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(26))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~0_combout\);

-- Location: LCCOMB_X50_Y52_N28
\registerFile_inst|U3|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~1_combout\ = (\registerFile_inst|U3|Mux5~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(26)) # (!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux5~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(26) & ((\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux5~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(26),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux5~1_combout\);

-- Location: LCCOMB_X54_Y45_N22
\registerFile_inst|U3|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(26))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~4_combout\);

-- Location: LCCOMB_X58_Y52_N16
\registerFile_inst|U3|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux5~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(26)))) # (!\registerFile_inst|U3|Mux5~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(26))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux5~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~5_combout\);

-- Location: LCCOMB_X50_Y50_N20
\registerFile_inst|U3|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(26))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~2_combout\);

-- Location: LCCOMB_X49_Y50_N16
\registerFile_inst|U3|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux5~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(26)))) # (!\registerFile_inst|U3|Mux5~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(26))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux5~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~3_combout\);

-- Location: LCCOMB_X52_Y52_N20
\registerFile_inst|U3|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17)) # (\registerFile_inst|U3|Mux5~3_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|U3|Mux5~5_combout\ & (!\instructionFetch_Decode|instructionOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux5~5_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux5~3_combout\,
	combout => \registerFile_inst|U3|Mux5~6_combout\);

-- Location: LCCOMB_X52_Y53_N30
\registerFile_inst|U3|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(26)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(26) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(26),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux5~7_combout\);

-- Location: LCCOMB_X52_Y52_N6
\registerFile_inst|U3|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~8_combout\ = (\registerFile_inst|U3|Mux5~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(26))) # (!\instructionFetch_Decode|instructionOUT\(19)))) # (!\registerFile_inst|U3|Mux5~7_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux5~7_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~8_combout\);

-- Location: LCCOMB_X52_Y52_N18
\registerFile_inst|U3|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~9_combout\ = (\registerFile_inst|U3|Mux5~6_combout\ & (((\registerFile_inst|U3|Mux5~8_combout\) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux5~6_combout\ & 
-- (\registerFile_inst|U3|Mux5~1_combout\ & (\instructionFetch_Decode|instructionOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux5~1_combout\,
	datab => \registerFile_inst|U3|Mux5~6_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux5~8_combout\,
	combout => \registerFile_inst|U3|Mux5~9_combout\);

-- Location: LCCOMB_X57_Y49_N8
\registerFile_inst|U3|Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(26)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(26) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(26),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux5~17_combout\);

-- Location: LCCOMB_X52_Y52_N30
\registerFile_inst|U3|Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~18_combout\ = (\registerFile_inst|U3|Mux5~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(26)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux5~17_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(16) & \registerFile_inst|GEN_ADDREG:13:REGX|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(26),
	datab => \registerFile_inst|U3|Mux5~17_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~18_combout\);

-- Location: LCCOMB_X49_Y49_N8
\registerFile_inst|U3|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(26))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~10_combout\);

-- Location: LCCOMB_X51_Y49_N24
\registerFile_inst|U3|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~11_combout\ = (\registerFile_inst|U3|Mux5~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(26)) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux5~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(26) & ((\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(26),
	datab => \registerFile_inst|U3|Mux5~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux5~11_combout\);

-- Location: LCCOMB_X60_Y53_N0
\registerFile_inst|U3|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(26)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(26),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux5~12_combout\);

-- Location: LCCOMB_X61_Y49_N24
\registerFile_inst|U3|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~13_combout\ = (\registerFile_inst|U3|Mux5~12_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(26))) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux5~12_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux5~12_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~13_combout\);

-- Location: LCCOMB_X52_Y51_N0
\registerFile_inst|U3|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(26)) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(26) & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(26),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(26),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux5~14_combout\);

-- Location: LCCOMB_X54_Y51_N0
\registerFile_inst|U3|Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~15_combout\ = (\registerFile_inst|U3|Mux5~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(26))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux5~14_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux5~14_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(26),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(26),
	combout => \registerFile_inst|U3|Mux5~15_combout\);

-- Location: LCCOMB_X52_Y52_N28
\registerFile_inst|U3|Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|U3|Mux5~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux5~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux5~15_combout\,
	combout => \registerFile_inst|U3|Mux5~16_combout\);

-- Location: LCCOMB_X52_Y52_N0
\registerFile_inst|U3|Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux5~16_combout\ & (\registerFile_inst|U3|Mux5~18_combout\)) # (!\registerFile_inst|U3|Mux5~16_combout\ & 
-- ((\registerFile_inst|U3|Mux5~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux5~18_combout\,
	datac => \registerFile_inst|U3|Mux5~11_combout\,
	datad => \registerFile_inst|U3|Mux5~16_combout\,
	combout => \registerFile_inst|U3|Mux5~19_combout\);

-- Location: LCCOMB_X50_Y53_N14
\registerFile_inst|U3|Mux5~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux5~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux5~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U3|Mux5~9_combout\,
	datac => \registerFile_inst|U3|Mux5~19_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(20),
	combout => \registerFile_inst|U3|Mux5~20_combout\);

-- Location: FF_X50_Y53_N15
\instructionDecode_Excecution|readData2OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux5~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(26));

-- Location: FF_X50_Y53_N29
\instructionExecution_Memory|readData2OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(26));

-- Location: LCCOMB_X60_Y45_N26
\ALU_inst|ALU_result~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~18_combout\ = (\instructionDecode_Excecution|readData1OUT\(25) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(25),
	datab => \instructionDecode_Excecution|readData1OUT\(25),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|ALU_result~18_combout\);

-- Location: LCCOMB_X60_Y45_N4
\ALU_inst|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux6~0_combout\ = (\MUX2|mux_out[25]~6_combout\ & (((!\ALU_inst|Mux3~2_combout\)))) # (!\MUX2|mux_out[25]~6_combout\ & ((\instructionDecode_Excecution|readData1OUT\(25) & (!\ALU_inst|Mux3~2_combout\)) # 
-- (!\instructionDecode_Excecution|readData1OUT\(25) & (\ALU_inst|Mux3~2_combout\ & \ALU_inst|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[25]~6_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(25),
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux6~0_combout\);

-- Location: LCCOMB_X60_Y45_N30
\ALU_inst|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux6~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux6~0_combout\ & ((\ALU_inst|Mux3~2_combout\) # (\ALU_inst|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux3~7_combout\,
	datac => \ALU_inst|Mux6~0_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux6~1_combout\);

-- Location: LCCOMB_X60_Y45_N24
\ALU_inst|Mux6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux6~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux6~1_combout\ & ((\ALU_inst|Add0~82_combout\))) # (!\ALU_inst|Mux6~1_combout\ & (\ALU_inst|ALU_result~18_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|ALU_result~18_combout\,
	datab => \ALU_inst|Mux3~3_combout\,
	datac => \ALU_inst|Mux6~1_combout\,
	datad => \ALU_inst|Add0~82_combout\,
	combout => \ALU_inst|Mux6~combout\);

-- Location: FF_X60_Y45_N25
\instructionExecution_Memory|ALUResultOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(25));

-- Location: LCCOMB_X60_Y45_N20
\instructionMemory_writeback|ALUResultOUT[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[25]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(25),
	combout => \instructionMemory_writeback|ALUResultOUT[25]~feeder_combout\);

-- Location: FF_X60_Y45_N21
\instructionMemory_writeback|ALUResultOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(25));

-- Location: LCCOMB_X55_Y49_N24
\MUX3|mux_out[25]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[25]~30_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(25))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memReadDataOUT\(25),
	datab => \instructionMemory_writeback|ALUResultOUT\(25),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[25]~30_combout\);

-- Location: FF_X47_Y49_N15
\registerFile_inst|GEN_ADDREG:5:REGX|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[25]~30_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(25));

-- Location: LCCOMB_X47_Y49_N14
\registerFile_inst|U3|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(25))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(25),
	combout => \registerFile_inst|U3|Mux6~10_combout\);

-- Location: LCCOMB_X47_Y49_N24
\registerFile_inst|U3|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~11_combout\ = (\registerFile_inst|U3|Mux6~10_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(25))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux6~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux6~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(25),
	combout => \registerFile_inst|U3|Mux6~11_combout\);

-- Location: LCCOMB_X55_Y49_N20
\registerFile_inst|U3|Mux6~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(25)) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(25) & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(25),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux6~17_combout\);

-- Location: LCCOMB_X54_Y45_N4
\registerFile_inst|U3|Mux6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux6~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(25))) # (!\registerFile_inst|U3|Mux6~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(25)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(25),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(25),
	datad => \registerFile_inst|U3|Mux6~17_combout\,
	combout => \registerFile_inst|U3|Mux6~18_combout\);

-- Location: LCCOMB_X52_Y47_N28
\registerFile_inst|U3|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(25)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux6~12_combout\);

-- Location: LCCOMB_X51_Y45_N18
\registerFile_inst|U3|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~13_combout\ = (\registerFile_inst|U3|Mux6~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(25)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux6~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(25) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux6~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux6~13_combout\);

-- Location: LCCOMB_X52_Y45_N0
\registerFile_inst|U3|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(25))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(25),
	combout => \registerFile_inst|U3|Mux6~14_combout\);

-- Location: LCCOMB_X52_Y43_N0
\registerFile_inst|U3|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux6~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(25))) # (!\registerFile_inst|U3|Mux6~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(25)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(25),
	datad => \registerFile_inst|U3|Mux6~14_combout\,
	combout => \registerFile_inst|U3|Mux6~15_combout\);

-- Location: LCCOMB_X54_Y45_N10
\registerFile_inst|U3|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux6~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (((\registerFile_inst|U3|Mux6~15_combout\ & !\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux6~13_combout\,
	datab => \registerFile_inst|U3|Mux6~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux6~16_combout\);

-- Location: LCCOMB_X54_Y45_N6
\registerFile_inst|U3|Mux6~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~19_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux6~16_combout\ & ((\registerFile_inst|U3|Mux6~18_combout\))) # (!\registerFile_inst|U3|Mux6~16_combout\ & 
-- (\registerFile_inst|U3|Mux6~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux6~11_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux6~18_combout\,
	datad => \registerFile_inst|U3|Mux6~16_combout\,
	combout => \registerFile_inst|U3|Mux6~19_combout\);

-- Location: LCCOMB_X51_Y52_N28
\registerFile_inst|U3|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(25))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(25),
	combout => \registerFile_inst|U3|Mux6~2_combout\);

-- Location: LCCOMB_X50_Y52_N22
\registerFile_inst|U3|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux6~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(25))) # (!\registerFile_inst|U3|Mux6~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(25)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(25),
	datad => \registerFile_inst|U3|Mux6~2_combout\,
	combout => \registerFile_inst|U3|Mux6~3_combout\);

-- Location: LCCOMB_X55_Y41_N12
\registerFile_inst|U3|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(25)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(25) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(25),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux6~4_combout\);

-- Location: LCCOMB_X52_Y44_N12
\registerFile_inst|U3|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux6~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(25))) # (!\registerFile_inst|U3|Mux6~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(25)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(25),
	datad => \registerFile_inst|U3|Mux6~4_combout\,
	combout => \registerFile_inst|U3|Mux6~5_combout\);

-- Location: LCCOMB_X56_Y48_N12
\registerFile_inst|U3|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|U3|Mux6~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux6~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux6~5_combout\,
	combout => \registerFile_inst|U3|Mux6~6_combout\);

-- Location: LCCOMB_X50_Y47_N22
\registerFile_inst|U3|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(25))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(25),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(25),
	combout => \registerFile_inst|U3|Mux6~0_combout\);

-- Location: LCCOMB_X50_Y50_N26
\registerFile_inst|U3|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux6~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(25)))) # (!\registerFile_inst|U3|Mux6~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(25))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(25),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(25),
	datad => \registerFile_inst|U3|Mux6~0_combout\,
	combout => \registerFile_inst|U3|Mux6~1_combout\);

-- Location: LCCOMB_X54_Y50_N28
\registerFile_inst|U3|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(25)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(25),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux6~7_combout\);

-- Location: LCCOMB_X55_Y50_N8
\registerFile_inst|U3|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~8_combout\ = (\registerFile_inst|U3|Mux6~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(25)) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux6~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(25) & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(25),
	datab => \registerFile_inst|U3|Mux6~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(25),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux6~8_combout\);

-- Location: LCCOMB_X56_Y48_N22
\registerFile_inst|U3|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~9_combout\ = (\registerFile_inst|U3|Mux6~6_combout\ & (((\registerFile_inst|U3|Mux6~8_combout\)) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux6~6_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux6~6_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux6~1_combout\,
	datad => \registerFile_inst|U3|Mux6~8_combout\,
	combout => \registerFile_inst|U3|Mux6~9_combout\);

-- Location: LCCOMB_X60_Y45_N12
\registerFile_inst|U3|Mux6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux6~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux6~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux6~19_combout\,
	datad => \registerFile_inst|U3|Mux6~9_combout\,
	combout => \registerFile_inst|U3|Mux6~20_combout\);

-- Location: FF_X60_Y45_N13
\instructionDecode_Excecution|readData2OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(25));

-- Location: LCCOMB_X60_Y45_N22
\instructionExecution_Memory|readData2OUT[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[25]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(25),
	combout => \instructionExecution_Memory|readData2OUT[25]~feeder_combout\);

-- Location: FF_X60_Y45_N23
\instructionExecution_Memory|readData2OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(25));

-- Location: LCCOMB_X63_Y44_N28
\ALU_inst|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux7~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(24) & (((!\ALU_inst|Mux3~2_combout\)))) # (!\instructionDecode_Excecution|readData1OUT\(24) & ((\MUX2|mux_out[24]~7_combout\ & (!\ALU_inst|Mux3~2_combout\)) # 
-- (!\MUX2|mux_out[24]~7_combout\ & (\ALU_inst|Mux3~2_combout\ & \ALU_inst|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(24),
	datab => \MUX2|mux_out[24]~7_combout\,
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux7~0_combout\);

-- Location: LCCOMB_X63_Y44_N30
\ALU_inst|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux7~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux7~0_combout\ & ((\ALU_inst|Mux3~2_combout\) # (\ALU_inst|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux7~0_combout\,
	datac => \ALU_inst|Mux3~7_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux7~1_combout\);

-- Location: LCCOMB_X63_Y44_N10
\ALU_inst|ALU_result~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~15_combout\ = (\instructionDecode_Excecution|readData1OUT\(24) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(24),
	datab => \instructionDecode_Excecution|readData2OUT\(24),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|ALU_result~15_combout\);

-- Location: LCCOMB_X63_Y44_N8
\ALU_inst|Mux7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux7~combout\ = (\ALU_inst|Mux7~1_combout\ & (((\ALU_inst|Add0~80_combout\) # (!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux7~1_combout\ & (\ALU_inst|ALU_result~15_combout\ & (\ALU_inst|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux7~1_combout\,
	datab => \ALU_inst|ALU_result~15_combout\,
	datac => \ALU_inst|Mux3~3_combout\,
	datad => \ALU_inst|Add0~80_combout\,
	combout => \ALU_inst|Mux7~combout\);

-- Location: FF_X63_Y44_N9
\instructionExecution_Memory|ALUResultOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(24));

-- Location: FF_X57_Y45_N5
\instructionMemory_writeback|ALUResultOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|ALUResultOUT\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(24));

-- Location: LCCOMB_X57_Y45_N8
\MUX3|mux_out[24]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[24]~31_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(24))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memReadDataOUT\(24),
	datac => \instructionMemory_writeback|ALUResultOUT\(24),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[24]~31_combout\);

-- Location: FF_X60_Y53_N7
\registerFile_inst|GEN_ADDREG:4:REGX|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[24]~31_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(24));

-- Location: LCCOMB_X60_Y53_N20
\registerFile_inst|U3|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(24)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(24),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux7~12_combout\);

-- Location: LCCOMB_X59_Y53_N10
\registerFile_inst|U3|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~13_combout\ = (\registerFile_inst|U3|Mux7~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(24)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux7~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(24) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux7~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux7~13_combout\);

-- Location: LCCOMB_X52_Y51_N4
\registerFile_inst|U3|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(24)) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(24) & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(24),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux7~14_combout\);

-- Location: LCCOMB_X54_Y51_N28
\registerFile_inst|U3|Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~15_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux7~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(24)))) # (!\registerFile_inst|U3|Mux7~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux7~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux7~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(24),
	combout => \registerFile_inst|U3|Mux7~15_combout\);

-- Location: LCCOMB_X55_Y51_N8
\registerFile_inst|U3|Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux7~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (((!\instructionFetch_Decode|instructionOUT\(19) & \registerFile_inst|U3|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux7~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \registerFile_inst|U3|Mux7~15_combout\,
	combout => \registerFile_inst|U3|Mux7~16_combout\);

-- Location: LCCOMB_X57_Y49_N4
\registerFile_inst|U3|Mux7~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(24)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(24) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux7~17_combout\);

-- Location: LCCOMB_X55_Y51_N18
\registerFile_inst|U3|Mux7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~18_combout\ = (\registerFile_inst|U3|Mux7~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(24)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux7~17_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(24) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(24),
	datab => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(24),
	datac => \registerFile_inst|U3|Mux7~17_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux7~18_combout\);

-- Location: LCCOMB_X49_Y49_N28
\registerFile_inst|U3|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(24),
	combout => \registerFile_inst|U3|Mux7~10_combout\);

-- Location: LCCOMB_X50_Y45_N26
\registerFile_inst|U3|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux7~10_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(24)))) # (!\registerFile_inst|U3|Mux7~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(24),
	datad => \registerFile_inst|U3|Mux7~10_combout\,
	combout => \registerFile_inst|U3|Mux7~11_combout\);

-- Location: LCCOMB_X55_Y51_N12
\registerFile_inst|U3|Mux7~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~19_combout\ = (\registerFile_inst|U3|Mux7~16_combout\ & ((\registerFile_inst|U3|Mux7~18_combout\) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux7~16_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(19) & \registerFile_inst|U3|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux7~16_combout\,
	datab => \registerFile_inst|U3|Mux7~18_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \registerFile_inst|U3|Mux7~11_combout\,
	combout => \registerFile_inst|U3|Mux7~19_combout\);

-- Location: LCCOMB_X55_Y51_N28
\registerFile_inst|U3|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(24)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(24),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux7~7_combout\);

-- Location: LCCOMB_X56_Y51_N6
\registerFile_inst|U3|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~8_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux7~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(24)))) # (!\registerFile_inst|U3|Mux7~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux7~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(24),
	combout => \registerFile_inst|U3|Mux7~8_combout\);

-- Location: LCCOMB_X49_Y48_N16
\registerFile_inst|U3|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(24),
	combout => \registerFile_inst|U3|Mux7~0_combout\);

-- Location: LCCOMB_X49_Y52_N16
\registerFile_inst|U3|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~1_combout\ = (\registerFile_inst|U3|Mux7~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(24))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux7~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux7~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(24),
	combout => \registerFile_inst|U3|Mux7~1_combout\);

-- Location: LCCOMB_X54_Y45_N8
\registerFile_inst|U3|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(24))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(24),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(24),
	combout => \registerFile_inst|U3|Mux7~4_combout\);

-- Location: LCCOMB_X58_Y52_N4
\registerFile_inst|U3|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~5_combout\ = (\registerFile_inst|U3|Mux7~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(24)) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux7~4_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(24) & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(24),
	datab => \registerFile_inst|U3|Mux7~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux7~5_combout\);

-- Location: LCCOMB_X50_Y50_N12
\registerFile_inst|U3|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(24)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(24) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(24),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux7~2_combout\);

-- Location: LCCOMB_X49_Y50_N10
\registerFile_inst|U3|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux7~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(24))) # (!\registerFile_inst|U3|Mux7~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(24)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(24),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(24),
	datad => \registerFile_inst|U3|Mux7~2_combout\,
	combout => \registerFile_inst|U3|Mux7~3_combout\);

-- Location: LCCOMB_X56_Y51_N12
\registerFile_inst|U3|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|U3|Mux7~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux7~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \registerFile_inst|U3|Mux7~3_combout\,
	combout => \registerFile_inst|U3|Mux7~6_combout\);

-- Location: LCCOMB_X56_Y51_N2
\registerFile_inst|U3|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux7~6_combout\ & (\registerFile_inst|U3|Mux7~8_combout\)) # (!\registerFile_inst|U3|Mux7~6_combout\ & 
-- ((\registerFile_inst|U3|Mux7~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux7~8_combout\,
	datac => \registerFile_inst|U3|Mux7~1_combout\,
	datad => \registerFile_inst|U3|Mux7~6_combout\,
	combout => \registerFile_inst|U3|Mux7~9_combout\);

-- Location: LCCOMB_X63_Y44_N20
\registerFile_inst|U3|Mux7~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux7~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux7~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux7~19_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(20),
	datad => \registerFile_inst|U3|Mux7~9_combout\,
	combout => \registerFile_inst|U3|Mux7~20_combout\);

-- Location: FF_X63_Y44_N21
\instructionDecode_Excecution|readData2OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(24));

-- Location: LCCOMB_X54_Y43_N20
\instructionExecution_Memory|readData2OUT[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[24]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(24),
	combout => \instructionExecution_Memory|readData2OUT[24]~feeder_combout\);

-- Location: FF_X54_Y43_N21
\instructionExecution_Memory|readData2OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(24));

-- Location: LCCOMB_X59_Y45_N26
\ALU_inst|ALU_result~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~13_combout\ = (\instructionDecode_Excecution|readData1OUT\(23) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(23),
	datab => \instructionDecode_Excecution|readData2OUT\(23),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|ALU_result~13_combout\);

-- Location: LCCOMB_X59_Y45_N12
\ALU_inst|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux8~0_combout\ = (\instructionDecode_Excecution|readData1OUT\(23) & (((!\ALU_inst|Mux3~2_combout\)))) # (!\instructionDecode_Excecution|readData1OUT\(23) & ((\MUX2|mux_out[23]~8_combout\ & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\MUX2|mux_out[23]~8_combout\ & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(23),
	datab => \MUX2|mux_out[23]~8_combout\,
	datac => \ALU_inst|Mux3~4_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux8~0_combout\);

-- Location: LCCOMB_X59_Y45_N14
\ALU_inst|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux8~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux8~0_combout\ & ((\ALU_inst|Mux3~2_combout\) # (\ALU_inst|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux8~0_combout\,
	datab => \ALU_inst|Mux3~2_combout\,
	datac => \ALU_inst|Mux3~7_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux8~1_combout\);

-- Location: LCCOMB_X63_Y45_N26
\ALU_inst|Mux8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux8~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux8~1_combout\ & ((\ALU_inst|Add0~72_combout\))) # (!\ALU_inst|Mux8~1_combout\ & (\ALU_inst|ALU_result~13_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|ALU_result~13_combout\,
	datab => \ALU_inst|Mux3~3_combout\,
	datac => \ALU_inst|Mux8~1_combout\,
	datad => \ALU_inst|Add0~72_combout\,
	combout => \ALU_inst|Mux8~combout\);

-- Location: FF_X63_Y45_N27
\instructionExecution_Memory|ALUResultOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(23));

-- Location: LCCOMB_X56_Y40_N30
\instructionMemory_writeback|ALUResultOUT[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[23]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionExecution_Memory|ALUResultOUT\(23),
	combout => \instructionMemory_writeback|ALUResultOUT[23]~feeder_combout\);

-- Location: FF_X56_Y40_N31
\instructionMemory_writeback|ALUResultOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(23));

-- Location: LCCOMB_X56_Y43_N20
\MUX3|mux_out[23]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[23]~23_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(23))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memReadDataOUT\(23),
	datac => \instructionMemory_writeback|ALUResultOUT\(23),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[23]~23_combout\);

-- Location: FF_X56_Y43_N21
\registerFile_inst|GEN_ADDREG:15:REGX|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[23]~23_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(23));

-- Location: LCCOMB_X59_Y41_N24
\registerFile_inst|U3|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(23),
	combout => \registerFile_inst|U3|Mux8~17_combout\);

-- Location: LCCOMB_X57_Y39_N26
\registerFile_inst|U3|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux8~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(23))) # (!\registerFile_inst|U3|Mux8~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(23)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(23),
	datab => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(23),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux8~17_combout\,
	combout => \registerFile_inst|U3|Mux8~18_combout\);

-- Location: LCCOMB_X47_Y49_N10
\registerFile_inst|U3|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(23),
	combout => \registerFile_inst|U3|Mux8~10_combout\);

-- Location: LCCOMB_X50_Y49_N8
\registerFile_inst|U3|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux8~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(23)))) # (!\registerFile_inst|U3|Mux8~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:6:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(23),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(23),
	datad => \registerFile_inst|U3|Mux8~10_combout\,
	combout => \registerFile_inst|U3|Mux8~11_combout\);

-- Location: LCCOMB_X50_Y45_N30
\registerFile_inst|U3|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(23),
	combout => \registerFile_inst|U3|Mux8~12_combout\);

-- Location: LCCOMB_X51_Y45_N6
\registerFile_inst|U3|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux8~12_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(23))) # (!\registerFile_inst|U3|Mux8~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(23)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(23),
	datad => \registerFile_inst|U3|Mux8~12_combout\,
	combout => \registerFile_inst|U3|Mux8~13_combout\);

-- Location: LCCOMB_X50_Y38_N16
\registerFile_inst|U3|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(23))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(23),
	combout => \registerFile_inst|U3|Mux8~14_combout\);

-- Location: LCCOMB_X52_Y43_N4
\registerFile_inst|U3|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux8~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(23)))) # (!\registerFile_inst|U3|Mux8~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux8~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|U3|Mux8~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(23),
	combout => \registerFile_inst|U3|Mux8~15_combout\);

-- Location: LCCOMB_X51_Y43_N16
\registerFile_inst|U3|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux8~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (((!\instructionFetch_Decode|instructionOUT\(18) & \registerFile_inst|U3|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux8~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux8~15_combout\,
	combout => \registerFile_inst|U3|Mux8~16_combout\);

-- Location: LCCOMB_X51_Y41_N8
\registerFile_inst|U3|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~19_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux8~16_combout\ & (\registerFile_inst|U3|Mux8~18_combout\)) # (!\registerFile_inst|U3|Mux8~16_combout\ & 
-- ((\registerFile_inst|U3|Mux8~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux8~18_combout\,
	datac => \registerFile_inst|U3|Mux8~11_combout\,
	datad => \registerFile_inst|U3|Mux8~16_combout\,
	combout => \registerFile_inst|U3|Mux8~19_combout\);

-- Location: LCCOMB_X55_Y41_N16
\registerFile_inst|U3|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(23)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(23),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(23),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux8~4_combout\);

-- Location: LCCOMB_X52_Y44_N10
\registerFile_inst|U3|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~5_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux8~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(23))) # (!\registerFile_inst|U3|Mux8~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(23)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(23),
	datad => \registerFile_inst|U3|Mux8~4_combout\,
	combout => \registerFile_inst|U3|Mux8~5_combout\);

-- Location: LCCOMB_X51_Y52_N8
\registerFile_inst|U3|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~2_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(23)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(23),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(23),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux8~2_combout\);

-- Location: LCCOMB_X51_Y51_N0
\registerFile_inst|U3|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux8~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(23)))) # (!\registerFile_inst|U3|Mux8~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux8~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(23),
	combout => \registerFile_inst|U3|Mux8~3_combout\);

-- Location: LCCOMB_X55_Y51_N22
\registerFile_inst|U3|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux8~3_combout\) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|U3|Mux8~5_combout\ & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux8~5_combout\,
	datab => \registerFile_inst|U3|Mux8~3_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux8~6_combout\);

-- Location: LCCOMB_X54_Y50_N24
\registerFile_inst|U3|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(23),
	combout => \registerFile_inst|U3|Mux8~7_combout\);

-- Location: LCCOMB_X55_Y51_N0
\registerFile_inst|U3|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux8~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(23)))) # (!\registerFile_inst|U3|Mux8~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux8~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(23),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(23),
	combout => \registerFile_inst|U3|Mux8~8_combout\);

-- Location: LCCOMB_X50_Y47_N10
\registerFile_inst|U3|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(23)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(23),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux8~0_combout\);

-- Location: LCCOMB_X50_Y50_N2
\registerFile_inst|U3|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux8~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(23)))) # (!\registerFile_inst|U3|Mux8~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(23))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(23),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(23),
	datad => \registerFile_inst|U3|Mux8~0_combout\,
	combout => \registerFile_inst|U3|Mux8~1_combout\);

-- Location: LCCOMB_X55_Y51_N20
\registerFile_inst|U3|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~9_combout\ = (\registerFile_inst|U3|Mux8~6_combout\ & ((\registerFile_inst|U3|Mux8~8_combout\) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux8~6_combout\ & 
-- (((\registerFile_inst|U3|Mux8~1_combout\ & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux8~6_combout\,
	datab => \registerFile_inst|U3|Mux8~8_combout\,
	datac => \registerFile_inst|U3|Mux8~1_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux8~9_combout\);

-- Location: LCCOMB_X59_Y45_N8
\registerFile_inst|U3|Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux8~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux8~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U3|Mux8~19_combout\,
	datac => \registerFile_inst|U3|Mux8~9_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(20),
	combout => \registerFile_inst|U3|Mux8~20_combout\);

-- Location: FF_X59_Y45_N9
\instructionDecode_Excecution|readData2OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux8~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(23));

-- Location: LCCOMB_X54_Y40_N10
\instructionExecution_Memory|readData2OUT[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[23]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(23),
	combout => \instructionExecution_Memory|readData2OUT[23]~feeder_combout\);

-- Location: FF_X54_Y40_N11
\instructionExecution_Memory|readData2OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(23));

-- Location: LCCOMB_X57_Y45_N30
\MUX3|mux_out[22]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[22]~22_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|memReadDataOUT\(22)))) # (!\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|ALUResultOUT\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|ALUResultOUT\(22),
	datac => \instructionMemory_writeback|memReadDataOUT\(22),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[22]~22_combout\);

-- Location: FF_X49_Y49_N1
\registerFile_inst|GEN_ADDREG:9:REGX|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[22]~22_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(22));

-- Location: LCCOMB_X49_Y49_N0
\registerFile_inst|U3|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(22),
	combout => \registerFile_inst|U3|Mux9~10_combout\);

-- Location: LCCOMB_X58_Y47_N10
\registerFile_inst|U3|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~11_combout\ = (\registerFile_inst|U3|Mux9~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(22)) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux9~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(22) & ((\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux9~10_combout\,
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux9~11_combout\);

-- Location: LCCOMB_X57_Y49_N0
\registerFile_inst|U3|Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(22),
	combout => \registerFile_inst|U3|Mux9~17_combout\);

-- Location: LCCOMB_X57_Y49_N28
\registerFile_inst|U3|Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~18_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux9~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(22)))) # (!\registerFile_inst|U3|Mux9~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(22),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(22),
	datad => \registerFile_inst|U3|Mux9~17_combout\,
	combout => \registerFile_inst|U3|Mux9~18_combout\);

-- Location: LCCOMB_X52_Y51_N16
\registerFile_inst|U3|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(22))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(22),
	combout => \registerFile_inst|U3|Mux9~14_combout\);

-- Location: LCCOMB_X54_Y51_N8
\registerFile_inst|U3|Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~15_combout\ = (\registerFile_inst|U3|Mux9~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(22)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux9~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(22) & \instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(22),
	datab => \registerFile_inst|U3|Mux9~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux9~15_combout\);

-- Location: LCCOMB_X60_Y53_N8
\registerFile_inst|U3|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(22)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(22) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux9~12_combout\);

-- Location: LCCOMB_X61_Y49_N20
\registerFile_inst|U3|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~13_combout\ = (\registerFile_inst|U3|Mux9~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(22)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux9~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(22) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(22),
	datab => \registerFile_inst|U3|Mux9~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux9~13_combout\);

-- Location: LCCOMB_X61_Y49_N8
\registerFile_inst|U3|Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|U3|Mux9~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux9~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux9~15_combout\,
	datad => \registerFile_inst|U3|Mux9~13_combout\,
	combout => \registerFile_inst|U3|Mux9~16_combout\);

-- Location: LCCOMB_X61_Y49_N26
\registerFile_inst|U3|Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~19_combout\ = (\registerFile_inst|U3|Mux9~16_combout\ & (((\registerFile_inst|U3|Mux9~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux9~16_combout\ & 
-- (\registerFile_inst|U3|Mux9~11_combout\ & ((\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux9~11_combout\,
	datab => \registerFile_inst|U3|Mux9~18_combout\,
	datac => \registerFile_inst|U3|Mux9~16_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux9~19_combout\);

-- Location: LCCOMB_X55_Y50_N4
\registerFile_inst|U3|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(22)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux9~7_combout\);

-- Location: LCCOMB_X56_Y51_N30
\registerFile_inst|U3|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~8_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux9~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(22))) # (!\registerFile_inst|U3|Mux9~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(22)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(22),
	datad => \registerFile_inst|U3|Mux9~7_combout\,
	combout => \registerFile_inst|U3|Mux9~8_combout\);

-- Location: LCCOMB_X49_Y48_N4
\registerFile_inst|U3|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(22)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(22),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux9~0_combout\);

-- Location: LCCOMB_X49_Y52_N8
\registerFile_inst|U3|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux9~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(22)))) # (!\registerFile_inst|U3|Mux9~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(22),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(22),
	datad => \registerFile_inst|U3|Mux9~0_combout\,
	combout => \registerFile_inst|U3|Mux9~1_combout\);

-- Location: LCCOMB_X50_Y50_N28
\registerFile_inst|U3|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(22)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(22) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(22),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux9~2_combout\);

-- Location: LCCOMB_X49_Y53_N8
\registerFile_inst|U3|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux9~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(22))) # (!\registerFile_inst|U3|Mux9~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(22)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(22),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(22),
	datad => \registerFile_inst|U3|Mux9~2_combout\,
	combout => \registerFile_inst|U3|Mux9~3_combout\);

-- Location: LCCOMB_X57_Y52_N24
\registerFile_inst|U3|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(22))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(22),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(22),
	combout => \registerFile_inst|U3|Mux9~4_combout\);

-- Location: LCCOMB_X56_Y52_N8
\registerFile_inst|U3|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux9~4_combout\ & (\registerFile_inst|GEN_ADDREG:28:REGX|Q\(22))) # (!\registerFile_inst|U3|Mux9~4_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(22)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(22),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(22),
	datad => \registerFile_inst|U3|Mux9~4_combout\,
	combout => \registerFile_inst|U3|Mux9~5_combout\);

-- Location: LCCOMB_X56_Y51_N4
\registerFile_inst|U3|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux9~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (((\registerFile_inst|U3|Mux9~5_combout\ & !\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux9~3_combout\,
	datab => \registerFile_inst|U3|Mux9~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux9~6_combout\);

-- Location: LCCOMB_X56_Y51_N16
\registerFile_inst|U3|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~9_combout\ = (\registerFile_inst|U3|Mux9~6_combout\ & ((\registerFile_inst|U3|Mux9~8_combout\) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux9~6_combout\ & 
-- (((\registerFile_inst|U3|Mux9~1_combout\ & \instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux9~8_combout\,
	datab => \registerFile_inst|U3|Mux9~1_combout\,
	datac => \registerFile_inst|U3|Mux9~6_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux9~9_combout\);

-- Location: LCCOMB_X59_Y45_N30
\registerFile_inst|U3|Mux9~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux9~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux9~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux9~19_combout\,
	datad => \registerFile_inst|U3|Mux9~9_combout\,
	combout => \registerFile_inst|U3|Mux9~20_combout\);

-- Location: FF_X59_Y45_N31
\instructionDecode_Excecution|readData2OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(22));

-- Location: FF_X59_Y44_N25
\instructionExecution_Memory|readData2OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(22));

-- Location: LCCOMB_X63_Y44_N16
\ALU_inst|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux10~2_combout\ = (\instructionDecode_Excecution|readData1OUT\(21) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(21),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(21),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|Mux10~2_combout\);

-- Location: LCCOMB_X62_Y47_N18
\ALU_inst|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux10~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (((!\instructionDecode_Excecution|readData1OUT\(21) & !\MUX2|mux_out[21]~10_combout\)))) # (!\ALU_inst|Mux3~2_combout\ & (\ALU_inst|Mux3~7_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(21)) # (\MUX2|mux_out[21]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux3~7_combout\,
	datac => \instructionDecode_Excecution|readData1OUT\(21),
	datad => \MUX2|mux_out[21]~10_combout\,
	combout => \ALU_inst|Mux10~0_combout\);

-- Location: LCCOMB_X62_Y47_N28
\ALU_inst|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux10~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux10~0_combout\ & ((\ALU_inst|Mux3~4_combout\) # (!\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~4_combout\,
	datab => \ALU_inst|Mux10~0_combout\,
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux10~1_combout\);

-- Location: LCCOMB_X63_Y44_N24
\ALU_inst|Mux10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux10~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux10~1_combout\ & ((\ALU_inst|Add0~66_combout\))) # (!\ALU_inst|Mux10~1_combout\ & (\ALU_inst|Mux10~2_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|Mux10~2_combout\,
	datac => \ALU_inst|Add0~66_combout\,
	datad => \ALU_inst|Mux10~1_combout\,
	combout => \ALU_inst|Mux10~combout\);

-- Location: FF_X63_Y44_N25
\instructionExecution_Memory|ALUResultOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(21));

-- Location: LCCOMB_X56_Y40_N4
\instructionMemory_writeback|ALUResultOUT[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[21]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(21),
	combout => \instructionMemory_writeback|ALUResultOUT[21]~feeder_combout\);

-- Location: FF_X56_Y40_N5
\instructionMemory_writeback|ALUResultOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(21));

-- Location: LCCOMB_X56_Y43_N2
\MUX3|mux_out[21]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[21]~21_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(21))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|memReadDataOUT\(21),
	datad => \instructionMemory_writeback|ALUResultOUT\(21),
	combout => \MUX3|mux_out[21]~21_combout\);

-- Location: FF_X55_Y50_N13
\registerFile_inst|GEN_ADDREG:31:REGX|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[21]~21_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(21));

-- Location: LCCOMB_X54_Y50_N18
\registerFile_inst|U3|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(21)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(21),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux10~7_combout\);

-- Location: LCCOMB_X55_Y50_N2
\registerFile_inst|U3|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux10~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(21))) # (!\registerFile_inst|U3|Mux10~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(21)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(21),
	datad => \registerFile_inst|U3|Mux10~7_combout\,
	combout => \registerFile_inst|U3|Mux10~8_combout\);

-- Location: LCCOMB_X51_Y52_N20
\registerFile_inst|U3|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~2_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(21)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(21),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux10~2_combout\);

-- Location: LCCOMB_X51_Y51_N12
\registerFile_inst|U3|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux10~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(21))) # (!\registerFile_inst|U3|Mux10~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(21)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(21),
	datad => \registerFile_inst|U3|Mux10~2_combout\,
	combout => \registerFile_inst|U3|Mux10~3_combout\);

-- Location: LCCOMB_X55_Y41_N4
\registerFile_inst|U3|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(21)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(21) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux10~4_combout\);

-- Location: LCCOMB_X56_Y44_N24
\registerFile_inst|U3|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~5_combout\ = (\registerFile_inst|U3|Mux10~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(21))) # (!\instructionFetch_Decode|instructionOUT\(19)))) # (!\registerFile_inst|U3|Mux10~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux10~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(21),
	combout => \registerFile_inst|U3|Mux10~5_combout\);

-- Location: LCCOMB_X56_Y48_N8
\registerFile_inst|U3|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|U3|Mux10~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux10~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux10~5_combout\,
	combout => \registerFile_inst|U3|Mux10~6_combout\);

-- Location: LCCOMB_X50_Y47_N30
\registerFile_inst|U3|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(21))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(21),
	combout => \registerFile_inst|U3|Mux10~0_combout\);

-- Location: LCCOMB_X50_Y50_N10
\registerFile_inst|U3|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~1_combout\ = (\registerFile_inst|U3|Mux10~0_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(21))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux10~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux10~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(21),
	combout => \registerFile_inst|U3|Mux10~1_combout\);

-- Location: LCCOMB_X55_Y52_N16
\registerFile_inst|U3|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux10~6_combout\ & (\registerFile_inst|U3|Mux10~8_combout\)) # (!\registerFile_inst|U3|Mux10~6_combout\ & 
-- ((\registerFile_inst|U3|Mux10~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux10~8_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux10~6_combout\,
	datad => \registerFile_inst|U3|Mux10~1_combout\,
	combout => \registerFile_inst|U3|Mux10~9_combout\);

-- Location: LCCOMB_X59_Y41_N12
\registerFile_inst|U3|Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(21)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux10~17_combout\);

-- Location: LCCOMB_X58_Y43_N8
\registerFile_inst|U3|Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux10~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(21)))) # (!\registerFile_inst|U3|Mux10~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(21))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(21),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|U3|Mux10~17_combout\,
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(21),
	combout => \registerFile_inst|U3|Mux10~18_combout\);

-- Location: LCCOMB_X61_Y49_N4
\registerFile_inst|U3|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~10_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(21)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(21),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux10~10_combout\);

-- Location: LCCOMB_X61_Y49_N14
\registerFile_inst|U3|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~11_combout\ = (\registerFile_inst|U3|Mux10~10_combout\ & (((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(21)) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux10~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:6:REGX|Q\(21) & ((\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(21),
	datab => \registerFile_inst|U3|Mux10~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux10~11_combout\);

-- Location: LCCOMB_X50_Y45_N2
\registerFile_inst|U3|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(21))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(21),
	combout => \registerFile_inst|U3|Mux10~12_combout\);

-- Location: LCCOMB_X51_Y45_N24
\registerFile_inst|U3|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~13_combout\ = (\registerFile_inst|U3|Mux10~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(21)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux10~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(21) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux10~12_combout\,
	datab => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(21),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux10~13_combout\);

-- Location: LCCOMB_X51_Y44_N20
\registerFile_inst|U3|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(21))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(21),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(21),
	combout => \registerFile_inst|U3|Mux10~14_combout\);

-- Location: LCCOMB_X52_Y43_N30
\registerFile_inst|U3|Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux10~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(21))) # (!\registerFile_inst|U3|Mux10~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(21)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(21),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(21),
	datad => \registerFile_inst|U3|Mux10~14_combout\,
	combout => \registerFile_inst|U3|Mux10~15_combout\);

-- Location: LCCOMB_X61_Y49_N16
\registerFile_inst|U3|Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|U3|Mux10~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux10~13_combout\,
	datab => \registerFile_inst|U3|Mux10~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux10~16_combout\);

-- Location: LCCOMB_X61_Y49_N2
\registerFile_inst|U3|Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~19_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux10~16_combout\ & (\registerFile_inst|U3|Mux10~18_combout\)) # (!\registerFile_inst|U3|Mux10~16_combout\ & 
-- ((\registerFile_inst|U3|Mux10~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux10~18_combout\,
	datac => \registerFile_inst|U3|Mux10~11_combout\,
	datad => \registerFile_inst|U3|Mux10~16_combout\,
	combout => \registerFile_inst|U3|Mux10~19_combout\);

-- Location: LCCOMB_X50_Y53_N8
\registerFile_inst|U3|Mux10~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux10~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux10~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(20),
	datab => \registerFile_inst|U3|Mux10~9_combout\,
	datac => \registerFile_inst|U3|Mux10~19_combout\,
	combout => \registerFile_inst|U3|Mux10~20_combout\);

-- Location: FF_X50_Y53_N9
\instructionDecode_Excecution|readData2OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(21));

-- Location: FF_X50_Y53_N27
\instructionExecution_Memory|readData2OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(21));

-- Location: LCCOMB_X62_Y48_N10
\ALU_inst|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux11~1_combout\ = (\ALUControl_inst|Operation[1]~4_combout\ & (\ALU_inst|Mux3~2_combout\ $ (((\instructionDecode_Excecution|readData1OUT\(20)) # (\MUX2|mux_out[20]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(20),
	datab => \MUX2|mux_out[20]~11_combout\,
	datac => \ALUControl_inst|Operation[1]~4_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux11~1_combout\);

-- Location: LCCOMB_X65_Y46_N26
\ALU_inst|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux11~0_combout\ = (\ALUControl_inst|Equal0~0_combout\ & (\ALUControl_inst|Operation~10_combout\ & ((!\ALU_inst|Mux3~2_combout\) # (!\ALUControl_inst|Operation[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Equal0~0_combout\,
	datab => \ALUControl_inst|Operation[0]~6_combout\,
	datac => \ALUControl_inst|Operation~10_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux11~0_combout\);

-- Location: LCCOMB_X62_Y48_N28
\ALU_inst|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux11~2_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux11~1_combout\ & (\ALU_inst|Mux3~2_combout\ $ (!\ALU_inst|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux11~1_combout\,
	datab => \ALU_inst|Mux3~2_combout\,
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux11~0_combout\,
	combout => \ALU_inst|Mux11~2_combout\);

-- Location: LCCOMB_X62_Y48_N0
\ALU_inst|ALU_result~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~11_combout\ = (\instructionDecode_Excecution|readData1OUT\(20) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(4))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datab => \instructionDecode_Excecution|rdOUT\(4),
	datac => \instructionDecode_Excecution|readData1OUT\(20),
	datad => \instructionDecode_Excecution|readData2OUT\(20),
	combout => \ALU_inst|ALU_result~11_combout\);

-- Location: LCCOMB_X62_Y48_N8
\ALU_inst|Mux11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux11~combout\ = (\ALU_inst|Mux11~2_combout\ & (((\ALU_inst|Add0~63_combout\) # (!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux11~2_combout\ & (\ALU_inst|ALU_result~11_combout\ & ((\ALU_inst|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux11~2_combout\,
	datab => \ALU_inst|ALU_result~11_combout\,
	datac => \ALU_inst|Add0~63_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Mux11~combout\);

-- Location: FF_X62_Y48_N9
\instructionExecution_Memory|ALUResultOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(20));

-- Location: LCCOMB_X57_Y47_N4
\instructionMemory_writeback|ALUResultOUT[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[20]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionExecution_Memory|ALUResultOUT\(20),
	combout => \instructionMemory_writeback|ALUResultOUT[20]~feeder_combout\);

-- Location: FF_X57_Y47_N5
\instructionMemory_writeback|ALUResultOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(20));

-- Location: LCCOMB_X57_Y47_N14
\MUX3|mux_out[20]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[20]~20_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(20))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memReadDataOUT\(20),
	datac => \instructionMemory_writeback|ALUResultOUT\(20),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[20]~20_combout\);

-- Location: FF_X56_Y51_N23
\registerFile_inst|GEN_ADDREG:31:REGX|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[20]~20_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(20));

-- Location: LCCOMB_X55_Y50_N18
\registerFile_inst|U3|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(20)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux11~7_combout\);

-- Location: LCCOMB_X56_Y51_N28
\registerFile_inst|U3|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~8_combout\ = (\registerFile_inst|U3|Mux11~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(20)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux11~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(20) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(20),
	datab => \registerFile_inst|U3|Mux11~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux11~8_combout\);

-- Location: LCCOMB_X49_Y48_N24
\registerFile_inst|U3|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(20))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(20),
	combout => \registerFile_inst|U3|Mux11~0_combout\);

-- Location: LCCOMB_X49_Y52_N28
\registerFile_inst|U3|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~1_combout\ = (\registerFile_inst|U3|Mux11~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(20))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux11~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux11~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(20),
	combout => \registerFile_inst|U3|Mux11~1_combout\);

-- Location: LCCOMB_X50_Y51_N2
\registerFile_inst|U3|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(20)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(20) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux11~2_combout\);

-- Location: LCCOMB_X49_Y50_N12
\registerFile_inst|U3|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux11~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(20)))) # (!\registerFile_inst|U3|Mux11~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(20))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux11~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(20),
	combout => \registerFile_inst|U3|Mux11~3_combout\);

-- Location: LCCOMB_X57_Y52_N10
\registerFile_inst|U3|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(20))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(20),
	combout => \registerFile_inst|U3|Mux11~4_combout\);

-- Location: LCCOMB_X58_Y52_N8
\registerFile_inst|U3|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~5_combout\ = (\registerFile_inst|U3|Mux11~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(20)) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux11~4_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(20) & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux11~4_combout\,
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux11~5_combout\);

-- Location: LCCOMB_X56_Y51_N10
\registerFile_inst|U3|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux11~3_combout\) # ((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (((\registerFile_inst|U3|Mux11~5_combout\ & !\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux11~3_combout\,
	datab => \registerFile_inst|U3|Mux11~5_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux11~6_combout\);

-- Location: LCCOMB_X56_Y51_N8
\registerFile_inst|U3|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux11~6_combout\ & (\registerFile_inst|U3|Mux11~8_combout\)) # (!\registerFile_inst|U3|Mux11~6_combout\ & 
-- ((\registerFile_inst|U3|Mux11~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux11~8_combout\,
	datac => \registerFile_inst|U3|Mux11~1_combout\,
	datad => \registerFile_inst|U3|Mux11~6_combout\,
	combout => \registerFile_inst|U3|Mux11~9_combout\);

-- Location: LCCOMB_X52_Y51_N12
\registerFile_inst|U3|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(20)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(20),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux11~14_combout\);

-- Location: LCCOMB_X57_Y51_N0
\registerFile_inst|U3|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~15_combout\ = (\registerFile_inst|U3|Mux11~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(20))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux11~14_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux11~14_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(20),
	combout => \registerFile_inst|U3|Mux11~15_combout\);

-- Location: LCCOMB_X60_Y53_N28
\registerFile_inst|U3|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(20)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(20),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux11~12_combout\);

-- Location: LCCOMB_X60_Y52_N0
\registerFile_inst|U3|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux11~12_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(20))) # (!\registerFile_inst|U3|Mux11~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(20)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(20),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(20),
	datad => \registerFile_inst|U3|Mux11~12_combout\,
	combout => \registerFile_inst|U3|Mux11~13_combout\);

-- Location: LCCOMB_X57_Y53_N18
\registerFile_inst|U3|Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|U3|Mux11~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux11~15_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux11~13_combout\,
	combout => \registerFile_inst|U3|Mux11~16_combout\);

-- Location: LCCOMB_X49_Y49_N20
\registerFile_inst|U3|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(20))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(20),
	combout => \registerFile_inst|U3|Mux11~10_combout\);

-- Location: LCCOMB_X58_Y47_N6
\registerFile_inst|U3|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~11_combout\ = (\registerFile_inst|U3|Mux11~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(20)) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux11~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(20) & ((\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(20),
	datab => \registerFile_inst|U3|Mux11~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(20),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux11~11_combout\);

-- Location: LCCOMB_X57_Y49_N6
\registerFile_inst|U3|Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(20))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(20),
	combout => \registerFile_inst|U3|Mux11~17_combout\);

-- Location: LCCOMB_X62_Y48_N6
\registerFile_inst|U3|Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~18_combout\ = (\registerFile_inst|U3|Mux11~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(20))) # (!\instructionFetch_Decode|instructionOUT\(16)))) # (!\registerFile_inst|U3|Mux11~17_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux11~17_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(20),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(20),
	combout => \registerFile_inst|U3|Mux11~18_combout\);

-- Location: LCCOMB_X62_Y48_N24
\registerFile_inst|U3|Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~19_combout\ = (\registerFile_inst|U3|Mux11~16_combout\ & (((\registerFile_inst|U3|Mux11~18_combout\) # (!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux11~16_combout\ & 
-- (\registerFile_inst|U3|Mux11~11_combout\ & (\instructionFetch_Decode|instructionOUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux11~16_combout\,
	datab => \registerFile_inst|U3|Mux11~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \registerFile_inst|U3|Mux11~18_combout\,
	combout => \registerFile_inst|U3|Mux11~19_combout\);

-- Location: LCCOMB_X62_Y48_N18
\registerFile_inst|U3|Mux11~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux11~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux11~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux11~9_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(20),
	datad => \registerFile_inst|U3|Mux11~19_combout\,
	combout => \registerFile_inst|U3|Mux11~20_combout\);

-- Location: FF_X62_Y48_N19
\instructionDecode_Excecution|readData2OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(20));

-- Location: LCCOMB_X54_Y43_N10
\instructionExecution_Memory|readData2OUT[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[20]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionDecode_Excecution|readData2OUT\(20),
	combout => \instructionExecution_Memory|readData2OUT[20]~feeder_combout\);

-- Location: FF_X54_Y43_N11
\instructionExecution_Memory|readData2OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(20));

-- Location: LCCOMB_X56_Y43_N8
\MUX3|mux_out[19]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[19]~19_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|memReadDataOUT\(19)))) # (!\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|ALUResultOUT\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|ALUResultOUT\(19),
	datad => \instructionMemory_writeback|memReadDataOUT\(19),
	combout => \MUX3|mux_out[19]~19_combout\);

-- Location: FF_X50_Y49_N21
\registerFile_inst|GEN_ADDREG:6:REGX|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[19]~19_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(19));

-- Location: LCCOMB_X62_Y52_N24
\registerFile_inst|U3|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(19),
	combout => \registerFile_inst|U3|Mux12~10_combout\);

-- Location: LCCOMB_X50_Y49_N30
\registerFile_inst|U3|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux12~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(19)))) # (!\registerFile_inst|U3|Mux12~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:6:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(19),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(19),
	datad => \registerFile_inst|U3|Mux12~10_combout\,
	combout => \registerFile_inst|U3|Mux12~11_combout\);

-- Location: LCCOMB_X55_Y48_N24
\registerFile_inst|U3|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(19)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(19),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux12~12_combout\);

-- Location: LCCOMB_X51_Y45_N4
\registerFile_inst|U3|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~13_combout\ = (\registerFile_inst|U3|Mux12~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(19)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux12~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(19) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(19),
	datab => \registerFile_inst|U3|Mux12~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux12~13_combout\);

-- Location: LCCOMB_X55_Y43_N16
\registerFile_inst|U3|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(19))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(19),
	combout => \registerFile_inst|U3|Mux12~14_combout\);

-- Location: LCCOMB_X52_Y43_N26
\registerFile_inst|U3|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux12~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(19))) # (!\registerFile_inst|U3|Mux12~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(19)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(19),
	datad => \registerFile_inst|U3|Mux12~14_combout\,
	combout => \registerFile_inst|U3|Mux12~15_combout\);

-- Location: LCCOMB_X50_Y47_N14
\registerFile_inst|U3|Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|U3|Mux12~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux12~13_combout\,
	datad => \registerFile_inst|U3|Mux12~15_combout\,
	combout => \registerFile_inst|U3|Mux12~16_combout\);

-- Location: LCCOMB_X59_Y41_N8
\registerFile_inst|U3|Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(19)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(19),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux12~17_combout\);

-- Location: LCCOMB_X56_Y43_N22
\registerFile_inst|U3|Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux12~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(19))) # (!\registerFile_inst|U3|Mux12~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(19)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(19),
	datad => \registerFile_inst|U3|Mux12~17_combout\,
	combout => \registerFile_inst|U3|Mux12~18_combout\);

-- Location: LCCOMB_X50_Y47_N8
\registerFile_inst|U3|Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~19_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux12~16_combout\ & ((\registerFile_inst|U3|Mux12~18_combout\))) # (!\registerFile_inst|U3|Mux12~16_combout\ & 
-- (\registerFile_inst|U3|Mux12~11_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux12~11_combout\,
	datac => \registerFile_inst|U3|Mux12~16_combout\,
	datad => \registerFile_inst|U3|Mux12~18_combout\,
	combout => \registerFile_inst|U3|Mux12~19_combout\);

-- Location: LCCOMB_X50_Y47_N2
\registerFile_inst|U3|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(19))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(19),
	combout => \registerFile_inst|U3|Mux12~0_combout\);

-- Location: LCCOMB_X52_Y50_N10
\registerFile_inst|U3|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux12~0_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(19))) # (!\registerFile_inst|U3|Mux12~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(19)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux12~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(19),
	combout => \registerFile_inst|U3|Mux12~1_combout\);

-- Location: LCCOMB_X54_Y50_N30
\registerFile_inst|U3|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(19),
	combout => \registerFile_inst|U3|Mux12~7_combout\);

-- Location: LCCOMB_X57_Y50_N24
\registerFile_inst|U3|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~8_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux12~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(19)))) # (!\registerFile_inst|U3|Mux12~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux12~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux12~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(19),
	combout => \registerFile_inst|U3|Mux12~8_combout\);

-- Location: LCCOMB_X51_Y52_N24
\registerFile_inst|U3|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(19),
	combout => \registerFile_inst|U3|Mux12~2_combout\);

-- Location: LCCOMB_X51_Y51_N16
\registerFile_inst|U3|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux12~2_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(19))) # (!\registerFile_inst|U3|Mux12~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(19)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(19),
	datad => \registerFile_inst|U3|Mux12~2_combout\,
	combout => \registerFile_inst|U3|Mux12~3_combout\);

-- Location: LCCOMB_X55_Y41_N24
\registerFile_inst|U3|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(19),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(19),
	combout => \registerFile_inst|U3|Mux12~4_combout\);

-- Location: LCCOMB_X56_Y44_N4
\registerFile_inst|U3|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~5_combout\ = (\registerFile_inst|U3|Mux12~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(19)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux12~4_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(19) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux12~4_combout\,
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(19),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(19),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux12~5_combout\);

-- Location: LCCOMB_X56_Y48_N10
\registerFile_inst|U3|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|U3|Mux12~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux12~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux12~5_combout\,
	combout => \registerFile_inst|U3|Mux12~6_combout\);

-- Location: LCCOMB_X56_Y48_N28
\registerFile_inst|U3|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux12~6_combout\ & ((\registerFile_inst|U3|Mux12~8_combout\))) # (!\registerFile_inst|U3|Mux12~6_combout\ & 
-- (\registerFile_inst|U3|Mux12~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux12~1_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux12~8_combout\,
	datad => \registerFile_inst|U3|Mux12~6_combout\,
	combout => \registerFile_inst|U3|Mux12~9_combout\);

-- Location: LCCOMB_X65_Y47_N10
\registerFile_inst|U3|Mux12~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux12~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux12~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux12~19_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux12~9_combout\,
	combout => \registerFile_inst|U3|Mux12~20_combout\);

-- Location: FF_X65_Y47_N11
\instructionDecode_Excecution|readData2OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux12~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(19));

-- Location: FF_X56_Y47_N13
\instructionExecution_Memory|readData2OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(19));

-- Location: LCCOMB_X62_Y46_N6
\ALU_inst|ALU_result~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~10_combout\ = (\instructionDecode_Excecution|readData1OUT\(18) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(18),
	datab => \instructionDecode_Excecution|readData1OUT\(18),
	datac => \instructionDecode_Excecution|rdOUT\(4),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \ALU_inst|ALU_result~10_combout\);

-- Location: LCCOMB_X65_Y46_N4
\ALU_inst|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux13~0_combout\ = (\MUX2|mux_out[18]~13_combout\ & (!\ALU_inst|Mux3~2_combout\)) # (!\MUX2|mux_out[18]~13_combout\ & ((\ALU_inst|Mux3~2_combout\ & (!\instructionDecode_Excecution|readData1OUT\(18) & \ALU_inst|Mux3~4_combout\)) # 
-- (!\ALU_inst|Mux3~2_combout\ & (\instructionDecode_Excecution|readData1OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[18]~13_combout\,
	datab => \ALU_inst|Mux3~2_combout\,
	datac => \instructionDecode_Excecution|readData1OUT\(18),
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux13~0_combout\);

-- Location: LCCOMB_X65_Y46_N14
\ALU_inst|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux13~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux13~0_combout\ & ((\ALU_inst|Mux3~7_combout\) # (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux0~0_combout\,
	datab => \ALU_inst|Mux3~7_combout\,
	datac => \ALU_inst|Mux13~0_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux13~1_combout\);

-- Location: LCCOMB_X62_Y46_N26
\ALU_inst|Mux13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux13~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux13~1_combout\ & ((\ALU_inst|Add0~57_combout\))) # (!\ALU_inst|Mux13~1_combout\ & (\ALU_inst|ALU_result~10_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|ALU_result~10_combout\,
	datac => \ALU_inst|Mux13~1_combout\,
	datad => \ALU_inst|Add0~57_combout\,
	combout => \ALU_inst|Mux13~combout\);

-- Location: FF_X62_Y46_N27
\instructionExecution_Memory|ALUResultOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux13~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(18));

-- Location: FF_X57_Y45_N3
\instructionMemory_writeback|ALUResultOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|ALUResultOUT\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(18));

-- Location: LCCOMB_X57_Y45_N20
\MUX3|mux_out[18]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[18]~18_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(18))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memReadDataOUT\(18),
	datac => \instructionMemory_writeback|ALUResultOUT\(18),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[18]~18_combout\);

-- Location: FF_X54_Y52_N25
\registerFile_inst|GEN_ADDREG:23:REGX|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[18]~18_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(18));

-- Location: LCCOMB_X54_Y52_N24
\registerFile_inst|U3|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(18))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~7_combout\);

-- Location: LCCOMB_X59_Y51_N10
\registerFile_inst|U3|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~8_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux13~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(18)))) # (!\registerFile_inst|U3|Mux13~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux13~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~8_combout\);

-- Location: LCCOMB_X49_Y48_N14
\registerFile_inst|U3|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(18)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(18),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~0_combout\);

-- Location: LCCOMB_X50_Y46_N2
\registerFile_inst|U3|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux13~0_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(18))) # (!\registerFile_inst|U3|Mux13~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(18)))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux13~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~1_combout\);

-- Location: LCCOMB_X57_Y52_N6
\registerFile_inst|U3|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~4_combout\);

-- Location: LCCOMB_X58_Y52_N28
\registerFile_inst|U3|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~5_combout\ = (\registerFile_inst|U3|Mux13~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(18)) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux13~4_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(18) & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux13~4_combout\,
	datab => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux13~5_combout\);

-- Location: LCCOMB_X54_Y48_N18
\registerFile_inst|U3|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(18))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~2_combout\);

-- Location: LCCOMB_X49_Y50_N24
\registerFile_inst|U3|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux13~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(18))) # (!\registerFile_inst|U3|Mux13~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(18)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(18),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(18),
	datad => \registerFile_inst|U3|Mux13~2_combout\,
	combout => \registerFile_inst|U3|Mux13~3_combout\);

-- Location: LCCOMB_X56_Y48_N6
\registerFile_inst|U3|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|U3|Mux13~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux13~5_combout\,
	datab => \registerFile_inst|U3|Mux13~3_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux13~6_combout\);

-- Location: LCCOMB_X56_Y48_N16
\registerFile_inst|U3|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux13~6_combout\ & (\registerFile_inst|U3|Mux13~8_combout\)) # (!\registerFile_inst|U3|Mux13~6_combout\ & 
-- ((\registerFile_inst|U3|Mux13~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux13~8_combout\,
	datab => \registerFile_inst|U3|Mux13~1_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux13~6_combout\,
	combout => \registerFile_inst|U3|Mux13~9_combout\);

-- Location: LCCOMB_X60_Y53_N16
\registerFile_inst|U3|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16)) # ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(18))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~12_combout\);

-- Location: LCCOMB_X60_Y52_N12
\registerFile_inst|U3|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~13_combout\ = (\registerFile_inst|U3|Mux13~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(18)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux13~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(18) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(18),
	datab => \registerFile_inst|U3|Mux13~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux13~13_combout\);

-- Location: LCCOMB_X52_Y51_N8
\registerFile_inst|U3|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(18))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~14_combout\);

-- Location: LCCOMB_X57_Y51_N12
\registerFile_inst|U3|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~15_combout\ = (\registerFile_inst|U3|Mux13~14_combout\ & (((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(18))) # (!\instructionFetch_Decode|instructionOUT\(17)))) # (!\registerFile_inst|U3|Mux13~14_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux13~14_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~15_combout\);

-- Location: LCCOMB_X57_Y44_N4
\registerFile_inst|U3|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|U3|Mux13~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux13~13_combout\,
	datad => \registerFile_inst|U3|Mux13~15_combout\,
	combout => \registerFile_inst|U3|Mux13~16_combout\);

-- Location: LCCOMB_X58_Y48_N24
\registerFile_inst|U3|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(18))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(18),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(18),
	combout => \registerFile_inst|U3|Mux13~17_combout\);

-- Location: LCCOMB_X57_Y44_N22
\registerFile_inst|U3|Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~18_combout\ = (\registerFile_inst|U3|Mux13~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(18)) # (!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux13~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(18) & ((\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(18),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(18),
	datac => \registerFile_inst|U3|Mux13~17_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux13~18_combout\);

-- Location: LCCOMB_X58_Y43_N2
\registerFile_inst|U3|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(18)) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(18) & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(18),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux13~10_combout\);

-- Location: LCCOMB_X58_Y47_N26
\registerFile_inst|U3|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~11_combout\ = (\registerFile_inst|U3|Mux13~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(18)) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux13~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(18) & ((\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux13~10_combout\,
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(18),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(18),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux13~11_combout\);

-- Location: LCCOMB_X57_Y44_N0
\registerFile_inst|U3|Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux13~16_combout\ & (\registerFile_inst|U3|Mux13~18_combout\)) # (!\registerFile_inst|U3|Mux13~16_combout\ & 
-- ((\registerFile_inst|U3|Mux13~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux13~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux13~16_combout\,
	datac => \registerFile_inst|U3|Mux13~18_combout\,
	datad => \registerFile_inst|U3|Mux13~11_combout\,
	combout => \registerFile_inst|U3|Mux13~19_combout\);

-- Location: LCCOMB_X62_Y46_N8
\registerFile_inst|U3|Mux13~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux13~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux13~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux13~9_combout\,
	datad => \registerFile_inst|U3|Mux13~19_combout\,
	combout => \registerFile_inst|U3|Mux13~20_combout\);

-- Location: FF_X62_Y46_N9
\instructionDecode_Excecution|readData2OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux13~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(18));

-- Location: LCCOMB_X54_Y40_N8
\instructionExecution_Memory|readData2OUT[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[18]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionDecode_Excecution|readData2OUT\(18),
	combout => \instructionExecution_Memory|readData2OUT[18]~feeder_combout\);

-- Location: FF_X54_Y40_N9
\instructionExecution_Memory|readData2OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(18));

-- Location: LCCOMB_X62_Y46_N24
\ALU_inst|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux15~2_combout\ = (\ALU_inst|Mux3~3_combout\ & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(16),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|Mux15~2_combout\);

-- Location: LCCOMB_X62_Y46_N2
\ALU_inst|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux15~3_combout\ = (\instructionDecode_Excecution|readData1OUT\(16) & \ALU_inst|Mux15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionDecode_Excecution|readData1OUT\(16),
	datad => \ALU_inst|Mux15~2_combout\,
	combout => \ALU_inst|Mux15~3_combout\);

-- Location: LCCOMB_X65_Y48_N10
\ALU_inst|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux15~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (((!\instructionDecode_Excecution|readData1OUT\(16) & !\MUX2|mux_out[16]~15_combout\)))) # (!\ALU_inst|Mux3~2_combout\ & (\ALU_inst|Mux3~7_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(16)) # (\MUX2|mux_out[16]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(16),
	datac => \MUX2|mux_out[16]~15_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux15~0_combout\);

-- Location: LCCOMB_X65_Y48_N12
\ALU_inst|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux15~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux15~0_combout\ & ((\ALU_inst|Mux3~4_combout\) # (!\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux15~0_combout\,
	datab => \ALU_inst|Mux3~2_combout\,
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux3~4_combout\,
	combout => \ALU_inst|Mux15~1_combout\);

-- Location: LCCOMB_X65_Y48_N20
\ALU_inst|Mux15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux15~combout\ = (\ALU_inst|Mux15~1_combout\ & (((\ALU_inst|Add0~51_combout\)) # (!\ALU_inst|Mux3~3_combout\))) # (!\ALU_inst|Mux15~1_combout\ & (\ALU_inst|Mux15~3_combout\ & ((\ALU_inst|Mux3~3_combout\) # (\ALU_inst|Add0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|Add0~51_combout\,
	datac => \ALU_inst|Mux15~3_combout\,
	datad => \ALU_inst|Mux15~1_combout\,
	combout => \ALU_inst|Mux15~combout\);

-- Location: FF_X65_Y48_N21
\instructionExecution_Memory|ALUResultOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(16));

-- Location: LCCOMB_X65_Y48_N8
\instructionMemory_writeback|ALUResultOUT[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[16]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(16),
	combout => \instructionMemory_writeback|ALUResultOUT[16]~feeder_combout\);

-- Location: FF_X65_Y48_N9
\instructionMemory_writeback|ALUResultOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(16));

-- Location: LCCOMB_X57_Y47_N2
\MUX3|mux_out[16]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[16]~16_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(16))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|memReadDataOUT\(16),
	datad => \instructionMemory_writeback|ALUResultOUT\(16),
	combout => \MUX3|mux_out[16]~16_combout\);

-- Location: FF_X57_Y48_N17
\registerFile_inst|GEN_ADDREG:13:REGX|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[16]~16_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(16));

-- Location: LCCOMB_X58_Y48_N12
\registerFile_inst|U3|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(16)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux15~17_combout\);

-- Location: LCCOMB_X57_Y47_N26
\registerFile_inst|U3|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~18_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux15~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(16)))) # (!\registerFile_inst|U3|Mux15~17_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(16),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(16),
	datac => \instructionFetch_Decode|instructionOUT\(16),
	datad => \registerFile_inst|U3|Mux15~17_combout\,
	combout => \registerFile_inst|U3|Mux15~18_combout\);

-- Location: LCCOMB_X58_Y51_N16
\registerFile_inst|U3|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(16))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(16),
	combout => \registerFile_inst|U3|Mux15~14_combout\);

-- Location: LCCOMB_X57_Y51_N8
\registerFile_inst|U3|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~15_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux15~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(16))) # (!\registerFile_inst|U3|Mux15~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(16)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(16),
	datad => \registerFile_inst|U3|Mux15~14_combout\,
	combout => \registerFile_inst|U3|Mux15~15_combout\);

-- Location: LCCOMB_X61_Y52_N24
\registerFile_inst|U3|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(16)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux15~12_combout\);

-- Location: LCCOMB_X60_Y52_N24
\registerFile_inst|U3|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~13_combout\ = (\registerFile_inst|U3|Mux15~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(16)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux15~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(16) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(16),
	datab => \registerFile_inst|U3|Mux15~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux15~13_combout\);

-- Location: LCCOMB_X57_Y47_N16
\registerFile_inst|U3|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|U3|Mux15~13_combout\))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux15~15_combout\,
	datad => \registerFile_inst|U3|Mux15~13_combout\,
	combout => \registerFile_inst|U3|Mux15~16_combout\);

-- Location: LCCOMB_X58_Y43_N6
\registerFile_inst|U3|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(16),
	combout => \registerFile_inst|U3|Mux15~10_combout\);

-- Location: LCCOMB_X58_Y47_N18
\registerFile_inst|U3|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~11_combout\ = (\registerFile_inst|U3|Mux15~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(16)) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux15~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(16) & ((\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux15~10_combout\,
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux15~11_combout\);

-- Location: LCCOMB_X57_Y47_N28
\registerFile_inst|U3|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~19_combout\ = (\registerFile_inst|U3|Mux15~16_combout\ & ((\registerFile_inst|U3|Mux15~18_combout\) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux15~16_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(19) & \registerFile_inst|U3|Mux15~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux15~18_combout\,
	datab => \registerFile_inst|U3|Mux15~16_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \registerFile_inst|U3|Mux15~11_combout\,
	combout => \registerFile_inst|U3|Mux15~19_combout\);

-- Location: LCCOMB_X57_Y52_N18
\registerFile_inst|U3|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(16),
	combout => \registerFile_inst|U3|Mux15~4_combout\);

-- Location: LCCOMB_X56_Y52_N10
\registerFile_inst|U3|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux15~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(16)))) # (!\registerFile_inst|U3|Mux15~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux15~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(16),
	combout => \registerFile_inst|U3|Mux15~5_combout\);

-- Location: LCCOMB_X54_Y48_N30
\registerFile_inst|U3|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(16)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(16) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux15~2_combout\);

-- Location: LCCOMB_X51_Y48_N0
\registerFile_inst|U3|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux15~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(16))) # (!\registerFile_inst|U3|Mux15~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(16)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(16),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(16),
	datad => \registerFile_inst|U3|Mux15~2_combout\,
	combout => \registerFile_inst|U3|Mux15~3_combout\);

-- Location: LCCOMB_X55_Y48_N28
\registerFile_inst|U3|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|U3|Mux15~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|U3|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux15~5_combout\,
	datad => \registerFile_inst|U3|Mux15~3_combout\,
	combout => \registerFile_inst|U3|Mux15~6_combout\);

-- Location: LCCOMB_X49_Y48_N0
\registerFile_inst|U3|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(16),
	combout => \registerFile_inst|U3|Mux15~0_combout\);

-- Location: LCCOMB_X50_Y46_N22
\registerFile_inst|U3|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~1_combout\ = (\registerFile_inst|U3|Mux15~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(16)) # (!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux15~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(16) & ((\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux15~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(16),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux15~1_combout\);

-- Location: LCCOMB_X59_Y49_N8
\registerFile_inst|U3|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(16)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(16),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(16),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux15~7_combout\);

-- Location: LCCOMB_X56_Y51_N18
\registerFile_inst|U3|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~8_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux15~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(16)))) # (!\registerFile_inst|U3|Mux15~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(16))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux15~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux15~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(16),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(16),
	combout => \registerFile_inst|U3|Mux15~8_combout\);

-- Location: LCCOMB_X55_Y48_N22
\registerFile_inst|U3|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux15~6_combout\ & ((\registerFile_inst|U3|Mux15~8_combout\))) # (!\registerFile_inst|U3|Mux15~6_combout\ & 
-- (\registerFile_inst|U3|Mux15~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux15~6_combout\,
	datac => \registerFile_inst|U3|Mux15~1_combout\,
	datad => \registerFile_inst|U3|Mux15~8_combout\,
	combout => \registerFile_inst|U3|Mux15~9_combout\);

-- Location: LCCOMB_X62_Y46_N4
\registerFile_inst|U3|Mux15~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux15~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux15~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux15~19_combout\,
	datad => \registerFile_inst|U3|Mux15~9_combout\,
	combout => \registerFile_inst|U3|Mux15~20_combout\);

-- Location: FF_X62_Y46_N5
\instructionDecode_Excecution|readData2OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(16));

-- Location: LCCOMB_X54_Y43_N8
\instructionExecution_Memory|readData2OUT[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[16]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionDecode_Excecution|readData2OUT\(16),
	combout => \instructionExecution_Memory|readData2OUT[16]~feeder_combout\);

-- Location: FF_X54_Y43_N9
\instructionExecution_Memory|readData2OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(16));

-- Location: LCCOMB_X59_Y48_N0
\ALU_inst|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux16~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (((!\MUX2|mux_out[15]~16_combout\ & !\instructionDecode_Excecution|readData1OUT\(15))))) # (!\ALU_inst|Mux3~2_combout\ & (\ALU_inst|Mux3~7_combout\ & ((\MUX2|mux_out[15]~16_combout\) # 
-- (\instructionDecode_Excecution|readData1OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \MUX2|mux_out[15]~16_combout\,
	datac => \instructionDecode_Excecution|readData1OUT\(15),
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux16~0_combout\);

-- Location: LCCOMB_X59_Y48_N18
\ALU_inst|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux16~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux16~0_combout\ & ((\ALU_inst|Mux3~4_combout\) # (!\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux0~0_combout\,
	datab => \ALU_inst|Mux16~0_combout\,
	datac => \ALU_inst|Mux3~4_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux16~1_combout\);

-- Location: LCCOMB_X59_Y48_N28
\ALU_inst|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux16~2_combout\ = (\instructionDecode_Excecution|readData1OUT\(15) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(15),
	datab => \instructionDecode_Excecution|readData1OUT\(15),
	datac => \instructionDecode_Excecution|rdOUT\(4),
	datad => \instructionDecode_Excecution|ALUSrcOUT~q\,
	combout => \ALU_inst|Mux16~2_combout\);

-- Location: LCCOMB_X59_Y48_N4
\ALU_inst|Mux16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux16~combout\ = (\ALU_inst|Mux16~1_combout\ & ((\ALU_inst|Add0~48_combout\) # ((!\ALU_inst|Mux3~3_combout\)))) # (!\ALU_inst|Mux16~1_combout\ & (((\ALU_inst|Mux3~3_combout\ & \ALU_inst|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~48_combout\,
	datab => \ALU_inst|Mux16~1_combout\,
	datac => \ALU_inst|Mux3~3_combout\,
	datad => \ALU_inst|Mux16~2_combout\,
	combout => \ALU_inst|Mux16~combout\);

-- Location: FF_X59_Y48_N5
\instructionExecution_Memory|ALUResultOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(15));

-- Location: FF_X59_Y48_N9
\instructionMemory_writeback|ALUResultOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|ALUResultOUT\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(15));

-- Location: LCCOMB_X57_Y47_N24
\MUX3|mux_out[15]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[15]~15_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(15))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memReadDataOUT\(15),
	datac => \instructionMemory_writeback|ALUResultOUT\(15),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[15]~15_combout\);

-- Location: FF_X51_Y50_N23
\registerFile_inst|GEN_ADDREG:17:REGX|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[15]~15_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(15));

-- Location: LCCOMB_X51_Y50_N12
\registerFile_inst|U3|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(15)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(15),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux16~0_combout\);

-- Location: LCCOMB_X52_Y50_N30
\registerFile_inst|U3|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~1_combout\ = (\registerFile_inst|U3|Mux16~0_combout\ & (((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(15))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux16~0_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux16~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(15),
	combout => \registerFile_inst|U3|Mux16~1_combout\);

-- Location: LCCOMB_X56_Y50_N0
\registerFile_inst|U3|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:27:REGX|Q\(15))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(15),
	combout => \registerFile_inst|U3|Mux16~7_combout\);

-- Location: LCCOMB_X57_Y50_N8
\registerFile_inst|U3|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~8_combout\ = (\registerFile_inst|U3|Mux16~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(15)) # ((!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux16~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(15) & \instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux16~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(15),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux16~8_combout\);

-- Location: LCCOMB_X57_Y44_N10
\registerFile_inst|U3|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(15))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(15),
	combout => \registerFile_inst|U3|Mux16~4_combout\);

-- Location: LCCOMB_X56_Y44_N12
\registerFile_inst|U3|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~5_combout\ = (\registerFile_inst|U3|Mux16~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(15)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux16~4_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(15) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(15),
	datab => \registerFile_inst|U3|Mux16~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux16~5_combout\);

-- Location: LCCOMB_X51_Y47_N4
\registerFile_inst|U3|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~2_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(15)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(15),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux16~2_combout\);

-- Location: LCCOMB_X51_Y51_N24
\registerFile_inst|U3|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux16~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(15)))) # (!\registerFile_inst|U3|Mux16~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(15))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|U3|Mux16~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(15),
	combout => \registerFile_inst|U3|Mux16~3_combout\);

-- Location: LCCOMB_X55_Y48_N16
\registerFile_inst|U3|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|U3|Mux16~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux16~5_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux16~3_combout\,
	combout => \registerFile_inst|U3|Mux16~6_combout\);

-- Location: LCCOMB_X55_Y48_N18
\registerFile_inst|U3|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux16~6_combout\ & ((\registerFile_inst|U3|Mux16~8_combout\))) # (!\registerFile_inst|U3|Mux16~6_combout\ & 
-- (\registerFile_inst|U3|Mux16~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux16~1_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux16~8_combout\,
	datad => \registerFile_inst|U3|Mux16~6_combout\,
	combout => \registerFile_inst|U3|Mux16~9_combout\);

-- Location: LCCOMB_X59_Y41_N0
\registerFile_inst|U3|Mux16~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(15)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(15),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux16~17_combout\);

-- Location: LCCOMB_X59_Y46_N30
\registerFile_inst|U3|Mux16~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~18_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux16~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(15))) # (!\registerFile_inst|U3|Mux16~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(15)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(15),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(15),
	datad => \registerFile_inst|U3|Mux16~17_combout\,
	combout => \registerFile_inst|U3|Mux16~18_combout\);

-- Location: LCCOMB_X62_Y52_N8
\registerFile_inst|U3|Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(15))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(15),
	combout => \registerFile_inst|U3|Mux16~10_combout\);

-- Location: LCCOMB_X62_Y50_N28
\registerFile_inst|U3|Mux16~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux16~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(15)))) # (!\registerFile_inst|U3|Mux16~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:6:REGX|Q\(15))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(15),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(15),
	datad => \registerFile_inst|U3|Mux16~10_combout\,
	combout => \registerFile_inst|U3|Mux16~11_combout\);

-- Location: LCCOMB_X55_Y48_N4
\registerFile_inst|U3|Mux16~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(15)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(15) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(15),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux16~12_combout\);

-- Location: LCCOMB_X56_Y46_N20
\registerFile_inst|U3|Mux16~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~13_combout\ = (\registerFile_inst|U3|Mux16~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(15)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux16~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(15) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(15),
	datab => \registerFile_inst|U3|Mux16~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux16~13_combout\);

-- Location: LCCOMB_X55_Y43_N24
\registerFile_inst|U3|Mux16~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(15))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(15),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(15),
	combout => \registerFile_inst|U3|Mux16~14_combout\);

-- Location: LCCOMB_X59_Y46_N24
\registerFile_inst|U3|Mux16~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~15_combout\ = (\registerFile_inst|U3|Mux16~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(15)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux16~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(15) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(15),
	datab => \registerFile_inst|U3|Mux16~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(15),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux16~15_combout\);

-- Location: LCCOMB_X59_Y46_N12
\registerFile_inst|U3|Mux16~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux16~13_combout\) # ((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (((!\instructionFetch_Decode|instructionOUT\(18) & \registerFile_inst|U3|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux16~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \instructionFetch_Decode|instructionOUT\(18),
	datad => \registerFile_inst|U3|Mux16~15_combout\,
	combout => \registerFile_inst|U3|Mux16~16_combout\);

-- Location: LCCOMB_X59_Y46_N16
\registerFile_inst|U3|Mux16~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~19_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux16~16_combout\ & (\registerFile_inst|U3|Mux16~18_combout\)) # (!\registerFile_inst|U3|Mux16~16_combout\ & 
-- ((\registerFile_inst|U3|Mux16~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux16~18_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux16~11_combout\,
	datad => \registerFile_inst|U3|Mux16~16_combout\,
	combout => \registerFile_inst|U3|Mux16~19_combout\);

-- Location: LCCOMB_X59_Y48_N22
\registerFile_inst|U3|Mux16~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux16~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux16~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux16~9_combout\,
	datad => \registerFile_inst|U3|Mux16~19_combout\,
	combout => \registerFile_inst|U3|Mux16~20_combout\);

-- Location: FF_X59_Y48_N23
\instructionDecode_Excecution|readData2OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux16~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(15));

-- Location: FF_X59_Y48_N31
\instructionExecution_Memory|readData2OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionDecode_Excecution|readData2OUT\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(15));

-- Location: FF_X50_Y52_N7
\registerFile_inst|GEN_ADDREG:30:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(30));

-- Location: FF_X50_Y48_N3
\registerFile_inst|GEN_ADDREG:18:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(30));

-- Location: FF_X50_Y52_N21
\registerFile_inst|GEN_ADDREG:26:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(30));

-- Location: LCCOMB_X50_Y48_N2
\registerFile_inst|U2|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~0_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(30)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:18:REGX|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(30),
	combout => \registerFile_inst|U2|Mux1~0_combout\);

-- Location: LCCOMB_X50_Y48_N24
\registerFile_inst|U2|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~1_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux1~0_combout\ & (\registerFile_inst|GEN_ADDREG:30:REGX|Q\(30))) # (!\registerFile_inst|U2|Mux1~0_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(30)))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(30),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(30),
	datad => \registerFile_inst|U2|Mux1~0_combout\,
	combout => \registerFile_inst|U2|Mux1~1_combout\);

-- Location: FF_X52_Y53_N13
\registerFile_inst|GEN_ADDREG:19:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(30));

-- Location: FF_X52_Y53_N11
\registerFile_inst|GEN_ADDREG:23:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(30));

-- Location: LCCOMB_X52_Y53_N12
\registerFile_inst|U2|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(30))))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(30),
	combout => \registerFile_inst|U2|Mux1~7_combout\);

-- Location: FF_X59_Y51_N27
\registerFile_inst|GEN_ADDREG:31:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(30));

-- Location: FF_X59_Y51_N25
\registerFile_inst|GEN_ADDREG:27:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(30));

-- Location: LCCOMB_X59_Y51_N26
\registerFile_inst|U2|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~8_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux1~7_combout\ & (\registerFile_inst|GEN_ADDREG:31:REGX|Q\(30))) # (!\registerFile_inst|U2|Mux1~7_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(30)))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|U2|Mux1~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(30),
	combout => \registerFile_inst|U2|Mux1~8_combout\);

-- Location: FF_X54_Y45_N25
\registerFile_inst|GEN_ADDREG:24:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(30));

-- Location: FF_X54_Y45_N19
\registerFile_inst|GEN_ADDREG:16:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(30));

-- Location: LCCOMB_X54_Y45_N18
\registerFile_inst|U2|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~4_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(24),
	combout => \registerFile_inst|U2|Mux1~4_combout\);

-- Location: FF_X58_Y52_N11
\registerFile_inst|GEN_ADDREG:28:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(30));

-- Location: FF_X58_Y52_N25
\registerFile_inst|GEN_ADDREG:20:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(30));

-- Location: LCCOMB_X58_Y52_N10
\registerFile_inst|U2|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~5_combout\ = (\registerFile_inst|U2|Mux1~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(23)))) # (!\registerFile_inst|U2|Mux1~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux1~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(30),
	combout => \registerFile_inst|U2|Mux1~5_combout\);

-- Location: FF_X49_Y50_N9
\registerFile_inst|GEN_ADDREG:25:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(30));

-- Location: FF_X49_Y50_N27
\registerFile_inst|GEN_ADDREG:29:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(30));

-- Location: FF_X47_Y51_N1
\registerFile_inst|GEN_ADDREG:21:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(30));

-- Location: FF_X47_Y51_N3
\registerFile_inst|GEN_ADDREG:17:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(30));

-- Location: LCCOMB_X47_Y51_N2
\registerFile_inst|U2|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux1~2_combout\);

-- Location: LCCOMB_X49_Y50_N26
\registerFile_inst|U2|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~3_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux1~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(30)))) # (!\registerFile_inst|U2|Mux1~2_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:25:REGX|Q\(30))))) # (!\instructionFetch_Decode|instructionOUT\(24) & (((\registerFile_inst|U2|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(30),
	datad => \registerFile_inst|U2|Mux1~2_combout\,
	combout => \registerFile_inst|U2|Mux1~3_combout\);

-- Location: LCCOMB_X47_Y51_N20
\registerFile_inst|U2|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~6_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (\instructionFetch_Decode|instructionOUT\(21))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- ((\registerFile_inst|U2|Mux1~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux1~5_combout\,
	datad => \registerFile_inst|U2|Mux1~3_combout\,
	combout => \registerFile_inst|U2|Mux1~6_combout\);

-- Location: LCCOMB_X47_Y51_N22
\registerFile_inst|U2|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~9_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux1~6_combout\ & ((\registerFile_inst|U2|Mux1~8_combout\))) # (!\registerFile_inst|U2|Mux1~6_combout\ & 
-- (\registerFile_inst|U2|Mux1~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|U2|Mux1~1_combout\,
	datac => \registerFile_inst|U2|Mux1~8_combout\,
	datad => \registerFile_inst|U2|Mux1~6_combout\,
	combout => \registerFile_inst|U2|Mux1~9_combout\);

-- Location: FF_X54_Y51_N25
\registerFile_inst|GEN_ADDREG:2:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(30));

-- Location: FF_X54_Y51_N19
\registerFile_inst|GEN_ADDREG:3:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(30));

-- Location: FF_X52_Y51_N11
\registerFile_inst|GEN_ADDREG:0:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(30));

-- Location: FF_X52_Y51_N25
\registerFile_inst|GEN_ADDREG:1:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(30));

-- Location: LCCOMB_X52_Y51_N10
\registerFile_inst|U2|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~14_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(30))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(30),
	combout => \registerFile_inst|U2|Mux1~14_combout\);

-- Location: LCCOMB_X54_Y51_N18
\registerFile_inst|U2|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~15_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux1~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(30)))) # (!\registerFile_inst|U2|Mux1~14_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(30))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(30),
	datad => \registerFile_inst|U2|Mux1~14_combout\,
	combout => \registerFile_inst|U2|Mux1~15_combout\);

-- Location: FF_X59_Y53_N25
\registerFile_inst|GEN_ADDREG:5:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(30));

-- Location: FF_X59_Y53_N19
\registerFile_inst|GEN_ADDREG:7:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(30));

-- Location: FF_X60_Y53_N25
\registerFile_inst|GEN_ADDREG:6:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(30));

-- Location: FF_X60_Y53_N19
\registerFile_inst|GEN_ADDREG:4:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(30));

-- Location: LCCOMB_X60_Y53_N18
\registerFile_inst|U2|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~12_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(30)) # ((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(30) & !\instructionFetch_Decode|instructionOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux1~12_combout\);

-- Location: LCCOMB_X59_Y53_N18
\registerFile_inst|U2|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux1~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(30)))) # (!\registerFile_inst|U2|Mux1~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:5:REGX|Q\(30))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(30),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(30),
	datad => \registerFile_inst|U2|Mux1~12_combout\,
	combout => \registerFile_inst|U2|Mux1~13_combout\);

-- Location: LCCOMB_X47_Y51_N24
\registerFile_inst|U2|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24)) # (\registerFile_inst|U2|Mux1~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|U2|Mux1~15_combout\ & (!\instructionFetch_Decode|instructionOUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux1~15_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux1~13_combout\,
	combout => \registerFile_inst|U2|Mux1~16_combout\);

-- Location: FF_X49_Y49_N17
\registerFile_inst|GEN_ADDREG:9:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(30));

-- Location: FF_X49_Y49_N27
\registerFile_inst|GEN_ADDREG:8:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(30));

-- Location: LCCOMB_X49_Y49_N26
\registerFile_inst|U2|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~10_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & (((\instructionFetch_Decode|instructionOUT\(21))))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21) & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(21),
	combout => \registerFile_inst|U2|Mux1~10_combout\);

-- Location: FF_X51_Y49_N1
\registerFile_inst|GEN_ADDREG:10:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(30));

-- Location: FF_X51_Y49_N19
\registerFile_inst|GEN_ADDREG:11:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(30));

-- Location: LCCOMB_X51_Y49_N0
\registerFile_inst|U2|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~11_combout\ = (\registerFile_inst|U2|Mux1~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(22)))) # (!\registerFile_inst|U2|Mux1~10_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux1~10_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(30),
	combout => \registerFile_inst|U2|Mux1~11_combout\);

-- Location: FF_X57_Y49_N25
\registerFile_inst|GEN_ADDREG:14:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(30));

-- Location: FF_X57_Y49_N11
\registerFile_inst|GEN_ADDREG:12:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(30));

-- Location: LCCOMB_X57_Y49_N10
\registerFile_inst|U2|Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux1~17_combout\);

-- Location: FF_X55_Y49_N27
\registerFile_inst|GEN_ADDREG:13:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(30));

-- Location: FF_X55_Y49_N29
\registerFile_inst|GEN_ADDREG:15:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[30]~25_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(30));

-- Location: LCCOMB_X55_Y49_N26
\registerFile_inst|U2|Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~18_combout\ = (\registerFile_inst|U2|Mux1~17_combout\ & (((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(21)))) # (!\registerFile_inst|U2|Mux1~17_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:13:REGX|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux1~17_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(30),
	combout => \registerFile_inst|U2|Mux1~18_combout\);

-- Location: LCCOMB_X49_Y50_N4
\registerFile_inst|U2|Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~19_combout\ = (\registerFile_inst|U2|Mux1~16_combout\ & (((\registerFile_inst|U2|Mux1~18_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux1~16_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|U2|Mux1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux1~16_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|U2|Mux1~11_combout\,
	datad => \registerFile_inst|U2|Mux1~18_combout\,
	combout => \registerFile_inst|U2|Mux1~19_combout\);

-- Location: LCCOMB_X55_Y44_N0
\registerFile_inst|U2|Mux1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux1~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux1~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux1~9_combout\,
	datad => \registerFile_inst|U2|Mux1~19_combout\,
	combout => \registerFile_inst|U2|Mux1~20_combout\);

-- Location: FF_X55_Y44_N1
\instructionDecode_Excecution|readData1OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(30));

-- Location: LCCOMB_X59_Y45_N24
\ALU_inst|ALU_result~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~14_combout\ = (\instructionDecode_Excecution|readData1OUT\(30) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(30),
	datab => \instructionDecode_Excecution|readData2OUT\(30),
	datac => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|ALU_result~14_combout\);

-- Location: LCCOMB_X63_Y45_N14
\ALU_inst|Add0~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~93_combout\ = (\ALU_inst|Add0~92_combout\ & ((\instructionDecode_Excecution|readData1OUT\(30) & (\ALU_inst|Add0~91\ & VCC)) # (!\instructionDecode_Excecution|readData1OUT\(30) & (!\ALU_inst|Add0~91\)))) # (!\ALU_inst|Add0~92_combout\ & 
-- ((\instructionDecode_Excecution|readData1OUT\(30) & (!\ALU_inst|Add0~91\)) # (!\instructionDecode_Excecution|readData1OUT\(30) & ((\ALU_inst|Add0~91\) # (GND)))))
-- \ALU_inst|Add0~94\ = CARRY((\ALU_inst|Add0~92_combout\ & (!\instructionDecode_Excecution|readData1OUT\(30) & !\ALU_inst|Add0~91\)) # (!\ALU_inst|Add0~92_combout\ & ((!\ALU_inst|Add0~91\) # (!\instructionDecode_Excecution|readData1OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~92_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(30),
	datad => VCC,
	cin => \ALU_inst|Add0~91\,
	combout => \ALU_inst|Add0~93_combout\,
	cout => \ALU_inst|Add0~94\);

-- Location: LCCOMB_X59_Y45_N18
\ALU_inst|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux1~0_combout\ = (\MUX2|mux_out[30]~1_combout\ & (((!\ALU_inst|Mux3~2_combout\)))) # (!\MUX2|mux_out[30]~1_combout\ & ((\instructionDecode_Excecution|readData1OUT\(30) & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\instructionDecode_Excecution|readData1OUT\(30) & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~4_combout\,
	datab => \MUX2|mux_out[30]~1_combout\,
	datac => \instructionDecode_Excecution|readData1OUT\(30),
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux1~0_combout\);

-- Location: LCCOMB_X59_Y45_N28
\ALU_inst|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux1~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux1~0_combout\ & ((\ALU_inst|Mux3~2_combout\) # (\ALU_inst|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux0~0_combout\,
	datab => \ALU_inst|Mux3~2_combout\,
	datac => \ALU_inst|Mux3~7_combout\,
	datad => \ALU_inst|Mux1~0_combout\,
	combout => \ALU_inst|Mux1~1_combout\);

-- Location: LCCOMB_X59_Y45_N22
\ALU_inst|Mux1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux1~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux1~1_combout\ & ((\ALU_inst|Add0~93_combout\))) # (!\ALU_inst|Mux1~1_combout\ & (\ALU_inst|ALU_result~14_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|ALU_result~14_combout\,
	datac => \ALU_inst|Add0~93_combout\,
	datad => \ALU_inst|Mux1~1_combout\,
	combout => \ALU_inst|Mux1~combout\);

-- Location: FF_X59_Y45_N23
\instructionExecution_Memory|ALUResultOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(30));

-- Location: LCCOMB_X52_Y41_N22
\instructionMemory_writeback|ALUResultOUT[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[30]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(30),
	combout => \instructionMemory_writeback|ALUResultOUT[30]~feeder_combout\);

-- Location: FF_X52_Y41_N23
\instructionMemory_writeback|ALUResultOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(30));

-- Location: LCCOMB_X55_Y49_N28
\MUX3|mux_out[30]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[30]~25_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(30))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memToRegOUT~q\,
	datac => \instructionMemory_writeback|memReadDataOUT\(30),
	datad => \instructionMemory_writeback|ALUResultOUT\(30),
	combout => \MUX3|mux_out[30]~25_combout\);

-- Location: FF_X50_Y48_N25
\registerFile_inst|GEN_ADDREG:22:REGX|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[30]~25_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(30));

-- Location: LCCOMB_X50_Y52_N20
\registerFile_inst|U3|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (\instructionFetch_Decode|instructionOUT\(19))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|GEN_ADDREG:26:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(30),
	combout => \registerFile_inst|U3|Mux1~0_combout\);

-- Location: LCCOMB_X50_Y52_N6
\registerFile_inst|U3|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux1~0_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(30)))) # (!\registerFile_inst|U3|Mux1~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(30))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(30),
	datad => \registerFile_inst|U3|Mux1~0_combout\,
	combout => \registerFile_inst|U3|Mux1~1_combout\);

-- Location: LCCOMB_X47_Y51_N0
\registerFile_inst|U3|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(30))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(30),
	combout => \registerFile_inst|U3|Mux1~2_combout\);

-- Location: LCCOMB_X49_Y50_N8
\registerFile_inst|U3|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~3_combout\ = (\registerFile_inst|U3|Mux1~2_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(30)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux1~2_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(30) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(30),
	datab => \registerFile_inst|U3|Mux1~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux1~3_combout\);

-- Location: LCCOMB_X54_Y45_N24
\registerFile_inst|U3|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(30))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(30),
	combout => \registerFile_inst|U3|Mux1~4_combout\);

-- Location: LCCOMB_X58_Y52_N24
\registerFile_inst|U3|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~5_combout\ = (\registerFile_inst|U3|Mux1~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux1~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux1~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(30),
	combout => \registerFile_inst|U3|Mux1~5_combout\);

-- Location: LCCOMB_X52_Y53_N8
\registerFile_inst|U3|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~6_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|U3|Mux1~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux1~3_combout\,
	datac => \registerFile_inst|U3|Mux1~5_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux1~6_combout\);

-- Location: LCCOMB_X52_Y53_N10
\registerFile_inst|U3|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~7_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(30))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(30),
	combout => \registerFile_inst|U3|Mux1~7_combout\);

-- Location: LCCOMB_X59_Y51_N24
\registerFile_inst|U3|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~8_combout\ = (\registerFile_inst|U3|Mux1~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(30)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux1~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(30) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(30),
	datab => \registerFile_inst|U3|Mux1~7_combout\,
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux1~8_combout\);

-- Location: LCCOMB_X52_Y53_N22
\registerFile_inst|U3|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux1~6_combout\ & ((\registerFile_inst|U3|Mux1~8_combout\))) # (!\registerFile_inst|U3|Mux1~6_combout\ & 
-- (\registerFile_inst|U3|Mux1~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux1~1_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|U3|Mux1~6_combout\,
	datad => \registerFile_inst|U3|Mux1~8_combout\,
	combout => \registerFile_inst|U3|Mux1~9_combout\);

-- Location: LCCOMB_X57_Y49_N24
\registerFile_inst|U3|Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(30)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(30) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(30),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux1~17_combout\);

-- Location: LCCOMB_X52_Y53_N26
\registerFile_inst|U3|Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~18_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux1~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(30))) # (!\registerFile_inst|U3|Mux1~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(30)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(30),
	datac => \registerFile_inst|U3|Mux1~17_combout\,
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(30),
	combout => \registerFile_inst|U3|Mux1~18_combout\);

-- Location: LCCOMB_X49_Y49_N16
\registerFile_inst|U3|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~10_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(30)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(30),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux1~10_combout\);

-- Location: LCCOMB_X51_Y49_N18
\registerFile_inst|U3|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~11_combout\ = (\registerFile_inst|U3|Mux1~10_combout\ & (((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(30)) # (!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux1~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(30) & ((\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux1~10_combout\,
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux1~11_combout\);

-- Location: LCCOMB_X52_Y51_N24
\registerFile_inst|U3|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~14_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (\instructionFetch_Decode|instructionOUT\(16))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:1:REGX|Q\(30))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(30),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(30),
	combout => \registerFile_inst|U3|Mux1~14_combout\);

-- Location: LCCOMB_X54_Y51_N24
\registerFile_inst|U3|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~15_combout\ = (\registerFile_inst|U3|Mux1~14_combout\ & ((\registerFile_inst|GEN_ADDREG:3:REGX|Q\(30)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux1~14_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(30) & \instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux1~14_combout\,
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux1~15_combout\);

-- Location: LCCOMB_X60_Y53_N24
\registerFile_inst|U3|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~12_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(30)) # (\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(30) & ((!\instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(30),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux1~12_combout\);

-- Location: LCCOMB_X59_Y53_N24
\registerFile_inst|U3|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux1~12_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(30))) # (!\registerFile_inst|U3|Mux1~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(30)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(30),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(30),
	datad => \registerFile_inst|U3|Mux1~12_combout\,
	combout => \registerFile_inst|U3|Mux1~13_combout\);

-- Location: LCCOMB_X52_Y53_N24
\registerFile_inst|U3|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~16_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|U3|Mux1~13_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|U3|Mux1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|U3|Mux1~15_combout\,
	datad => \registerFile_inst|U3|Mux1~13_combout\,
	combout => \registerFile_inst|U3|Mux1~16_combout\);

-- Location: LCCOMB_X52_Y53_N28
\registerFile_inst|U3|Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~19_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux1~16_combout\ & (\registerFile_inst|U3|Mux1~18_combout\)) # (!\registerFile_inst|U3|Mux1~16_combout\ & 
-- ((\registerFile_inst|U3|Mux1~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux1~18_combout\,
	datab => \registerFile_inst|U3|Mux1~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \registerFile_inst|U3|Mux1~16_combout\,
	combout => \registerFile_inst|U3|Mux1~19_combout\);

-- Location: LCCOMB_X60_Y46_N4
\registerFile_inst|U3|Mux1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux1~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux1~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerFile_inst|U3|Mux1~9_combout\,
	datac => \registerFile_inst|U3|Mux1~19_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(20),
	combout => \registerFile_inst|U3|Mux1~20_combout\);

-- Location: FF_X60_Y46_N5
\instructionDecode_Excecution|readData2OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(30));

-- Location: LCCOMB_X60_Y46_N30
\MUX2|mux_out[30]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[30]~1_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(30),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[30]~1_combout\);

-- Location: LCCOMB_X60_Y46_N10
\ALU_inst|Add0~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~92_combout\ = \MUX2|mux_out[30]~1_combout\ $ (((\ALUControl_inst|Operation~9_combout\ & (\ALUControl_inst|Operation~7_combout\ & \ALUControl_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation~9_combout\,
	datab => \ALUControl_inst|Operation~7_combout\,
	datac => \MUX2|mux_out[30]~1_combout\,
	datad => \ALUControl_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~92_combout\);

-- Location: LCCOMB_X63_Y45_N16
\ALU_inst|Add0~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~96_combout\ = \instructionDecode_Excecution|readData1OUT\(31) $ (\ALU_inst|Add0~94\ $ (!\ALU_inst|Add0~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \instructionDecode_Excecution|readData1OUT\(31),
	datad => \ALU_inst|Add0~95_combout\,
	cin => \ALU_inst|Add0~94\,
	combout => \ALU_inst|Add0~96_combout\);

-- Location: LCCOMB_X65_Y46_N22
\ALU_inst|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux0~3_combout\ = (!\ALUControl_inst|Operation[1]~4_combout\ & (\ALU_inst|Add0~96_combout\ & !\ALUControl_inst|Operation[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUControl_inst|Operation[1]~4_combout\,
	datac => \ALU_inst|Add0~96_combout\,
	datad => \ALUControl_inst|Operation[0]~6_combout\,
	combout => \ALU_inst|Mux0~3_combout\);

-- Location: LCCOMB_X60_Y46_N22
\ALU_inst|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux0~4_combout\ = (\ALUControl_inst|Operation~11_combout\ & (\ALU_inst|Mux0~2_combout\)) # (!\ALUControl_inst|Operation~11_combout\ & ((\ALU_inst|Mux0~3_combout\) # ((\ALU_inst|Mux0~2_combout\ & \ALU_inst|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux0~2_combout\,
	datab => \ALUControl_inst|Operation~11_combout\,
	datac => \ALU_inst|Mux0~3_combout\,
	datad => \ALU_inst|Mux0~1_combout\,
	combout => \ALU_inst|Mux0~4_combout\);

-- Location: FF_X60_Y46_N23
\instructionExecution_Memory|ALUResultOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(31));

-- Location: FF_X60_Y46_N29
\instructionMemory_writeback|ALUResultOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \instructionExecution_Memory|ALUResultOUT\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(31));

-- Location: LCCOMB_X57_Y42_N16
\MUX3|mux_out[31]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[31]~24_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|memReadDataOUT\(31)))) # (!\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|ALUResultOUT\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|ALUResultOUT\(31),
	datac => \instructionMemory_writeback|memReadDataOUT\(31),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[31]~24_combout\);

-- Location: FF_X52_Y53_N21
\registerFile_inst|GEN_ADDREG:19:REGX|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[31]~24_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(31));

-- Location: LCCOMB_X52_Y53_N20
\registerFile_inst|U2|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~7_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (\instructionFetch_Decode|instructionOUT\(24))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(31)))) # (!\instructionFetch_Decode|instructionOUT\(24) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(23),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(31),
	combout => \registerFile_inst|U2|Mux0~7_combout\);

-- Location: LCCOMB_X52_Y52_N26
\registerFile_inst|U2|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~8_combout\ = (\registerFile_inst|U2|Mux0~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(31)) # (!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux0~7_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(31) & ((\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux0~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(31),
	datac => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux0~8_combout\);

-- Location: LCCOMB_X47_Y51_N18
\registerFile_inst|U2|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~0_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(31)) # ((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & 
-- (((\registerFile_inst|GEN_ADDREG:17:REGX|Q\(31) & !\instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(31),
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux0~0_combout\);

-- Location: LCCOMB_X47_Y51_N8
\registerFile_inst|U2|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~1_combout\ = (\registerFile_inst|U2|Mux0~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(31)) # ((!\instructionFetch_Decode|instructionOUT\(23))))) # (!\registerFile_inst|U2|Mux0~0_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(31) & \instructionFetch_Decode|instructionOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(31),
	datab => \registerFile_inst|U2|Mux0~0_combout\,
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux0~1_combout\);

-- Location: LCCOMB_X51_Y52_N10
\registerFile_inst|U2|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~2_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (((\instructionFetch_Decode|instructionOUT\(23))))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(31))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(31),
	datac => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(23),
	combout => \registerFile_inst|U2|Mux0~2_combout\);

-- Location: LCCOMB_X50_Y52_N18
\registerFile_inst|U2|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~3_combout\ = (\registerFile_inst|U2|Mux0~2_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(31))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux0~2_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux0~2_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(31),
	combout => \registerFile_inst|U2|Mux0~3_combout\);

-- Location: LCCOMB_X55_Y40_N8
\registerFile_inst|U2|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~4_combout\ = (\instructionFetch_Decode|instructionOUT\(24) & (\instructionFetch_Decode|instructionOUT\(23))) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\instructionFetch_Decode|instructionOUT\(23) & 
-- ((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(31)))) # (!\instructionFetch_Decode|instructionOUT\(23) & (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(24),
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(31),
	combout => \registerFile_inst|U2|Mux0~4_combout\);

-- Location: LCCOMB_X52_Y44_N2
\registerFile_inst|U2|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~5_combout\ = (\registerFile_inst|U2|Mux0~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(31))) # (!\instructionFetch_Decode|instructionOUT\(24)))) # (!\registerFile_inst|U2|Mux0~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux0~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(24),
	datac => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(31),
	combout => \registerFile_inst|U2|Mux0~5_combout\);

-- Location: LCCOMB_X47_Y51_N12
\registerFile_inst|U2|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~6_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|U2|Mux0~3_combout\)) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux0~3_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux0~5_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux0~6_combout\);

-- Location: LCCOMB_X47_Y51_N30
\registerFile_inst|U2|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~9_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux0~6_combout\ & (\registerFile_inst|U2|Mux0~8_combout\)) # (!\registerFile_inst|U2|Mux0~6_combout\ & 
-- ((\registerFile_inst|U2|Mux0~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux0~8_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|U2|Mux0~1_combout\,
	datad => \registerFile_inst|U2|Mux0~6_combout\,
	combout => \registerFile_inst|U2|Mux0~9_combout\);

-- Location: LCCOMB_X57_Y46_N24
\registerFile_inst|U2|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~17_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22)) # ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (!\instructionFetch_Decode|instructionOUT\(22) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \instructionFetch_Decode|instructionOUT\(22),
	datac => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(31),
	combout => \registerFile_inst|U2|Mux0~17_combout\);

-- Location: LCCOMB_X56_Y43_N30
\registerFile_inst|U2|Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~18_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux0~17_combout\ & (\registerFile_inst|GEN_ADDREG:15:REGX|Q\(31))) # (!\registerFile_inst|U2|Mux0~17_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:14:REGX|Q\(31)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(31),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(31),
	datad => \registerFile_inst|U2|Mux0~17_combout\,
	combout => \registerFile_inst|U2|Mux0~18_combout\);

-- Location: LCCOMB_X52_Y49_N0
\registerFile_inst|U2|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~10_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(31)) # ((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & 
-- (((\registerFile_inst|GEN_ADDREG:4:REGX|Q\(31) & !\instructionFetch_Decode|instructionOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(31),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux0~10_combout\);

-- Location: LCCOMB_X50_Y49_N0
\registerFile_inst|U2|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~11_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|U2|Mux0~10_combout\ & (\registerFile_inst|GEN_ADDREG:7:REGX|Q\(31))) # (!\registerFile_inst|U2|Mux0~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(31)))))) # (!\instructionFetch_Decode|instructionOUT\(22) & (((\registerFile_inst|U2|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(31),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(31),
	datad => \registerFile_inst|U2|Mux0~10_combout\,
	combout => \registerFile_inst|U2|Mux0~11_combout\);

-- Location: LCCOMB_X52_Y49_N10
\registerFile_inst|U2|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~12_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & (((\instructionFetch_Decode|instructionOUT\(22))))) # (!\instructionFetch_Decode|instructionOUT\(21) & ((\instructionFetch_Decode|instructionOUT\(22) & 
-- (\registerFile_inst|GEN_ADDREG:10:REGX|Q\(31))) # (!\instructionFetch_Decode|instructionOUT\(22) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(31),
	datac => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(31),
	datad => \instructionFetch_Decode|instructionOUT\(22),
	combout => \registerFile_inst|U2|Mux0~12_combout\);

-- Location: LCCOMB_X51_Y45_N26
\registerFile_inst|U2|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~13_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux0~12_combout\ & ((\registerFile_inst|GEN_ADDREG:11:REGX|Q\(31)))) # (!\registerFile_inst|U2|Mux0~12_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:9:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (((\registerFile_inst|U2|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(31),
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(31),
	datad => \registerFile_inst|U2|Mux0~12_combout\,
	combout => \registerFile_inst|U2|Mux0~13_combout\);

-- Location: LCCOMB_X52_Y40_N10
\registerFile_inst|U2|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~14_combout\ = (\instructionFetch_Decode|instructionOUT\(22) & ((\instructionFetch_Decode|instructionOUT\(21)) # ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(31))))) # (!\instructionFetch_Decode|instructionOUT\(22) & 
-- (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(22),
	datab => \instructionFetch_Decode|instructionOUT\(21),
	datac => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(31),
	combout => \registerFile_inst|U2|Mux0~14_combout\);

-- Location: LCCOMB_X51_Y42_N24
\registerFile_inst|U2|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~15_combout\ = (\instructionFetch_Decode|instructionOUT\(21) & ((\registerFile_inst|U2|Mux0~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(31))) # (!\registerFile_inst|U2|Mux0~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(31)))))) # (!\instructionFetch_Decode|instructionOUT\(21) & (\registerFile_inst|U2|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(21),
	datab => \registerFile_inst|U2|Mux0~14_combout\,
	datac => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(31),
	datad => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(31),
	combout => \registerFile_inst|U2|Mux0~15_combout\);

-- Location: LCCOMB_X52_Y45_N24
\registerFile_inst|U2|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~16_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & (((\instructionFetch_Decode|instructionOUT\(24))))) # (!\instructionFetch_Decode|instructionOUT\(23) & ((\instructionFetch_Decode|instructionOUT\(24) & 
-- (\registerFile_inst|U2|Mux0~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(24) & ((\registerFile_inst|U2|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux0~13_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(23),
	datac => \instructionFetch_Decode|instructionOUT\(24),
	datad => \registerFile_inst|U2|Mux0~15_combout\,
	combout => \registerFile_inst|U2|Mux0~16_combout\);

-- Location: LCCOMB_X52_Y45_N26
\registerFile_inst|U2|Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~19_combout\ = (\instructionFetch_Decode|instructionOUT\(23) & ((\registerFile_inst|U2|Mux0~16_combout\ & (\registerFile_inst|U2|Mux0~18_combout\)) # (!\registerFile_inst|U2|Mux0~16_combout\ & 
-- ((\registerFile_inst|U2|Mux0~11_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(23) & (((\registerFile_inst|U2|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U2|Mux0~18_combout\,
	datab => \registerFile_inst|U2|Mux0~11_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(23),
	datad => \registerFile_inst|U2|Mux0~16_combout\,
	combout => \registerFile_inst|U2|Mux0~19_combout\);

-- Location: LCCOMB_X47_Y50_N24
\registerFile_inst|U2|Mux0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U2|Mux0~20_combout\ = (\instructionFetch_Decode|instructionOUT\(25) & (\registerFile_inst|U2|Mux0~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(25) & ((\registerFile_inst|U2|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionFetch_Decode|instructionOUT\(25),
	datac => \registerFile_inst|U2|Mux0~9_combout\,
	datad => \registerFile_inst|U2|Mux0~19_combout\,
	combout => \registerFile_inst|U2|Mux0~20_combout\);

-- Location: FF_X47_Y50_N25
\instructionDecode_Excecution|readData1OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U2|Mux0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData1OUT\(31));

-- Location: LCCOMB_X64_Y46_N0
\ALU_inst|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~1_cout\ = CARRY((!\MUX2|mux_out[0]~31_combout\ & \instructionDecode_Excecution|readData1OUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[0]~31_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(0),
	datad => VCC,
	cout => \ALU_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X64_Y46_N2
\ALU_inst|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~3_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(1) & (\MUX2|mux_out[1]~30_combout\ & !\ALU_inst|LessThan0~1_cout\)) # (!\instructionDecode_Excecution|readData1OUT\(1) & ((\MUX2|mux_out[1]~30_combout\) # 
-- (!\ALU_inst|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(1),
	datab => \MUX2|mux_out[1]~30_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~1_cout\,
	cout => \ALU_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X64_Y46_N4
\ALU_inst|LessThan0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~5_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(2) & ((!\ALU_inst|LessThan0~3_cout\) # (!\MUX2|mux_out[2]~29_combout\))) # (!\instructionDecode_Excecution|readData1OUT\(2) & (!\MUX2|mux_out[2]~29_combout\ & 
-- !\ALU_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(2),
	datab => \MUX2|mux_out[2]~29_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~3_cout\,
	cout => \ALU_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X64_Y46_N6
\ALU_inst|LessThan0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~7_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(3) & (\MUX2|mux_out[3]~28_combout\ & !\ALU_inst|LessThan0~5_cout\)) # (!\instructionDecode_Excecution|readData1OUT\(3) & ((\MUX2|mux_out[3]~28_combout\) # 
-- (!\ALU_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(3),
	datab => \MUX2|mux_out[3]~28_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~5_cout\,
	cout => \ALU_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X64_Y46_N8
\ALU_inst|LessThan0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~9_cout\ = CARRY((\MUX2|mux_out[4]~27_combout\ & (\instructionDecode_Excecution|readData1OUT\(4) & !\ALU_inst|LessThan0~7_cout\)) # (!\MUX2|mux_out[4]~27_combout\ & ((\instructionDecode_Excecution|readData1OUT\(4)) # 
-- (!\ALU_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[4]~27_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(4),
	datad => VCC,
	cin => \ALU_inst|LessThan0~7_cout\,
	cout => \ALU_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X64_Y46_N10
\ALU_inst|LessThan0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~11_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(5) & (\MUX2|mux_out[5]~26_combout\ & !\ALU_inst|LessThan0~9_cout\)) # (!\instructionDecode_Excecution|readData1OUT\(5) & ((\MUX2|mux_out[5]~26_combout\) # 
-- (!\ALU_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(5),
	datab => \MUX2|mux_out[5]~26_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~9_cout\,
	cout => \ALU_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X64_Y46_N12
\ALU_inst|LessThan0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~13_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(6) & ((!\ALU_inst|LessThan0~11_cout\) # (!\MUX2|mux_out[6]~25_combout\))) # (!\instructionDecode_Excecution|readData1OUT\(6) & (!\MUX2|mux_out[6]~25_combout\ & 
-- !\ALU_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(6),
	datab => \MUX2|mux_out[6]~25_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~11_cout\,
	cout => \ALU_inst|LessThan0~13_cout\);

-- Location: LCCOMB_X64_Y46_N14
\ALU_inst|LessThan0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~15_cout\ = CARRY((\MUX2|mux_out[7]~24_combout\ & ((!\ALU_inst|LessThan0~13_cout\) # (!\instructionDecode_Excecution|readData1OUT\(7)))) # (!\MUX2|mux_out[7]~24_combout\ & (!\instructionDecode_Excecution|readData1OUT\(7) & 
-- !\ALU_inst|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[7]~24_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(7),
	datad => VCC,
	cin => \ALU_inst|LessThan0~13_cout\,
	cout => \ALU_inst|LessThan0~15_cout\);

-- Location: LCCOMB_X64_Y46_N16
\ALU_inst|LessThan0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~17_cout\ = CARRY((\MUX2|mux_out[8]~23_combout\ & (\instructionDecode_Excecution|readData1OUT\(8) & !\ALU_inst|LessThan0~15_cout\)) # (!\MUX2|mux_out[8]~23_combout\ & ((\instructionDecode_Excecution|readData1OUT\(8)) # 
-- (!\ALU_inst|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[8]~23_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(8),
	datad => VCC,
	cin => \ALU_inst|LessThan0~15_cout\,
	cout => \ALU_inst|LessThan0~17_cout\);

-- Location: LCCOMB_X64_Y46_N18
\ALU_inst|LessThan0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~19_cout\ = CARRY((\MUX2|mux_out[9]~22_combout\ & ((!\ALU_inst|LessThan0~17_cout\) # (!\instructionDecode_Excecution|readData1OUT\(9)))) # (!\MUX2|mux_out[9]~22_combout\ & (!\instructionDecode_Excecution|readData1OUT\(9) & 
-- !\ALU_inst|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[9]~22_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(9),
	datad => VCC,
	cin => \ALU_inst|LessThan0~17_cout\,
	cout => \ALU_inst|LessThan0~19_cout\);

-- Location: LCCOMB_X64_Y46_N20
\ALU_inst|LessThan0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~21_cout\ = CARRY((\MUX2|mux_out[10]~21_combout\ & (\instructionDecode_Excecution|readData1OUT\(10) & !\ALU_inst|LessThan0~19_cout\)) # (!\MUX2|mux_out[10]~21_combout\ & ((\instructionDecode_Excecution|readData1OUT\(10)) # 
-- (!\ALU_inst|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[10]~21_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(10),
	datad => VCC,
	cin => \ALU_inst|LessThan0~19_cout\,
	cout => \ALU_inst|LessThan0~21_cout\);

-- Location: LCCOMB_X64_Y46_N22
\ALU_inst|LessThan0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~23_cout\ = CARRY((\MUX2|mux_out[11]~20_combout\ & ((!\ALU_inst|LessThan0~21_cout\) # (!\instructionDecode_Excecution|readData1OUT\(11)))) # (!\MUX2|mux_out[11]~20_combout\ & (!\instructionDecode_Excecution|readData1OUT\(11) & 
-- !\ALU_inst|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[11]~20_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(11),
	datad => VCC,
	cin => \ALU_inst|LessThan0~21_cout\,
	cout => \ALU_inst|LessThan0~23_cout\);

-- Location: LCCOMB_X64_Y46_N24
\ALU_inst|LessThan0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~25_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(12) & ((!\ALU_inst|LessThan0~23_cout\) # (!\MUX2|mux_out[12]~19_combout\))) # (!\instructionDecode_Excecution|readData1OUT\(12) & (!\MUX2|mux_out[12]~19_combout\ & 
-- !\ALU_inst|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(12),
	datab => \MUX2|mux_out[12]~19_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~23_cout\,
	cout => \ALU_inst|LessThan0~25_cout\);

-- Location: LCCOMB_X64_Y46_N26
\ALU_inst|LessThan0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~27_cout\ = CARRY((\MUX2|mux_out[13]~18_combout\ & ((!\ALU_inst|LessThan0~25_cout\) # (!\instructionDecode_Excecution|readData1OUT\(13)))) # (!\MUX2|mux_out[13]~18_combout\ & (!\instructionDecode_Excecution|readData1OUT\(13) & 
-- !\ALU_inst|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[13]~18_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(13),
	datad => VCC,
	cin => \ALU_inst|LessThan0~25_cout\,
	cout => \ALU_inst|LessThan0~27_cout\);

-- Location: LCCOMB_X64_Y46_N28
\ALU_inst|LessThan0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~29_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(14) & ((!\ALU_inst|LessThan0~27_cout\) # (!\MUX2|mux_out[14]~17_combout\))) # (!\instructionDecode_Excecution|readData1OUT\(14) & (!\MUX2|mux_out[14]~17_combout\ & 
-- !\ALU_inst|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(14),
	datab => \MUX2|mux_out[14]~17_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~27_cout\,
	cout => \ALU_inst|LessThan0~29_cout\);

-- Location: LCCOMB_X64_Y46_N30
\ALU_inst|LessThan0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~31_cout\ = CARRY((\MUX2|mux_out[15]~16_combout\ & ((!\ALU_inst|LessThan0~29_cout\) # (!\instructionDecode_Excecution|readData1OUT\(15)))) # (!\MUX2|mux_out[15]~16_combout\ & (!\instructionDecode_Excecution|readData1OUT\(15) & 
-- !\ALU_inst|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[15]~16_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(15),
	datad => VCC,
	cin => \ALU_inst|LessThan0~29_cout\,
	cout => \ALU_inst|LessThan0~31_cout\);

-- Location: LCCOMB_X64_Y45_N0
\ALU_inst|LessThan0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~33_cout\ = CARRY((\MUX2|mux_out[16]~15_combout\ & (\instructionDecode_Excecution|readData1OUT\(16) & !\ALU_inst|LessThan0~31_cout\)) # (!\MUX2|mux_out[16]~15_combout\ & ((\instructionDecode_Excecution|readData1OUT\(16)) # 
-- (!\ALU_inst|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[16]~15_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(16),
	datad => VCC,
	cin => \ALU_inst|LessThan0~31_cout\,
	cout => \ALU_inst|LessThan0~33_cout\);

-- Location: LCCOMB_X64_Y45_N2
\ALU_inst|LessThan0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~35_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(17) & (\MUX2|mux_out[17]~14_combout\ & !\ALU_inst|LessThan0~33_cout\)) # (!\instructionDecode_Excecution|readData1OUT\(17) & ((\MUX2|mux_out[17]~14_combout\) # 
-- (!\ALU_inst|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(17),
	datab => \MUX2|mux_out[17]~14_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~33_cout\,
	cout => \ALU_inst|LessThan0~35_cout\);

-- Location: LCCOMB_X64_Y45_N4
\ALU_inst|LessThan0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~37_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(18) & ((!\ALU_inst|LessThan0~35_cout\) # (!\MUX2|mux_out[18]~13_combout\))) # (!\instructionDecode_Excecution|readData1OUT\(18) & (!\MUX2|mux_out[18]~13_combout\ & 
-- !\ALU_inst|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(18),
	datab => \MUX2|mux_out[18]~13_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~35_cout\,
	cout => \ALU_inst|LessThan0~37_cout\);

-- Location: LCCOMB_X64_Y45_N6
\ALU_inst|LessThan0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~39_cout\ = CARRY((\MUX2|mux_out[19]~12_combout\ & ((!\ALU_inst|LessThan0~37_cout\) # (!\instructionDecode_Excecution|readData1OUT\(19)))) # (!\MUX2|mux_out[19]~12_combout\ & (!\instructionDecode_Excecution|readData1OUT\(19) & 
-- !\ALU_inst|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[19]~12_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(19),
	datad => VCC,
	cin => \ALU_inst|LessThan0~37_cout\,
	cout => \ALU_inst|LessThan0~39_cout\);

-- Location: LCCOMB_X64_Y45_N8
\ALU_inst|LessThan0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~41_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(20) & ((!\ALU_inst|LessThan0~39_cout\) # (!\MUX2|mux_out[20]~11_combout\))) # (!\instructionDecode_Excecution|readData1OUT\(20) & (!\MUX2|mux_out[20]~11_combout\ & 
-- !\ALU_inst|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(20),
	datab => \MUX2|mux_out[20]~11_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~39_cout\,
	cout => \ALU_inst|LessThan0~41_cout\);

-- Location: LCCOMB_X64_Y45_N10
\ALU_inst|LessThan0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~43_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(21) & (\MUX2|mux_out[21]~10_combout\ & !\ALU_inst|LessThan0~41_cout\)) # (!\instructionDecode_Excecution|readData1OUT\(21) & ((\MUX2|mux_out[21]~10_combout\) # 
-- (!\ALU_inst|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(21),
	datab => \MUX2|mux_out[21]~10_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~41_cout\,
	cout => \ALU_inst|LessThan0~43_cout\);

-- Location: LCCOMB_X64_Y45_N12
\ALU_inst|LessThan0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~45_cout\ = CARRY((\MUX2|mux_out[22]~9_combout\ & (\instructionDecode_Excecution|readData1OUT\(22) & !\ALU_inst|LessThan0~43_cout\)) # (!\MUX2|mux_out[22]~9_combout\ & ((\instructionDecode_Excecution|readData1OUT\(22)) # 
-- (!\ALU_inst|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[22]~9_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(22),
	datad => VCC,
	cin => \ALU_inst|LessThan0~43_cout\,
	cout => \ALU_inst|LessThan0~45_cout\);

-- Location: LCCOMB_X64_Y45_N14
\ALU_inst|LessThan0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~47_cout\ = CARRY((\MUX2|mux_out[23]~8_combout\ & ((!\ALU_inst|LessThan0~45_cout\) # (!\instructionDecode_Excecution|readData1OUT\(23)))) # (!\MUX2|mux_out[23]~8_combout\ & (!\instructionDecode_Excecution|readData1OUT\(23) & 
-- !\ALU_inst|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[23]~8_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(23),
	datad => VCC,
	cin => \ALU_inst|LessThan0~45_cout\,
	cout => \ALU_inst|LessThan0~47_cout\);

-- Location: LCCOMB_X64_Y45_N16
\ALU_inst|LessThan0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~49_cout\ = CARRY((\MUX2|mux_out[24]~7_combout\ & (\instructionDecode_Excecution|readData1OUT\(24) & !\ALU_inst|LessThan0~47_cout\)) # (!\MUX2|mux_out[24]~7_combout\ & ((\instructionDecode_Excecution|readData1OUT\(24)) # 
-- (!\ALU_inst|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[24]~7_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(24),
	datad => VCC,
	cin => \ALU_inst|LessThan0~47_cout\,
	cout => \ALU_inst|LessThan0~49_cout\);

-- Location: LCCOMB_X64_Y45_N18
\ALU_inst|LessThan0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~51_cout\ = CARRY((\MUX2|mux_out[25]~6_combout\ & ((!\ALU_inst|LessThan0~49_cout\) # (!\instructionDecode_Excecution|readData1OUT\(25)))) # (!\MUX2|mux_out[25]~6_combout\ & (!\instructionDecode_Excecution|readData1OUT\(25) & 
-- !\ALU_inst|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[25]~6_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(25),
	datad => VCC,
	cin => \ALU_inst|LessThan0~49_cout\,
	cout => \ALU_inst|LessThan0~51_cout\);

-- Location: LCCOMB_X64_Y45_N20
\ALU_inst|LessThan0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~53_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(26) & ((!\ALU_inst|LessThan0~51_cout\) # (!\MUX2|mux_out[26]~5_combout\))) # (!\instructionDecode_Excecution|readData1OUT\(26) & (!\MUX2|mux_out[26]~5_combout\ & 
-- !\ALU_inst|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(26),
	datab => \MUX2|mux_out[26]~5_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~51_cout\,
	cout => \ALU_inst|LessThan0~53_cout\);

-- Location: LCCOMB_X64_Y45_N22
\ALU_inst|LessThan0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~55_cout\ = CARRY((\MUX2|mux_out[27]~4_combout\ & ((!\ALU_inst|LessThan0~53_cout\) # (!\instructionDecode_Excecution|readData1OUT\(27)))) # (!\MUX2|mux_out[27]~4_combout\ & (!\instructionDecode_Excecution|readData1OUT\(27) & 
-- !\ALU_inst|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[27]~4_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(27),
	datad => VCC,
	cin => \ALU_inst|LessThan0~53_cout\,
	cout => \ALU_inst|LessThan0~55_cout\);

-- Location: LCCOMB_X64_Y45_N24
\ALU_inst|LessThan0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~57_cout\ = CARRY((\MUX2|mux_out[28]~3_combout\ & (\instructionDecode_Excecution|readData1OUT\(28) & !\ALU_inst|LessThan0~55_cout\)) # (!\MUX2|mux_out[28]~3_combout\ & ((\instructionDecode_Excecution|readData1OUT\(28)) # 
-- (!\ALU_inst|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[28]~3_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(28),
	datad => VCC,
	cin => \ALU_inst|LessThan0~55_cout\,
	cout => \ALU_inst|LessThan0~57_cout\);

-- Location: LCCOMB_X64_Y45_N26
\ALU_inst|LessThan0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~59_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(29) & (\MUX2|mux_out[29]~2_combout\ & !\ALU_inst|LessThan0~57_cout\)) # (!\instructionDecode_Excecution|readData1OUT\(29) & ((\MUX2|mux_out[29]~2_combout\) # 
-- (!\ALU_inst|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(29),
	datab => \MUX2|mux_out[29]~2_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~57_cout\,
	cout => \ALU_inst|LessThan0~59_cout\);

-- Location: LCCOMB_X64_Y45_N28
\ALU_inst|LessThan0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~61_cout\ = CARRY((\instructionDecode_Excecution|readData1OUT\(30) & ((!\ALU_inst|LessThan0~59_cout\) # (!\MUX2|mux_out[30]~1_combout\))) # (!\instructionDecode_Excecution|readData1OUT\(30) & (!\MUX2|mux_out[30]~1_combout\ & 
-- !\ALU_inst|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(30),
	datab => \MUX2|mux_out[30]~1_combout\,
	datad => VCC,
	cin => \ALU_inst|LessThan0~59_cout\,
	cout => \ALU_inst|LessThan0~61_cout\);

-- Location: LCCOMB_X64_Y45_N30
\ALU_inst|LessThan0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|LessThan0~62_combout\ = (\instructionDecode_Excecution|readData1OUT\(31) & ((\ALU_inst|LessThan0~61_cout\) # (!\MUX2|mux_out[31]~0_combout\))) # (!\instructionDecode_Excecution|readData1OUT\(31) & (\ALU_inst|LessThan0~61_cout\ & 
-- !\MUX2|mux_out[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(31),
	datad => \MUX2|mux_out[31]~0_combout\,
	cin => \ALU_inst|LessThan0~61_cout\,
	combout => \ALU_inst|LessThan0~62_combout\);

-- Location: LCCOMB_X61_Y45_N24
\ALU_inst|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux31~7_combout\ = (\ALU_inst|Mux31~6_combout\) # ((!\ALUControl_inst|Operation[1]~4_combout\ & (\ALU_inst|Mux31~3_combout\ & \ALU_inst|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux31~6_combout\,
	datab => \ALUControl_inst|Operation[1]~4_combout\,
	datac => \ALU_inst|Mux31~3_combout\,
	datad => \ALU_inst|LessThan0~62_combout\,
	combout => \ALU_inst|Mux31~7_combout\);

-- Location: FF_X61_Y45_N25
\instructionExecution_Memory|ALUResultOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(0));

-- Location: LCCOMB_X61_Y46_N2
\ALU_inst|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux17~2_combout\ = (\instructionDecode_Excecution|readData1OUT\(14) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|rdOUT\(3))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- ((\instructionDecode_Excecution|readData2OUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|rdOUT\(3),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(14),
	datad => \instructionDecode_Excecution|readData1OUT\(14),
	combout => \ALU_inst|Mux17~2_combout\);

-- Location: LCCOMB_X61_Y46_N30
\ALU_inst|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux17~0_combout\ = (\ALU_inst|Mux3~2_combout\ & (!\MUX2|mux_out[14]~17_combout\ & (!\instructionDecode_Excecution|readData1OUT\(14)))) # (!\ALU_inst|Mux3~2_combout\ & (\ALU_inst|Mux3~7_combout\ & ((\MUX2|mux_out[14]~17_combout\) # 
-- (\instructionDecode_Excecution|readData1OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[14]~17_combout\,
	datab => \instructionDecode_Excecution|readData1OUT\(14),
	datac => \ALU_inst|Mux3~2_combout\,
	datad => \ALU_inst|Mux3~7_combout\,
	combout => \ALU_inst|Mux17~0_combout\);

-- Location: LCCOMB_X61_Y46_N24
\ALU_inst|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux17~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux3~2_combout\)) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux17~0_combout\ & ((\ALU_inst|Mux3~4_combout\) # (!\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~2_combout\,
	datab => \ALU_inst|Mux3~4_combout\,
	datac => \ALU_inst|Mux17~0_combout\,
	datad => \ALU_inst|Mux0~0_combout\,
	combout => \ALU_inst|Mux17~1_combout\);

-- Location: LCCOMB_X62_Y46_N16
\ALU_inst|Mux17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux17~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux17~1_combout\ & ((\ALU_inst|Add0~45_combout\))) # (!\ALU_inst|Mux17~1_combout\ & (\ALU_inst|Mux17~2_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & (((\ALU_inst|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux17~2_combout\,
	datab => \ALU_inst|Add0~45_combout\,
	datac => \ALU_inst|Mux3~3_combout\,
	datad => \ALU_inst|Mux17~1_combout\,
	combout => \ALU_inst|Mux17~combout\);

-- Location: FF_X62_Y46_N17
\instructionExecution_Memory|ALUResultOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(14));

-- Location: LCCOMB_X61_Y46_N8
\instructionMemory_writeback|ALUResultOUT[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[14]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(14),
	combout => \instructionMemory_writeback|ALUResultOUT[14]~feeder_combout\);

-- Location: FF_X61_Y46_N9
\instructionMemory_writeback|ALUResultOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(14));

-- Location: LCCOMB_X57_Y45_N6
\MUX3|mux_out[14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[14]~14_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(14))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memReadDataOUT\(14),
	datac => \instructionMemory_writeback|ALUResultOUT\(14),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[14]~14_combout\);

-- Location: FF_X57_Y45_N7
\registerFile_inst|GEN_ADDREG:15:REGX|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX3|mux_out[14]~14_combout\,
	ena => \registerFile_inst|U1|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(14));

-- Location: LCCOMB_X58_Y48_N0
\registerFile_inst|U3|Mux17~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~17_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:14:REGX|Q\(14))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:12:REGX|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(14),
	combout => \registerFile_inst|U3|Mux17~17_combout\);

-- Location: LCCOMB_X57_Y48_N20
\registerFile_inst|U3|Mux17~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~18_combout\ = (\registerFile_inst|U3|Mux17~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(14)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux17~17_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(14) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(14),
	datab => \registerFile_inst|U3|Mux17~17_combout\,
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux17~18_combout\);

-- Location: LCCOMB_X61_Y52_N12
\registerFile_inst|U3|Mux17~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:6:REGX|Q\(14)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(14),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux17~12_combout\);

-- Location: LCCOMB_X60_Y52_N4
\registerFile_inst|U3|Mux17~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~13_combout\ = (\registerFile_inst|U3|Mux17~12_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(14)) # ((!\instructionFetch_Decode|instructionOUT\(16))))) # (!\registerFile_inst|U3|Mux17~12_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(14) & \instructionFetch_Decode|instructionOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(14),
	datab => \registerFile_inst|U3|Mux17~12_combout\,
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux17~13_combout\);

-- Location: LCCOMB_X58_Y51_N20
\registerFile_inst|U3|Mux17~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(14)) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|GEN_ADDREG:0:REGX|Q\(14) & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(14),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux17~14_combout\);

-- Location: LCCOMB_X57_Y51_N4
\registerFile_inst|U3|Mux17~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~15_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux17~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(14))) # (!\registerFile_inst|U3|Mux17~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:2:REGX|Q\(14)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(14),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(14),
	datad => \registerFile_inst|U3|Mux17~14_combout\,
	combout => \registerFile_inst|U3|Mux17~15_combout\);

-- Location: LCCOMB_X49_Y48_N8
\registerFile_inst|U3|Mux17~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (\instructionFetch_Decode|instructionOUT\(18))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|U3|Mux17~13_combout\)) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux17~13_combout\,
	datad => \registerFile_inst|U3|Mux17~15_combout\,
	combout => \registerFile_inst|U3|Mux17~16_combout\);

-- Location: LCCOMB_X58_Y43_N18
\registerFile_inst|U3|Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~10_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17)) # ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(14))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:8:REGX|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(14),
	combout => \registerFile_inst|U3|Mux17~10_combout\);

-- Location: LCCOMB_X58_Y47_N22
\registerFile_inst|U3|Mux17~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux17~10_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(14))) # (!\registerFile_inst|U3|Mux17~10_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(14)))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux17~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux17~10_combout\,
	datac => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(14),
	combout => \registerFile_inst|U3|Mux17~11_combout\);

-- Location: LCCOMB_X49_Y48_N2
\registerFile_inst|U3|Mux17~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~19_combout\ = (\registerFile_inst|U3|Mux17~16_combout\ & ((\registerFile_inst|U3|Mux17~18_combout\) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux17~16_combout\ & 
-- (((\registerFile_inst|U3|Mux17~11_combout\ & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux17~18_combout\,
	datab => \registerFile_inst|U3|Mux17~16_combout\,
	datac => \registerFile_inst|U3|Mux17~11_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux17~19_combout\);

-- Location: LCCOMB_X59_Y49_N20
\registerFile_inst|U3|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18) & 
-- ((\registerFile_inst|GEN_ADDREG:23:REGX|Q\(14)))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:19:REGX|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(14),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux17~7_combout\);

-- Location: LCCOMB_X56_Y49_N10
\registerFile_inst|U3|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~8_combout\ = (\registerFile_inst|U3|Mux17~7_combout\ & ((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(14)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux17~7_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(14) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux17~7_combout\,
	datab => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(14),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux17~8_combout\);

-- Location: LCCOMB_X57_Y52_N22
\registerFile_inst|U3|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~4_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:24:REGX|Q\(14))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:16:REGX|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(14),
	combout => \registerFile_inst|U3|Mux17~4_combout\);

-- Location: LCCOMB_X56_Y52_N30
\registerFile_inst|U3|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~5_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux17~4_combout\ & ((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(14)))) # (!\registerFile_inst|U3|Mux17~4_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:20:REGX|Q\(14))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|U3|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|U3|Mux17~4_combout\,
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(14),
	combout => \registerFile_inst|U3|Mux17~5_combout\);

-- Location: LCCOMB_X54_Y48_N26
\registerFile_inst|U3|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:21:REGX|Q\(14)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(14) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(14),
	datac => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux17~2_combout\);

-- Location: LCCOMB_X51_Y48_N12
\registerFile_inst|U3|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~3_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|U3|Mux17~2_combout\ & (\registerFile_inst|GEN_ADDREG:29:REGX|Q\(14))) # (!\registerFile_inst|U3|Mux17~2_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(14)))))) # (!\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(14),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(14),
	datad => \registerFile_inst|U3|Mux17~2_combout\,
	combout => \registerFile_inst|U3|Mux17~3_combout\);

-- Location: LCCOMB_X52_Y47_N30
\registerFile_inst|U3|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux17~3_combout\) # (\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & 
-- (\registerFile_inst|U3|Mux17~5_combout\ & ((!\instructionFetch_Decode|instructionOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|U3|Mux17~5_combout\,
	datac => \registerFile_inst|U3|Mux17~3_combout\,
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux17~6_combout\);

-- Location: LCCOMB_X49_Y48_N20
\registerFile_inst|U3|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~0_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(14))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(14),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(14),
	combout => \registerFile_inst|U3|Mux17~0_combout\);

-- Location: LCCOMB_X50_Y46_N10
\registerFile_inst|U3|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~1_combout\ = (\registerFile_inst|U3|Mux17~0_combout\ & (((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(14)) # (!\instructionFetch_Decode|instructionOUT\(18))))) # (!\registerFile_inst|U3|Mux17~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:22:REGX|Q\(14) & ((\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux17~0_combout\,
	datab => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(14),
	datac => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(14),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux17~1_combout\);

-- Location: LCCOMB_X55_Y48_N0
\registerFile_inst|U3|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~9_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux17~6_combout\ & (\registerFile_inst|U3|Mux17~8_combout\)) # (!\registerFile_inst|U3|Mux17~6_combout\ & 
-- ((\registerFile_inst|U3|Mux17~1_combout\))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(17),
	datab => \registerFile_inst|U3|Mux17~8_combout\,
	datac => \registerFile_inst|U3|Mux17~6_combout\,
	datad => \registerFile_inst|U3|Mux17~1_combout\,
	combout => \registerFile_inst|U3|Mux17~9_combout\);

-- Location: LCCOMB_X61_Y46_N16
\registerFile_inst|U3|Mux17~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux17~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux17~9_combout\))) # (!\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux17~19_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(20),
	datad => \registerFile_inst|U3|Mux17~9_combout\,
	combout => \registerFile_inst|U3|Mux17~20_combout\);

-- Location: FF_X61_Y46_N17
\instructionDecode_Excecution|readData2OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux17~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(14));

-- Location: LCCOMB_X61_Y46_N26
\instructionExecution_Memory|readData2OUT[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|readData2OUT[14]~feeder_combout\ = \instructionDecode_Excecution|readData2OUT\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|readData2OUT\(14),
	combout => \instructionExecution_Memory|readData2OUT[14]~feeder_combout\);

-- Location: FF_X61_Y46_N27
\instructionExecution_Memory|readData2OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|readData2OUT[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|readData2OUT\(14));

-- Location: FF_X65_Y48_N23
\instructionExecution_Memory|ALUResultOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Mux14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|ALUResultOUT\(17));

-- Location: LCCOMB_X65_Y48_N18
\instructionMemory_writeback|ALUResultOUT[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[17]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionExecution_Memory|ALUResultOUT\(17),
	combout => \instructionMemory_writeback|ALUResultOUT[17]~feeder_combout\);

-- Location: FF_X65_Y48_N19
\instructionMemory_writeback|ALUResultOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(17));

-- Location: LCCOMB_X57_Y45_N24
\MUX3|mux_out[17]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[17]~17_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(17))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionMemory_writeback|memReadDataOUT\(17),
	datab => \instructionMemory_writeback|ALUResultOUT\(17),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[17]~17_combout\);

-- Location: FF_X52_Y50_N13
\registerFile_inst|GEN_ADDREG:21:REGX|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \MUX3|mux_out[17]~17_combout\,
	sload => VCC,
	ena => \registerFile_inst|U1|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(17));

-- Location: LCCOMB_X51_Y50_N0
\registerFile_inst|U3|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~0_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19) & 
-- ((\registerFile_inst|GEN_ADDREG:25:REGX|Q\(17)))) # (!\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:17:REGX|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:17:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:25:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux14~0_combout\);

-- Location: LCCOMB_X52_Y50_N6
\registerFile_inst|U3|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~1_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux14~0_combout\ & ((\registerFile_inst|GEN_ADDREG:29:REGX|Q\(17)))) # (!\registerFile_inst|U3|Mux14~0_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:21:REGX|Q\(17))))) # (!\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|U3|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:21:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:29:REGX|Q\(17),
	datad => \registerFile_inst|U3|Mux14~0_combout\,
	combout => \registerFile_inst|U3|Mux14~1_combout\);

-- Location: LCCOMB_X54_Y50_N26
\registerFile_inst|U3|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~7_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & ((\instructionFetch_Decode|instructionOUT\(18)) # ((\registerFile_inst|GEN_ADDREG:27:REGX|Q\(17))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (!\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|GEN_ADDREG:19:REGX|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(19),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:27:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:19:REGX|Q\(17),
	combout => \registerFile_inst|U3|Mux14~7_combout\);

-- Location: LCCOMB_X57_Y50_N12
\registerFile_inst|U3|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~8_combout\ = (\registerFile_inst|U3|Mux14~7_combout\ & (((\registerFile_inst|GEN_ADDREG:31:REGX|Q\(17))) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux14~7_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & (\registerFile_inst|GEN_ADDREG:23:REGX|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux14~7_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:23:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:31:REGX|Q\(17),
	combout => \registerFile_inst|U3|Mux14~8_combout\);

-- Location: LCCOMB_X55_Y41_N20
\registerFile_inst|U3|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~4_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & (((\registerFile_inst|GEN_ADDREG:20:REGX|Q\(17)) # (\instructionFetch_Decode|instructionOUT\(19))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (\registerFile_inst|GEN_ADDREG:16:REGX|Q\(17) & ((!\instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:16:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|GEN_ADDREG:20:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux14~4_combout\);

-- Location: LCCOMB_X56_Y44_N0
\registerFile_inst|U3|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~5_combout\ = (\registerFile_inst|U3|Mux14~4_combout\ & (((\registerFile_inst|GEN_ADDREG:28:REGX|Q\(17))) # (!\instructionFetch_Decode|instructionOUT\(19)))) # (!\registerFile_inst|U3|Mux14~4_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(19) & (\registerFile_inst|GEN_ADDREG:24:REGX|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux14~4_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:24:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:28:REGX|Q\(17),
	combout => \registerFile_inst|U3|Mux14~5_combout\);

-- Location: LCCOMB_X51_Y47_N8
\registerFile_inst|U3|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~2_combout\ = (\instructionFetch_Decode|instructionOUT\(18) & ((\instructionFetch_Decode|instructionOUT\(19)) # ((\registerFile_inst|GEN_ADDREG:22:REGX|Q\(17))))) # (!\instructionFetch_Decode|instructionOUT\(18) & 
-- (!\instructionFetch_Decode|instructionOUT\(19) & ((\registerFile_inst|GEN_ADDREG:18:REGX|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(18),
	datab => \instructionFetch_Decode|instructionOUT\(19),
	datac => \registerFile_inst|GEN_ADDREG:22:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:18:REGX|Q\(17),
	combout => \registerFile_inst|U3|Mux14~2_combout\);

-- Location: LCCOMB_X51_Y51_N20
\registerFile_inst|U3|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~3_combout\ = (\registerFile_inst|U3|Mux14~2_combout\ & ((\registerFile_inst|GEN_ADDREG:30:REGX|Q\(17)) # ((!\instructionFetch_Decode|instructionOUT\(19))))) # (!\registerFile_inst|U3|Mux14~2_combout\ & 
-- (((\registerFile_inst|GEN_ADDREG:26:REGX|Q\(17) & \instructionFetch_Decode|instructionOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:30:REGX|Q\(17),
	datab => \registerFile_inst|U3|Mux14~2_combout\,
	datac => \registerFile_inst|GEN_ADDREG:26:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(19),
	combout => \registerFile_inst|U3|Mux14~3_combout\);

-- Location: LCCOMB_X55_Y48_N12
\registerFile_inst|U3|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~6_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|U3|Mux14~3_combout\))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|U3|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux14~5_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|U3|Mux14~3_combout\,
	combout => \registerFile_inst|U3|Mux14~6_combout\);

-- Location: LCCOMB_X55_Y48_N6
\registerFile_inst|U3|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~9_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux14~6_combout\ & ((\registerFile_inst|U3|Mux14~8_combout\))) # (!\registerFile_inst|U3|Mux14~6_combout\ & 
-- (\registerFile_inst|U3|Mux14~1_combout\)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux14~1_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|U3|Mux14~8_combout\,
	datad => \registerFile_inst|U3|Mux14~6_combout\,
	combout => \registerFile_inst|U3|Mux14~9_combout\);

-- Location: LCCOMB_X55_Y43_N20
\registerFile_inst|U3|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~14_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (\instructionFetch_Decode|instructionOUT\(17))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- (\registerFile_inst|GEN_ADDREG:2:REGX|Q\(17))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|GEN_ADDREG:0:REGX|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:2:REGX|Q\(17),
	datad => \registerFile_inst|GEN_ADDREG:0:REGX|Q\(17),
	combout => \registerFile_inst|U3|Mux14~14_combout\);

-- Location: LCCOMB_X52_Y43_N14
\registerFile_inst|U3|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~15_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux14~14_combout\ & (\registerFile_inst|GEN_ADDREG:3:REGX|Q\(17))) # (!\registerFile_inst|U3|Mux14~14_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:1:REGX|Q\(17)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(16),
	datab => \registerFile_inst|GEN_ADDREG:3:REGX|Q\(17),
	datac => \registerFile_inst|GEN_ADDREG:1:REGX|Q\(17),
	datad => \registerFile_inst|U3|Mux14~14_combout\,
	combout => \registerFile_inst|U3|Mux14~15_combout\);

-- Location: LCCOMB_X55_Y48_N8
\registerFile_inst|U3|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~12_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & (((\instructionFetch_Decode|instructionOUT\(17))))) # (!\instructionFetch_Decode|instructionOUT\(16) & ((\instructionFetch_Decode|instructionOUT\(17) & 
-- ((\registerFile_inst|GEN_ADDREG:10:REGX|Q\(17)))) # (!\instructionFetch_Decode|instructionOUT\(17) & (\registerFile_inst|GEN_ADDREG:8:REGX|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:8:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:10:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(17),
	combout => \registerFile_inst|U3|Mux14~12_combout\);

-- Location: LCCOMB_X56_Y46_N18
\registerFile_inst|U3|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~13_combout\ = (\instructionFetch_Decode|instructionOUT\(16) & ((\registerFile_inst|U3|Mux14~12_combout\ & (\registerFile_inst|GEN_ADDREG:11:REGX|Q\(17))) # (!\registerFile_inst|U3|Mux14~12_combout\ & 
-- ((\registerFile_inst|GEN_ADDREG:9:REGX|Q\(17)))))) # (!\instructionFetch_Decode|instructionOUT\(16) & (((\registerFile_inst|U3|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:11:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(16),
	datac => \registerFile_inst|GEN_ADDREG:9:REGX|Q\(17),
	datad => \registerFile_inst|U3|Mux14~12_combout\,
	combout => \registerFile_inst|U3|Mux14~13_combout\);

-- Location: LCCOMB_X56_Y40_N10
\registerFile_inst|U3|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~16_combout\ = (\instructionFetch_Decode|instructionOUT\(19) & (((\registerFile_inst|U3|Mux14~13_combout\) # (\instructionFetch_Decode|instructionOUT\(18))))) # (!\instructionFetch_Decode|instructionOUT\(19) & 
-- (\registerFile_inst|U3|Mux14~15_combout\ & ((!\instructionFetch_Decode|instructionOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux14~15_combout\,
	datab => \registerFile_inst|U3|Mux14~13_combout\,
	datac => \instructionFetch_Decode|instructionOUT\(19),
	datad => \instructionFetch_Decode|instructionOUT\(18),
	combout => \registerFile_inst|U3|Mux14~16_combout\);

-- Location: LCCOMB_X59_Y41_N4
\registerFile_inst|U3|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~17_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:13:REGX|Q\(17)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:12:REGX|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:12:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:13:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux14~17_combout\);

-- Location: LCCOMB_X56_Y40_N12
\registerFile_inst|U3|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~18_combout\ = (\registerFile_inst|U3|Mux14~17_combout\ & ((\registerFile_inst|GEN_ADDREG:15:REGX|Q\(17)) # ((!\instructionFetch_Decode|instructionOUT\(17))))) # (!\registerFile_inst|U3|Mux14~17_combout\ & 
-- (((\instructionFetch_Decode|instructionOUT\(17) & \registerFile_inst|GEN_ADDREG:14:REGX|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux14~17_combout\,
	datab => \registerFile_inst|GEN_ADDREG:15:REGX|Q\(17),
	datac => \instructionFetch_Decode|instructionOUT\(17),
	datad => \registerFile_inst|GEN_ADDREG:14:REGX|Q\(17),
	combout => \registerFile_inst|U3|Mux14~18_combout\);

-- Location: LCCOMB_X62_Y52_N20
\registerFile_inst|U3|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~10_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & (((\instructionFetch_Decode|instructionOUT\(16))))) # (!\instructionFetch_Decode|instructionOUT\(17) & ((\instructionFetch_Decode|instructionOUT\(16) & 
-- ((\registerFile_inst|GEN_ADDREG:5:REGX|Q\(17)))) # (!\instructionFetch_Decode|instructionOUT\(16) & (\registerFile_inst|GEN_ADDREG:4:REGX|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:4:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:5:REGX|Q\(17),
	datad => \instructionFetch_Decode|instructionOUT\(16),
	combout => \registerFile_inst|U3|Mux14~10_combout\);

-- Location: LCCOMB_X62_Y50_N16
\registerFile_inst|U3|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~11_combout\ = (\instructionFetch_Decode|instructionOUT\(17) & ((\registerFile_inst|U3|Mux14~10_combout\ & ((\registerFile_inst|GEN_ADDREG:7:REGX|Q\(17)))) # (!\registerFile_inst|U3|Mux14~10_combout\ & 
-- (\registerFile_inst|GEN_ADDREG:6:REGX|Q\(17))))) # (!\instructionFetch_Decode|instructionOUT\(17) & (((\registerFile_inst|U3|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|GEN_ADDREG:6:REGX|Q\(17),
	datab => \instructionFetch_Decode|instructionOUT\(17),
	datac => \registerFile_inst|GEN_ADDREG:7:REGX|Q\(17),
	datad => \registerFile_inst|U3|Mux14~10_combout\,
	combout => \registerFile_inst|U3|Mux14~11_combout\);

-- Location: LCCOMB_X65_Y41_N16
\registerFile_inst|U3|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~19_combout\ = (\registerFile_inst|U3|Mux14~16_combout\ & (((\registerFile_inst|U3|Mux14~18_combout\)) # (!\instructionFetch_Decode|instructionOUT\(18)))) # (!\registerFile_inst|U3|Mux14~16_combout\ & 
-- (\instructionFetch_Decode|instructionOUT\(18) & ((\registerFile_inst|U3|Mux14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerFile_inst|U3|Mux14~16_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(18),
	datac => \registerFile_inst|U3|Mux14~18_combout\,
	datad => \registerFile_inst|U3|Mux14~11_combout\,
	combout => \registerFile_inst|U3|Mux14~19_combout\);

-- Location: LCCOMB_X65_Y47_N22
\registerFile_inst|U3|Mux14~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \registerFile_inst|U3|Mux14~20_combout\ = (\instructionFetch_Decode|instructionOUT\(20) & (\registerFile_inst|U3|Mux14~9_combout\)) # (!\instructionFetch_Decode|instructionOUT\(20) & ((\registerFile_inst|U3|Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionFetch_Decode|instructionOUT\(20),
	datac => \registerFile_inst|U3|Mux14~9_combout\,
	datad => \registerFile_inst|U3|Mux14~19_combout\,
	combout => \registerFile_inst|U3|Mux14~20_combout\);

-- Location: FF_X65_Y47_N23
\instructionDecode_Excecution|readData2OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \registerFile_inst|U3|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|readData2OUT\(17));

-- Location: LCCOMB_X65_Y47_N16
\MUX2|mux_out[17]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX2|mux_out[17]~14_combout\ = (\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & (\instructionDecode_Excecution|readData2OUT\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData2OUT\(17),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|rdOUT\(4),
	combout => \MUX2|mux_out[17]~14_combout\);

-- Location: LCCOMB_X65_Y48_N14
\ALU_inst|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux14~0_combout\ = (\MUX2|mux_out[17]~14_combout\ & (((!\ALU_inst|Mux3~2_combout\)))) # (!\MUX2|mux_out[17]~14_combout\ & ((\instructionDecode_Excecution|readData1OUT\(17) & ((!\ALU_inst|Mux3~2_combout\))) # 
-- (!\instructionDecode_Excecution|readData1OUT\(17) & (\ALU_inst|Mux3~4_combout\ & \ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|mux_out[17]~14_combout\,
	datab => \ALU_inst|Mux3~4_combout\,
	datac => \instructionDecode_Excecution|readData1OUT\(17),
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux14~0_combout\);

-- Location: LCCOMB_X65_Y48_N24
\ALU_inst|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux14~1_combout\ = (\ALU_inst|Mux0~0_combout\ & (((\ALU_inst|Mux3~2_combout\)))) # (!\ALU_inst|Mux0~0_combout\ & (\ALU_inst|Mux14~0_combout\ & ((\ALU_inst|Mux3~7_combout\) # (\ALU_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~7_combout\,
	datab => \ALU_inst|Mux14~0_combout\,
	datac => \ALU_inst|Mux0~0_combout\,
	datad => \ALU_inst|Mux3~2_combout\,
	combout => \ALU_inst|Mux14~1_combout\);

-- Location: LCCOMB_X65_Y47_N4
\ALU_inst|ALU_result~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|ALU_result~9_combout\ = (\instructionDecode_Excecution|readData1OUT\(17) & ((\instructionDecode_Excecution|ALUSrcOUT~q\ & ((\instructionDecode_Excecution|rdOUT\(4)))) # (!\instructionDecode_Excecution|ALUSrcOUT~q\ & 
-- (\instructionDecode_Excecution|readData2OUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionDecode_Excecution|readData1OUT\(17),
	datab => \instructionDecode_Excecution|ALUSrcOUT~q\,
	datac => \instructionDecode_Excecution|readData2OUT\(17),
	datad => \instructionDecode_Excecution|rdOUT\(4),
	combout => \ALU_inst|ALU_result~9_combout\);

-- Location: LCCOMB_X65_Y48_N22
\ALU_inst|Mux14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Mux14~combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux14~1_combout\ & (\ALU_inst|Add0~54_combout\)) # (!\ALU_inst|Mux14~1_combout\ & ((\ALU_inst|ALU_result~9_combout\))))) # (!\ALU_inst|Mux3~3_combout\ & (\ALU_inst|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|Mux14~1_combout\,
	datac => \ALU_inst|Add0~54_combout\,
	datad => \ALU_inst|ALU_result~9_combout\,
	combout => \ALU_inst|Mux14~combout\);

-- Location: LCCOMB_X65_Y48_N4
\ALU_inst|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~0_combout\ = (!\ALU_inst|Mux14~combout\ & (!\ALU_inst|Mux15~combout\ & (!\ALU_inst|Mux16~combout\ & !\ALU_inst|Mux2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux14~combout\,
	datab => \ALU_inst|Mux15~combout\,
	datac => \ALU_inst|Mux16~combout\,
	datad => \ALU_inst|Mux2~combout\,
	combout => \ALU_inst|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y44_N26
\ALU_inst|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~1_combout\ = (!\ALU_inst|Mux10~combout\ & (!\ALU_inst|Mux9~combout\ & (!\ALU_inst|Mux7~combout\ & !\ALU_inst|Mux8~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux10~combout\,
	datab => \ALU_inst|Mux9~combout\,
	datac => \ALU_inst|Mux7~combout\,
	datad => \ALU_inst|Mux8~combout\,
	combout => \ALU_inst|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y44_N20
\ALU_inst|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~8_combout\ = (\ALU_inst|Mux21~1_combout\ & ((\ALU_inst|Mux3~3_combout\))) # (!\ALU_inst|Mux21~1_combout\ & ((!\ALU_inst|Mux3~3_combout\) # (!\ALU_inst|ALU_result~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux21~1_combout\,
	datac => \ALU_inst|ALU_result~7_combout\,
	datad => \ALU_inst|Mux3~3_combout\,
	combout => \ALU_inst|Equal0~8_combout\);

-- Location: LCCOMB_X62_Y44_N30
\ALU_inst|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~9_combout\ = (\ALU_inst|Equal0~8_combout\ & (!\ALU_inst|Mux22~combout\ & ((!\ALU_inst|Add0~33_combout\) # (!\ALU_inst|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux21~1_combout\,
	datab => \ALU_inst|Equal0~8_combout\,
	datac => \ALU_inst|Add0~33_combout\,
	datad => \ALU_inst|Mux22~combout\,
	combout => \ALU_inst|Equal0~9_combout\);

-- Location: LCCOMB_X62_Y46_N20
\ALU_inst|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~7_combout\ = (!\ALU_inst|Mux20~combout\ & (!\ALU_inst|Mux17~combout\ & (!\ALU_inst|Mux19~combout\ & !\ALU_inst|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux20~combout\,
	datab => \ALU_inst|Mux17~combout\,
	datac => \ALU_inst|Mux19~combout\,
	datad => \ALU_inst|Mux18~combout\,
	combout => \ALU_inst|Equal0~7_combout\);

-- Location: LCCOMB_X62_Y46_N0
\ALU_inst|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~5_combout\ = (\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux11~2_combout\ & ((\ALU_inst|Add0~63_combout\))) # (!\ALU_inst|Mux11~2_combout\ & (\ALU_inst|ALU_result~11_combout\)))) # (!\ALU_inst|Mux3~3_combout\ & 
-- (((\ALU_inst|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|ALU_result~11_combout\,
	datac => \ALU_inst|Mux11~2_combout\,
	datad => \ALU_inst|Add0~63_combout\,
	combout => \ALU_inst|Equal0~5_combout\);

-- Location: LCCOMB_X62_Y46_N10
\ALU_inst|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~6_combout\ = (!\ALU_inst|Mux13~combout\ & (!\ALU_inst|Equal0~5_combout\ & (!\ALU_inst|Mux30~combout\ & !\ALU_inst|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux13~combout\,
	datab => \ALU_inst|Equal0~5_combout\,
	datac => \ALU_inst|Mux30~combout\,
	datad => \ALU_inst|Mux12~combout\,
	combout => \ALU_inst|Equal0~6_combout\);

-- Location: LCCOMB_X62_Y46_N14
\ALU_inst|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~10_combout\ = (\ALU_inst|Equal0~9_combout\ & (\ALU_inst|Equal0~7_combout\ & (!\ALU_inst|Mux23~combout\ & \ALU_inst|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Equal0~9_combout\,
	datab => \ALU_inst|Equal0~7_combout\,
	datac => \ALU_inst|Mux23~combout\,
	datad => \ALU_inst|Equal0~6_combout\,
	combout => \ALU_inst|Equal0~10_combout\);

-- Location: LCCOMB_X64_Y47_N28
\ALU_inst|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~2_combout\ = (!\ALU_inst|Mux29~combout\ & ((\ALU_inst|Mux3~3_combout\ & ((\ALU_inst|Mux24~1_combout\) # (!\ALU_inst|ALU_result~4_combout\))) # (!\ALU_inst|Mux3~3_combout\ & (!\ALU_inst|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux3~3_combout\,
	datab => \ALU_inst|Mux24~1_combout\,
	datac => \ALU_inst|ALU_result~4_combout\,
	datad => \ALU_inst|Mux29~combout\,
	combout => \ALU_inst|Equal0~2_combout\);

-- Location: LCCOMB_X64_Y47_N6
\ALU_inst|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~3_combout\ = (!\ALU_inst|Mux28~combout\ & (\ALU_inst|Equal0~2_combout\ & ((!\ALU_inst|Add0~24_combout\) # (!\ALU_inst|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux28~combout\,
	datab => \ALU_inst|Mux24~1_combout\,
	datac => \ALU_inst|Add0~24_combout\,
	datad => \ALU_inst|Equal0~2_combout\,
	combout => \ALU_inst|Equal0~3_combout\);

-- Location: LCCOMB_X61_Y45_N20
\ALU_inst|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~4_combout\ = (\ALU_inst|Equal0~3_combout\ & (!\ALU_inst|Mux27~combout\ & (!\ALU_inst|Mux25~combout\ & !\ALU_inst|Mux26~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Equal0~3_combout\,
	datab => \ALU_inst|Mux27~combout\,
	datac => \ALU_inst|Mux25~combout\,
	datad => \ALU_inst|Mux26~combout\,
	combout => \ALU_inst|Equal0~4_combout\);

-- Location: LCCOMB_X61_Y45_N22
\ALU_inst|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~11_combout\ = (!\ALU_inst|Mux5~combout\ & (!\ALU_inst|Mux6~combout\ & (\ALU_inst|Equal0~10_combout\ & \ALU_inst|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux5~combout\,
	datab => \ALU_inst|Mux6~combout\,
	datac => \ALU_inst|Equal0~10_combout\,
	datad => \ALU_inst|Equal0~4_combout\,
	combout => \ALU_inst|Equal0~11_combout\);

-- Location: LCCOMB_X61_Y45_N16
\ALU_inst|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~12_combout\ = (!\ALU_inst|Mux4~combout\ & (\ALU_inst|Equal0~1_combout\ & (\ALU_inst|Equal0~11_combout\ & !\ALU_inst|Mux3~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Mux4~combout\,
	datab => \ALU_inst|Equal0~1_combout\,
	datac => \ALU_inst|Equal0~11_combout\,
	datad => \ALU_inst|Mux3~9_combout\,
	combout => \ALU_inst|Equal0~12_combout\);

-- Location: LCCOMB_X61_Y45_N4
\ALU_inst|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~13_combout\ = (\ALU_inst|Equal0~0_combout\ & (!\ALU_inst|Mux31~7_combout\ & (!\ALU_inst|Mux1~combout\ & \ALU_inst|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Equal0~0_combout\,
	datab => \ALU_inst|Mux31~7_combout\,
	datac => \ALU_inst|Mux1~combout\,
	datad => \ALU_inst|Equal0~12_combout\,
	combout => \ALU_inst|Equal0~13_combout\);

-- Location: FF_X61_Y45_N5
\instructionExecution_Memory|zeroOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ALU_inst|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|zeroOUT~q\);

-- Location: FF_X54_Y53_N17
\instructionExecution_Memory|addROUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|addROUT[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|addROUT\(5));

-- Location: LCCOMB_X55_Y53_N6
\MUX4|mux_out[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX4|mux_out[5]~3_combout\ = (\instructionExecution_Memory|branchOUT~q\ & ((\instructionExecution_Memory|zeroOUT~q\ & (\instructionExecution_Memory|addROUT\(5))) # (!\instructionExecution_Memory|zeroOUT~q\ & ((\first_add|Add0~6_combout\))))) # 
-- (!\instructionExecution_Memory|branchOUT~q\ & (((\first_add|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionExecution_Memory|branchOUT~q\,
	datab => \instructionExecution_Memory|zeroOUT~q\,
	datac => \instructionExecution_Memory|addROUT\(5),
	datad => \first_add|Add0~6_combout\,
	combout => \MUX4|mux_out[5]~3_combout\);

-- Location: FF_X55_Y53_N7
\ProgramCounter|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX4|mux_out[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgramCounter|address\(5));

-- Location: FF_X54_Y53_N15
\instructionExecution_Memory|addROUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|addROUT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|addROUT\(4));

-- Location: LCCOMB_X55_Y53_N4
\MUX4|mux_out[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX4|mux_out[4]~2_combout\ = (\instructionExecution_Memory|zeroOUT~q\ & ((\instructionExecution_Memory|branchOUT~q\ & (\instructionExecution_Memory|addROUT\(4))) # (!\instructionExecution_Memory|branchOUT~q\ & ((\first_add|Add0~4_combout\))))) # 
-- (!\instructionExecution_Memory|zeroOUT~q\ & (((\first_add|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionExecution_Memory|addROUT\(4),
	datab => \instructionExecution_Memory|zeroOUT~q\,
	datac => \instructionExecution_Memory|branchOUT~q\,
	datad => \first_add|Add0~4_combout\,
	combout => \MUX4|mux_out[4]~2_combout\);

-- Location: FF_X55_Y53_N5
\ProgramCounter|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX4|mux_out[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgramCounter|address\(4));

-- Location: FF_X54_Y53_N13
\instructionExecution_Memory|addROUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|addROUT[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|addROUT\(3));

-- Location: LCCOMB_X55_Y53_N10
\MUX4|mux_out[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX4|mux_out[3]~1_combout\ = (\instructionExecution_Memory|zeroOUT~q\ & ((\instructionExecution_Memory|branchOUT~q\ & (\instructionExecution_Memory|addROUT\(3))) # (!\instructionExecution_Memory|branchOUT~q\ & ((\first_add|Add0~2_combout\))))) # 
-- (!\instructionExecution_Memory|zeroOUT~q\ & (((\first_add|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionExecution_Memory|addROUT\(3),
	datab => \instructionExecution_Memory|zeroOUT~q\,
	datac => \instructionExecution_Memory|branchOUT~q\,
	datad => \first_add|Add0~2_combout\,
	combout => \MUX4|mux_out[3]~1_combout\);

-- Location: FF_X55_Y53_N11
\ProgramCounter|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX4|mux_out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgramCounter|address\(3));

-- Location: LCCOMB_X61_Y48_N30
\control_inst|Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \control_inst|Equal3~0_combout\ = (!\instructionFetch_Decode|instructionOUT\(31) & (!\instructionFetch_Decode|instructionOUT\(27) & (!\instructionFetch_Decode|instructionOUT\(26) & !\instructionFetch_Decode|instructionOUT\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(31),
	datab => \instructionFetch_Decode|instructionOUT\(27),
	datac => \instructionFetch_Decode|instructionOUT\(26),
	datad => \instructionFetch_Decode|instructionOUT\(30),
	combout => \control_inst|Equal3~0_combout\);

-- Location: LCCOMB_X61_Y48_N2
\control_inst|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \control_inst|Equal4~0_combout\ = (\control_inst|Equal3~0_combout\ & (\instructionFetch_Decode|instructionOUT\(28) & !\instructionFetch_Decode|instructionOUT\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \control_inst|Equal3~0_combout\,
	datab => \instructionFetch_Decode|instructionOUT\(28),
	datac => \instructionFetch_Decode|instructionOUT\(29),
	combout => \control_inst|Equal4~0_combout\);

-- Location: FF_X63_Y48_N5
\instructionDecode_Excecution|ALUOpOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \control_inst|Equal4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|ALUOpOUT\(0));

-- Location: LCCOMB_X64_Y53_N24
\instructionExecution_Memory|branchOUT~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|branchOUT~feeder_combout\ = \instructionDecode_Excecution|ALUOpOUT\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|ALUOpOUT\(0),
	combout => \instructionExecution_Memory|branchOUT~feeder_combout\);

-- Location: FF_X64_Y53_N25
\instructionExecution_Memory|branchOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|branchOUT~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|branchOUT~q\);

-- Location: FF_X54_Y53_N11
\instructionExecution_Memory|addROUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|addROUT[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|addROUT\(2));

-- Location: LCCOMB_X55_Y53_N0
\MUX4|mux_out[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX4|mux_out[2]~0_combout\ = (\instructionExecution_Memory|branchOUT~q\ & ((\instructionExecution_Memory|zeroOUT~q\ & ((\instructionExecution_Memory|addROUT\(2)))) # (!\instructionExecution_Memory|zeroOUT~q\ & (\first_add|Add0~0_combout\)))) # 
-- (!\instructionExecution_Memory|branchOUT~q\ & (((\first_add|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionExecution_Memory|branchOUT~q\,
	datab => \instructionExecution_Memory|zeroOUT~q\,
	datac => \first_add|Add0~0_combout\,
	datad => \instructionExecution_Memory|addROUT\(2),
	combout => \MUX4|mux_out[2]~0_combout\);

-- Location: FF_X55_Y53_N1
\ProgramCounter|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX4|mux_out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgramCounter|address\(2));

-- Location: LCCOMB_X61_Y48_N28
\control_inst|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \control_inst|Equal2~0_combout\ = (\instructionFetch_Decode|instructionOUT\(29) & (\instructionFetch_Decode|instructionOUT\(31) & \control_inst|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(29),
	datac => \instructionFetch_Decode|instructionOUT\(31),
	datad => \control_inst|Equal1~0_combout\,
	combout => \control_inst|Equal2~0_combout\);

-- Location: FF_X61_Y48_N29
\instructionDecode_Excecution|memWriteReadOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \control_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|memWriteReadOUT~q\);

-- Location: LCCOMB_X61_Y48_N20
\instructionExecution_Memory|memWriteReadOUT~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|memWriteReadOUT~feeder_combout\ = \instructionDecode_Excecution|memWriteReadOUT~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionDecode_Excecution|memWriteReadOUT~q\,
	combout => \instructionExecution_Memory|memWriteReadOUT~feeder_combout\);

-- Location: FF_X61_Y48_N21
\instructionExecution_Memory|memWriteReadOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|memWriteReadOUT~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|memWriteReadOUT~q\);

-- Location: LCCOMB_X57_Y47_N8
\instructionMemory_writeback|ALUResultOUT[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionMemory_writeback|ALUResultOUT[0]~feeder_combout\ = \instructionExecution_Memory|ALUResultOUT\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instructionExecution_Memory|ALUResultOUT\(0),
	combout => \instructionMemory_writeback|ALUResultOUT[0]~feeder_combout\);

-- Location: FF_X57_Y47_N9
\instructionMemory_writeback|ALUResultOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionMemory_writeback|ALUResultOUT[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionMemory_writeback|ALUResultOUT\(0));

-- Location: LCCOMB_X57_Y47_N18
\MUX3|mux_out[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX3|mux_out[0]~0_combout\ = (\instructionMemory_writeback|memToRegOUT~q\ & (\instructionMemory_writeback|memReadDataOUT\(0))) # (!\instructionMemory_writeback|memToRegOUT~q\ & ((\instructionMemory_writeback|ALUResultOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instructionMemory_writeback|memReadDataOUT\(0),
	datac => \instructionMemory_writeback|ALUResultOUT\(0),
	datad => \instructionMemory_writeback|memToRegOUT~q\,
	combout => \MUX3|mux_out[0]~0_combout\);

-- Location: LCCOMB_X60_Y50_N8
\SEG0|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG0|Mux6~0_combout\ = (\MUX3|mux_out[1]~1_combout\ & (((\MUX3|mux_out[3]~3_combout\)))) # (!\MUX3|mux_out[1]~1_combout\ & (\MUX3|mux_out[2]~2_combout\ $ (((\MUX3|mux_out[0]~0_combout\ & !\MUX3|mux_out[3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[1]~1_combout\,
	datab => \MUX3|mux_out[0]~0_combout\,
	datac => \MUX3|mux_out[3]~3_combout\,
	datad => \MUX3|mux_out[2]~2_combout\,
	combout => \SEG0|Mux6~0_combout\);

-- Location: LCCOMB_X60_Y50_N10
\SEG0|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG0|Mux5~0_combout\ = (\MUX3|mux_out[3]~3_combout\ & ((\MUX3|mux_out[1]~1_combout\) # ((\MUX3|mux_out[2]~2_combout\)))) # (!\MUX3|mux_out[3]~3_combout\ & (\MUX3|mux_out[2]~2_combout\ & (\MUX3|mux_out[1]~1_combout\ $ (\MUX3|mux_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[1]~1_combout\,
	datab => \MUX3|mux_out[0]~0_combout\,
	datac => \MUX3|mux_out[3]~3_combout\,
	datad => \MUX3|mux_out[2]~2_combout\,
	combout => \SEG0|Mux5~0_combout\);

-- Location: LCCOMB_X60_Y50_N20
\SEG0|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG0|Mux4~0_combout\ = (\MUX3|mux_out[2]~2_combout\ & (((\MUX3|mux_out[3]~3_combout\)))) # (!\MUX3|mux_out[2]~2_combout\ & (\MUX3|mux_out[1]~1_combout\ & ((\MUX3|mux_out[3]~3_combout\) # (!\MUX3|mux_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[1]~1_combout\,
	datab => \MUX3|mux_out[0]~0_combout\,
	datac => \MUX3|mux_out[3]~3_combout\,
	datad => \MUX3|mux_out[2]~2_combout\,
	combout => \SEG0|Mux4~0_combout\);

-- Location: LCCOMB_X60_Y50_N30
\SEG0|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG0|Mux3~0_combout\ = (\MUX3|mux_out[0]~0_combout\ & ((\MUX3|mux_out[3]~3_combout\) # (\MUX3|mux_out[1]~1_combout\ $ (!\MUX3|mux_out[2]~2_combout\)))) # (!\MUX3|mux_out[0]~0_combout\ & ((\MUX3|mux_out[1]~1_combout\ & (\MUX3|mux_out[3]~3_combout\)) # 
-- (!\MUX3|mux_out[1]~1_combout\ & ((\MUX3|mux_out[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[1]~1_combout\,
	datab => \MUX3|mux_out[0]~0_combout\,
	datac => \MUX3|mux_out[3]~3_combout\,
	datad => \MUX3|mux_out[2]~2_combout\,
	combout => \SEG0|Mux3~0_combout\);

-- Location: LCCOMB_X60_Y50_N24
\SEG0|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG0|Mux2~0_combout\ = (\MUX3|mux_out[0]~0_combout\) # ((\MUX3|mux_out[1]~1_combout\ & (\MUX3|mux_out[3]~3_combout\)) # (!\MUX3|mux_out[1]~1_combout\ & ((\MUX3|mux_out[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[1]~1_combout\,
	datab => \MUX3|mux_out[0]~0_combout\,
	datac => \MUX3|mux_out[3]~3_combout\,
	datad => \MUX3|mux_out[2]~2_combout\,
	combout => \SEG0|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y50_N26
\SEG0|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG0|Mux1~0_combout\ = (\MUX3|mux_out[0]~0_combout\ & ((\MUX3|mux_out[1]~1_combout\) # (\MUX3|mux_out[3]~3_combout\ $ (!\MUX3|mux_out[2]~2_combout\)))) # (!\MUX3|mux_out[0]~0_combout\ & ((\MUX3|mux_out[2]~2_combout\ & ((\MUX3|mux_out[3]~3_combout\))) # 
-- (!\MUX3|mux_out[2]~2_combout\ & (\MUX3|mux_out[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[1]~1_combout\,
	datab => \MUX3|mux_out[0]~0_combout\,
	datac => \MUX3|mux_out[3]~3_combout\,
	datad => \MUX3|mux_out[2]~2_combout\,
	combout => \SEG0|Mux1~0_combout\);

-- Location: LCCOMB_X60_Y50_N12
\SEG0|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG0|Mux0~0_combout\ = (\MUX3|mux_out[1]~1_combout\ & (!\MUX3|mux_out[3]~3_combout\ & ((!\MUX3|mux_out[2]~2_combout\) # (!\MUX3|mux_out[0]~0_combout\)))) # (!\MUX3|mux_out[1]~1_combout\ & ((\MUX3|mux_out[3]~3_combout\ $ (\MUX3|mux_out[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[1]~1_combout\,
	datab => \MUX3|mux_out[0]~0_combout\,
	datac => \MUX3|mux_out[3]~3_combout\,
	datad => \MUX3|mux_out[2]~2_combout\,
	combout => \SEG0|Mux0~0_combout\);

-- Location: LCCOMB_X58_Y53_N24
\SEG1|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG1|Mux6~0_combout\ = (\MUX3|mux_out[5]~5_combout\ & (((\MUX3|mux_out[7]~7_combout\)))) # (!\MUX3|mux_out[5]~5_combout\ & (\MUX3|mux_out[6]~6_combout\ $ (((!\MUX3|mux_out[7]~7_combout\ & \MUX3|mux_out[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[6]~6_combout\,
	datab => \MUX3|mux_out[5]~5_combout\,
	datac => \MUX3|mux_out[7]~7_combout\,
	datad => \MUX3|mux_out[4]~4_combout\,
	combout => \SEG1|Mux6~0_combout\);

-- Location: LCCOMB_X58_Y53_N10
\SEG1|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG1|Mux5~0_combout\ = (\MUX3|mux_out[6]~6_combout\ & ((\MUX3|mux_out[7]~7_combout\) # (\MUX3|mux_out[5]~5_combout\ $ (\MUX3|mux_out[4]~4_combout\)))) # (!\MUX3|mux_out[6]~6_combout\ & (\MUX3|mux_out[5]~5_combout\ & (\MUX3|mux_out[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[6]~6_combout\,
	datab => \MUX3|mux_out[5]~5_combout\,
	datac => \MUX3|mux_out[7]~7_combout\,
	datad => \MUX3|mux_out[4]~4_combout\,
	combout => \SEG1|Mux5~0_combout\);

-- Location: LCCOMB_X58_Y53_N20
\SEG1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG1|Mux4~0_combout\ = (\MUX3|mux_out[6]~6_combout\ & (((\MUX3|mux_out[7]~7_combout\)))) # (!\MUX3|mux_out[6]~6_combout\ & (\MUX3|mux_out[5]~5_combout\ & ((\MUX3|mux_out[7]~7_combout\) # (!\MUX3|mux_out[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[6]~6_combout\,
	datab => \MUX3|mux_out[5]~5_combout\,
	datac => \MUX3|mux_out[7]~7_combout\,
	datad => \MUX3|mux_out[4]~4_combout\,
	combout => \SEG1|Mux4~0_combout\);

-- Location: LCCOMB_X58_Y53_N22
\SEG1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG1|Mux3~0_combout\ = (\MUX3|mux_out[6]~6_combout\ & ((\MUX3|mux_out[7]~7_combout\) # (\MUX3|mux_out[5]~5_combout\ $ (!\MUX3|mux_out[4]~4_combout\)))) # (!\MUX3|mux_out[6]~6_combout\ & ((\MUX3|mux_out[5]~5_combout\ & (\MUX3|mux_out[7]~7_combout\)) # 
-- (!\MUX3|mux_out[5]~5_combout\ & ((\MUX3|mux_out[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[6]~6_combout\,
	datab => \MUX3|mux_out[5]~5_combout\,
	datac => \MUX3|mux_out[7]~7_combout\,
	datad => \MUX3|mux_out[4]~4_combout\,
	combout => \SEG1|Mux3~0_combout\);

-- Location: LCCOMB_X58_Y53_N8
\SEG1|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG1|Mux2~0_combout\ = (\MUX3|mux_out[4]~4_combout\) # ((\MUX3|mux_out[5]~5_combout\ & ((\MUX3|mux_out[7]~7_combout\))) # (!\MUX3|mux_out[5]~5_combout\ & (\MUX3|mux_out[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[6]~6_combout\,
	datab => \MUX3|mux_out[5]~5_combout\,
	datac => \MUX3|mux_out[7]~7_combout\,
	datad => \MUX3|mux_out[4]~4_combout\,
	combout => \SEG1|Mux2~0_combout\);

-- Location: LCCOMB_X58_Y53_N2
\SEG1|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG1|Mux1~0_combout\ = (\MUX3|mux_out[6]~6_combout\ & ((\MUX3|mux_out[7]~7_combout\) # ((\MUX3|mux_out[5]~5_combout\ & \MUX3|mux_out[4]~4_combout\)))) # (!\MUX3|mux_out[6]~6_combout\ & ((\MUX3|mux_out[5]~5_combout\) # ((!\MUX3|mux_out[7]~7_combout\ & 
-- \MUX3|mux_out[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[6]~6_combout\,
	datab => \MUX3|mux_out[5]~5_combout\,
	datac => \MUX3|mux_out[7]~7_combout\,
	datad => \MUX3|mux_out[4]~4_combout\,
	combout => \SEG1|Mux1~0_combout\);

-- Location: LCCOMB_X58_Y53_N28
\SEG1|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG1|Mux0~0_combout\ = (\MUX3|mux_out[6]~6_combout\ & (!\MUX3|mux_out[7]~7_combout\ & ((!\MUX3|mux_out[4]~4_combout\) # (!\MUX3|mux_out[5]~5_combout\)))) # (!\MUX3|mux_out[6]~6_combout\ & (\MUX3|mux_out[5]~5_combout\ $ ((\MUX3|mux_out[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[6]~6_combout\,
	datab => \MUX3|mux_out[5]~5_combout\,
	datac => \MUX3|mux_out[7]~7_combout\,
	datad => \MUX3|mux_out[4]~4_combout\,
	combout => \SEG1|Mux0~0_combout\);

-- Location: LCCOMB_X71_Y46_N24
\SEG2|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG2|Mux6~0_combout\ = (\MUX3|mux_out[9]~9_combout\ & (((\MUX3|mux_out[11]~11_combout\)))) # (!\MUX3|mux_out[9]~9_combout\ & (\MUX3|mux_out[10]~10_combout\ $ (((\MUX3|mux_out[8]~8_combout\ & !\MUX3|mux_out[11]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[8]~8_combout\,
	datab => \MUX3|mux_out[10]~10_combout\,
	datac => \MUX3|mux_out[11]~11_combout\,
	datad => \MUX3|mux_out[9]~9_combout\,
	combout => \SEG2|Mux6~0_combout\);

-- Location: LCCOMB_X71_Y46_N10
\SEG2|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG2|Mux5~0_combout\ = (\MUX3|mux_out[10]~10_combout\ & ((\MUX3|mux_out[11]~11_combout\) # (\MUX3|mux_out[8]~8_combout\ $ (\MUX3|mux_out[9]~9_combout\)))) # (!\MUX3|mux_out[10]~10_combout\ & (((\MUX3|mux_out[11]~11_combout\ & 
-- \MUX3|mux_out[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[8]~8_combout\,
	datab => \MUX3|mux_out[10]~10_combout\,
	datac => \MUX3|mux_out[11]~11_combout\,
	datad => \MUX3|mux_out[9]~9_combout\,
	combout => \SEG2|Mux5~0_combout\);

-- Location: LCCOMB_X71_Y46_N12
\SEG2|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG2|Mux4~0_combout\ = (\MUX3|mux_out[10]~10_combout\ & (((\MUX3|mux_out[11]~11_combout\)))) # (!\MUX3|mux_out[10]~10_combout\ & (\MUX3|mux_out[9]~9_combout\ & ((\MUX3|mux_out[11]~11_combout\) # (!\MUX3|mux_out[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[8]~8_combout\,
	datab => \MUX3|mux_out[10]~10_combout\,
	datac => \MUX3|mux_out[11]~11_combout\,
	datad => \MUX3|mux_out[9]~9_combout\,
	combout => \SEG2|Mux4~0_combout\);

-- Location: LCCOMB_X71_Y46_N6
\SEG2|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG2|Mux3~0_combout\ = (\MUX3|mux_out[8]~8_combout\ & ((\MUX3|mux_out[11]~11_combout\) # (\MUX3|mux_out[10]~10_combout\ $ (!\MUX3|mux_out[9]~9_combout\)))) # (!\MUX3|mux_out[8]~8_combout\ & ((\MUX3|mux_out[9]~9_combout\ & 
-- ((\MUX3|mux_out[11]~11_combout\))) # (!\MUX3|mux_out[9]~9_combout\ & (\MUX3|mux_out[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[8]~8_combout\,
	datab => \MUX3|mux_out[10]~10_combout\,
	datac => \MUX3|mux_out[11]~11_combout\,
	datad => \MUX3|mux_out[9]~9_combout\,
	combout => \SEG2|Mux3~0_combout\);

-- Location: LCCOMB_X71_Y46_N8
\SEG2|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG2|Mux2~0_combout\ = (\MUX3|mux_out[8]~8_combout\) # ((\MUX3|mux_out[9]~9_combout\ & ((\MUX3|mux_out[11]~11_combout\))) # (!\MUX3|mux_out[9]~9_combout\ & (\MUX3|mux_out[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[8]~8_combout\,
	datab => \MUX3|mux_out[10]~10_combout\,
	datac => \MUX3|mux_out[11]~11_combout\,
	datad => \MUX3|mux_out[9]~9_combout\,
	combout => \SEG2|Mux2~0_combout\);

-- Location: LCCOMB_X71_Y46_N18
\SEG2|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG2|Mux1~0_combout\ = (\MUX3|mux_out[8]~8_combout\ & ((\MUX3|mux_out[9]~9_combout\) # (\MUX3|mux_out[10]~10_combout\ $ (!\MUX3|mux_out[11]~11_combout\)))) # (!\MUX3|mux_out[8]~8_combout\ & ((\MUX3|mux_out[10]~10_combout\ & 
-- (\MUX3|mux_out[11]~11_combout\)) # (!\MUX3|mux_out[10]~10_combout\ & ((\MUX3|mux_out[9]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[8]~8_combout\,
	datab => \MUX3|mux_out[10]~10_combout\,
	datac => \MUX3|mux_out[11]~11_combout\,
	datad => \MUX3|mux_out[9]~9_combout\,
	combout => \SEG2|Mux1~0_combout\);

-- Location: LCCOMB_X71_Y46_N28
\SEG2|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG2|Mux0~0_combout\ = (\MUX3|mux_out[10]~10_combout\ & (!\MUX3|mux_out[11]~11_combout\ & ((!\MUX3|mux_out[9]~9_combout\) # (!\MUX3|mux_out[8]~8_combout\)))) # (!\MUX3|mux_out[10]~10_combout\ & ((\MUX3|mux_out[11]~11_combout\ $ 
-- (\MUX3|mux_out[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[8]~8_combout\,
	datab => \MUX3|mux_out[10]~10_combout\,
	datac => \MUX3|mux_out[11]~11_combout\,
	datad => \MUX3|mux_out[9]~9_combout\,
	combout => \SEG2|Mux0~0_combout\);

-- Location: LCCOMB_X77_Y41_N8
\SEG3|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG3|Mux6~0_combout\ = (\MUX3|mux_out[13]~13_combout\ & (((\MUX3|mux_out[15]~15_combout\)))) # (!\MUX3|mux_out[13]~13_combout\ & (\MUX3|mux_out[14]~14_combout\ $ (((\MUX3|mux_out[12]~12_combout\ & !\MUX3|mux_out[15]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[14]~14_combout\,
	datab => \MUX3|mux_out[12]~12_combout\,
	datac => \MUX3|mux_out[13]~13_combout\,
	datad => \MUX3|mux_out[15]~15_combout\,
	combout => \SEG3|Mux6~0_combout\);

-- Location: LCCOMB_X77_Y41_N18
\SEG3|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG3|Mux5~0_combout\ = (\MUX3|mux_out[14]~14_combout\ & ((\MUX3|mux_out[15]~15_combout\) # (\MUX3|mux_out[12]~12_combout\ $ (\MUX3|mux_out[13]~13_combout\)))) # (!\MUX3|mux_out[14]~14_combout\ & (((\MUX3|mux_out[13]~13_combout\ & 
-- \MUX3|mux_out[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[14]~14_combout\,
	datab => \MUX3|mux_out[12]~12_combout\,
	datac => \MUX3|mux_out[13]~13_combout\,
	datad => \MUX3|mux_out[15]~15_combout\,
	combout => \SEG3|Mux5~0_combout\);

-- Location: LCCOMB_X77_Y41_N20
\SEG3|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG3|Mux4~0_combout\ = (\MUX3|mux_out[14]~14_combout\ & (((\MUX3|mux_out[15]~15_combout\)))) # (!\MUX3|mux_out[14]~14_combout\ & (\MUX3|mux_out[13]~13_combout\ & ((\MUX3|mux_out[15]~15_combout\) # (!\MUX3|mux_out[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[14]~14_combout\,
	datab => \MUX3|mux_out[12]~12_combout\,
	datac => \MUX3|mux_out[13]~13_combout\,
	datad => \MUX3|mux_out[15]~15_combout\,
	combout => \SEG3|Mux4~0_combout\);

-- Location: LCCOMB_X77_Y41_N30
\SEG3|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG3|Mux3~0_combout\ = (\MUX3|mux_out[14]~14_combout\ & ((\MUX3|mux_out[15]~15_combout\) # (\MUX3|mux_out[12]~12_combout\ $ (!\MUX3|mux_out[13]~13_combout\)))) # (!\MUX3|mux_out[14]~14_combout\ & ((\MUX3|mux_out[13]~13_combout\ & 
-- ((\MUX3|mux_out[15]~15_combout\))) # (!\MUX3|mux_out[13]~13_combout\ & (\MUX3|mux_out[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[14]~14_combout\,
	datab => \MUX3|mux_out[12]~12_combout\,
	datac => \MUX3|mux_out[13]~13_combout\,
	datad => \MUX3|mux_out[15]~15_combout\,
	combout => \SEG3|Mux3~0_combout\);

-- Location: LCCOMB_X77_Y41_N16
\SEG3|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG3|Mux2~0_combout\ = (\MUX3|mux_out[12]~12_combout\) # ((\MUX3|mux_out[13]~13_combout\ & ((\MUX3|mux_out[15]~15_combout\))) # (!\MUX3|mux_out[13]~13_combout\ & (\MUX3|mux_out[14]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[14]~14_combout\,
	datab => \MUX3|mux_out[12]~12_combout\,
	datac => \MUX3|mux_out[13]~13_combout\,
	datad => \MUX3|mux_out[15]~15_combout\,
	combout => \SEG3|Mux2~0_combout\);

-- Location: LCCOMB_X77_Y41_N2
\SEG3|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG3|Mux1~0_combout\ = (\MUX3|mux_out[14]~14_combout\ & ((\MUX3|mux_out[15]~15_combout\) # ((\MUX3|mux_out[12]~12_combout\ & \MUX3|mux_out[13]~13_combout\)))) # (!\MUX3|mux_out[14]~14_combout\ & ((\MUX3|mux_out[13]~13_combout\) # 
-- ((\MUX3|mux_out[12]~12_combout\ & !\MUX3|mux_out[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[14]~14_combout\,
	datab => \MUX3|mux_out[12]~12_combout\,
	datac => \MUX3|mux_out[13]~13_combout\,
	datad => \MUX3|mux_out[15]~15_combout\,
	combout => \SEG3|Mux1~0_combout\);

-- Location: LCCOMB_X77_Y41_N4
\SEG3|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG3|Mux0~0_combout\ = (\MUX3|mux_out[14]~14_combout\ & (!\MUX3|mux_out[15]~15_combout\ & ((!\MUX3|mux_out[13]~13_combout\) # (!\MUX3|mux_out[12]~12_combout\)))) # (!\MUX3|mux_out[14]~14_combout\ & ((\MUX3|mux_out[13]~13_combout\ $ 
-- (\MUX3|mux_out[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[14]~14_combout\,
	datab => \MUX3|mux_out[12]~12_combout\,
	datac => \MUX3|mux_out[13]~13_combout\,
	datad => \MUX3|mux_out[15]~15_combout\,
	combout => \SEG3|Mux0~0_combout\);

-- Location: LCCOMB_X74_Y41_N8
\SEG4|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG4|Mux6~0_combout\ = (\MUX3|mux_out[17]~17_combout\ & (((\MUX3|mux_out[19]~19_combout\)))) # (!\MUX3|mux_out[17]~17_combout\ & (\MUX3|mux_out[18]~18_combout\ $ (((!\MUX3|mux_out[19]~19_combout\ & \MUX3|mux_out[16]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[18]~18_combout\,
	datab => \MUX3|mux_out[19]~19_combout\,
	datac => \MUX3|mux_out[17]~17_combout\,
	datad => \MUX3|mux_out[16]~16_combout\,
	combout => \SEG4|Mux6~0_combout\);

-- Location: LCCOMB_X74_Y41_N10
\SEG4|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG4|Mux5~0_combout\ = (\MUX3|mux_out[18]~18_combout\ & ((\MUX3|mux_out[19]~19_combout\) # (\MUX3|mux_out[17]~17_combout\ $ (\MUX3|mux_out[16]~16_combout\)))) # (!\MUX3|mux_out[18]~18_combout\ & (\MUX3|mux_out[19]~19_combout\ & 
-- (\MUX3|mux_out[17]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[18]~18_combout\,
	datab => \MUX3|mux_out[19]~19_combout\,
	datac => \MUX3|mux_out[17]~17_combout\,
	datad => \MUX3|mux_out[16]~16_combout\,
	combout => \SEG4|Mux5~0_combout\);

-- Location: LCCOMB_X74_Y41_N28
\SEG4|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG4|Mux4~0_combout\ = (\MUX3|mux_out[18]~18_combout\ & (\MUX3|mux_out[19]~19_combout\)) # (!\MUX3|mux_out[18]~18_combout\ & (\MUX3|mux_out[17]~17_combout\ & ((\MUX3|mux_out[19]~19_combout\) # (!\MUX3|mux_out[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[18]~18_combout\,
	datab => \MUX3|mux_out[19]~19_combout\,
	datac => \MUX3|mux_out[17]~17_combout\,
	datad => \MUX3|mux_out[16]~16_combout\,
	combout => \SEG4|Mux4~0_combout\);

-- Location: LCCOMB_X74_Y41_N6
\SEG4|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG4|Mux3~0_combout\ = (\MUX3|mux_out[18]~18_combout\ & ((\MUX3|mux_out[19]~19_combout\) # (\MUX3|mux_out[17]~17_combout\ $ (!\MUX3|mux_out[16]~16_combout\)))) # (!\MUX3|mux_out[18]~18_combout\ & ((\MUX3|mux_out[17]~17_combout\ & 
-- (\MUX3|mux_out[19]~19_combout\)) # (!\MUX3|mux_out[17]~17_combout\ & ((\MUX3|mux_out[16]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[18]~18_combout\,
	datab => \MUX3|mux_out[19]~19_combout\,
	datac => \MUX3|mux_out[17]~17_combout\,
	datad => \MUX3|mux_out[16]~16_combout\,
	combout => \SEG4|Mux3~0_combout\);

-- Location: LCCOMB_X74_Y41_N0
\SEG4|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG4|Mux2~0_combout\ = (\MUX3|mux_out[16]~16_combout\) # ((\MUX3|mux_out[17]~17_combout\ & ((\MUX3|mux_out[19]~19_combout\))) # (!\MUX3|mux_out[17]~17_combout\ & (\MUX3|mux_out[18]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[18]~18_combout\,
	datab => \MUX3|mux_out[19]~19_combout\,
	datac => \MUX3|mux_out[17]~17_combout\,
	datad => \MUX3|mux_out[16]~16_combout\,
	combout => \SEG4|Mux2~0_combout\);

-- Location: LCCOMB_X74_Y41_N26
\SEG4|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG4|Mux1~0_combout\ = (\MUX3|mux_out[18]~18_combout\ & ((\MUX3|mux_out[19]~19_combout\) # ((\MUX3|mux_out[17]~17_combout\ & \MUX3|mux_out[16]~16_combout\)))) # (!\MUX3|mux_out[18]~18_combout\ & ((\MUX3|mux_out[17]~17_combout\) # 
-- ((!\MUX3|mux_out[19]~19_combout\ & \MUX3|mux_out[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[18]~18_combout\,
	datab => \MUX3|mux_out[19]~19_combout\,
	datac => \MUX3|mux_out[17]~17_combout\,
	datad => \MUX3|mux_out[16]~16_combout\,
	combout => \SEG4|Mux1~0_combout\);

-- Location: LCCOMB_X74_Y41_N12
\SEG4|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG4|Mux0~0_combout\ = (\MUX3|mux_out[18]~18_combout\ & (!\MUX3|mux_out[19]~19_combout\ & ((!\MUX3|mux_out[16]~16_combout\) # (!\MUX3|mux_out[17]~17_combout\)))) # (!\MUX3|mux_out[18]~18_combout\ & (\MUX3|mux_out[19]~19_combout\ $ 
-- ((\MUX3|mux_out[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[18]~18_combout\,
	datab => \MUX3|mux_out[19]~19_combout\,
	datac => \MUX3|mux_out[17]~17_combout\,
	datad => \MUX3|mux_out[16]~16_combout\,
	combout => \SEG4|Mux0~0_combout\);

-- Location: LCCOMB_X75_Y38_N24
\SEG5|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG5|Mux6~0_combout\ = (\MUX3|mux_out[21]~21_combout\ & (((\MUX3|mux_out[23]~23_combout\)))) # (!\MUX3|mux_out[21]~21_combout\ & (\MUX3|mux_out[22]~22_combout\ $ (((!\MUX3|mux_out[23]~23_combout\ & \MUX3|mux_out[20]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[21]~21_combout\,
	datab => \MUX3|mux_out[22]~22_combout\,
	datac => \MUX3|mux_out[23]~23_combout\,
	datad => \MUX3|mux_out[20]~20_combout\,
	combout => \SEG5|Mux6~0_combout\);

-- Location: LCCOMB_X75_Y38_N2
\SEG5|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG5|Mux5~0_combout\ = (\MUX3|mux_out[22]~22_combout\ & ((\MUX3|mux_out[23]~23_combout\) # (\MUX3|mux_out[21]~21_combout\ $ (\MUX3|mux_out[20]~20_combout\)))) # (!\MUX3|mux_out[22]~22_combout\ & (\MUX3|mux_out[21]~21_combout\ & 
-- (\MUX3|mux_out[23]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[21]~21_combout\,
	datab => \MUX3|mux_out[22]~22_combout\,
	datac => \MUX3|mux_out[23]~23_combout\,
	datad => \MUX3|mux_out[20]~20_combout\,
	combout => \SEG5|Mux5~0_combout\);

-- Location: LCCOMB_X75_Y38_N4
\SEG5|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG5|Mux4~0_combout\ = (\MUX3|mux_out[22]~22_combout\ & (((\MUX3|mux_out[23]~23_combout\)))) # (!\MUX3|mux_out[22]~22_combout\ & (\MUX3|mux_out[21]~21_combout\ & ((\MUX3|mux_out[23]~23_combout\) # (!\MUX3|mux_out[20]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[21]~21_combout\,
	datab => \MUX3|mux_out[22]~22_combout\,
	datac => \MUX3|mux_out[23]~23_combout\,
	datad => \MUX3|mux_out[20]~20_combout\,
	combout => \SEG5|Mux4~0_combout\);

-- Location: LCCOMB_X75_Y38_N22
\SEG5|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG5|Mux3~0_combout\ = (\MUX3|mux_out[22]~22_combout\ & ((\MUX3|mux_out[23]~23_combout\) # (\MUX3|mux_out[21]~21_combout\ $ (!\MUX3|mux_out[20]~20_combout\)))) # (!\MUX3|mux_out[22]~22_combout\ & ((\MUX3|mux_out[21]~21_combout\ & 
-- (\MUX3|mux_out[23]~23_combout\)) # (!\MUX3|mux_out[21]~21_combout\ & ((\MUX3|mux_out[20]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[21]~21_combout\,
	datab => \MUX3|mux_out[22]~22_combout\,
	datac => \MUX3|mux_out[23]~23_combout\,
	datad => \MUX3|mux_out[20]~20_combout\,
	combout => \SEG5|Mux3~0_combout\);

-- Location: LCCOMB_X75_Y38_N16
\SEG5|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG5|Mux2~0_combout\ = (\MUX3|mux_out[20]~20_combout\) # ((\MUX3|mux_out[21]~21_combout\ & ((\MUX3|mux_out[23]~23_combout\))) # (!\MUX3|mux_out[21]~21_combout\ & (\MUX3|mux_out[22]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[21]~21_combout\,
	datab => \MUX3|mux_out[22]~22_combout\,
	datac => \MUX3|mux_out[23]~23_combout\,
	datad => \MUX3|mux_out[20]~20_combout\,
	combout => \SEG5|Mux2~0_combout\);

-- Location: LCCOMB_X75_Y38_N10
\SEG5|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG5|Mux1~0_combout\ = (\MUX3|mux_out[22]~22_combout\ & ((\MUX3|mux_out[23]~23_combout\) # ((\MUX3|mux_out[21]~21_combout\ & \MUX3|mux_out[20]~20_combout\)))) # (!\MUX3|mux_out[22]~22_combout\ & ((\MUX3|mux_out[21]~21_combout\) # 
-- ((!\MUX3|mux_out[23]~23_combout\ & \MUX3|mux_out[20]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[21]~21_combout\,
	datab => \MUX3|mux_out[22]~22_combout\,
	datac => \MUX3|mux_out[23]~23_combout\,
	datad => \MUX3|mux_out[20]~20_combout\,
	combout => \SEG5|Mux1~0_combout\);

-- Location: LCCOMB_X75_Y38_N12
\SEG5|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SEG5|Mux0~0_combout\ = (\MUX3|mux_out[21]~21_combout\ & (!\MUX3|mux_out[23]~23_combout\ & ((!\MUX3|mux_out[20]~20_combout\) # (!\MUX3|mux_out[22]~22_combout\)))) # (!\MUX3|mux_out[21]~21_combout\ & (\MUX3|mux_out[22]~22_combout\ $ 
-- ((\MUX3|mux_out[23]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX3|mux_out[21]~21_combout\,
	datab => \MUX3|mux_out[22]~22_combout\,
	datac => \MUX3|mux_out[23]~23_combout\,
	datad => \MUX3|mux_out[20]~20_combout\,
	combout => \SEG5|Mux0~0_combout\);

-- Location: LCCOMB_X55_Y53_N26
\first_add|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \first_add|Add0~12_combout\ = (\ProgramCounter|address\(8) & (\first_add|Add0~11\ $ (GND))) # (!\ProgramCounter|address\(8) & (!\first_add|Add0~11\ & VCC))
-- \first_add|Add0~13\ = CARRY((\ProgramCounter|address\(8) & !\first_add|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|address\(8),
	datad => VCC,
	cin => \first_add|Add0~11\,
	combout => \first_add|Add0~12_combout\,
	cout => \first_add|Add0~13\);

-- Location: FF_X55_Y53_N27
\instructionFetch_Decode|PCOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \first_add|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionFetch_Decode|PCOUT\(8));

-- Location: LCCOMB_X54_Y53_N4
\instructionDecode_Excecution|PCOUT[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|PCOUT[8]~feeder_combout\ = \instructionFetch_Decode|PCOUT\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|PCOUT\(8),
	combout => \instructionDecode_Excecution|PCOUT[8]~feeder_combout\);

-- Location: FF_X54_Y53_N5
\instructionDecode_Excecution|PCOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|PCOUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|PCOUT\(8));

-- Location: LCCOMB_X54_Y53_N22
\instructionExecution_Memory|addROUT[8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|addROUT[8]~20_combout\ = ((\instructionFetch_Decode|instructionOUT\(6) $ (\instructionDecode_Excecution|PCOUT\(8) $ (!\instructionExecution_Memory|addROUT[7]~19\)))) # (GND)
-- \instructionExecution_Memory|addROUT[8]~21\ = CARRY((\instructionFetch_Decode|instructionOUT\(6) & ((\instructionDecode_Excecution|PCOUT\(8)) # (!\instructionExecution_Memory|addROUT[7]~19\))) # (!\instructionFetch_Decode|instructionOUT\(6) & 
-- (\instructionDecode_Excecution|PCOUT\(8) & !\instructionExecution_Memory|addROUT[7]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(6),
	datab => \instructionDecode_Excecution|PCOUT\(8),
	datad => VCC,
	cin => \instructionExecution_Memory|addROUT[7]~19\,
	combout => \instructionExecution_Memory|addROUT[8]~20_combout\,
	cout => \instructionExecution_Memory|addROUT[8]~21\);

-- Location: FF_X54_Y53_N23
\instructionExecution_Memory|addROUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|addROUT[8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|addROUT\(8));

-- Location: LCCOMB_X55_Y53_N12
\MUX4|mux_out[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX4|mux_out[8]~6_combout\ = (\instructionExecution_Memory|branchOUT~q\ & ((\instructionExecution_Memory|zeroOUT~q\ & ((\instructionExecution_Memory|addROUT\(8)))) # (!\instructionExecution_Memory|zeroOUT~q\ & (\first_add|Add0~12_combout\)))) # 
-- (!\instructionExecution_Memory|branchOUT~q\ & (((\first_add|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionExecution_Memory|branchOUT~q\,
	datab => \instructionExecution_Memory|zeroOUT~q\,
	datac => \first_add|Add0~12_combout\,
	datad => \instructionExecution_Memory|addROUT\(8),
	combout => \MUX4|mux_out[8]~6_combout\);

-- Location: FF_X55_Y53_N13
\ProgramCounter|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX4|mux_out[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgramCounter|address\(8));

-- Location: LCCOMB_X55_Y53_N28
\first_add|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \first_add|Add0~14_combout\ = \first_add|Add0~13\ $ (\ProgramCounter|address\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ProgramCounter|address\(9),
	cin => \first_add|Add0~13\,
	combout => \first_add|Add0~14_combout\);

-- Location: FF_X55_Y53_N29
\instructionFetch_Decode|PCOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \first_add|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionFetch_Decode|PCOUT\(9));

-- Location: LCCOMB_X54_Y53_N6
\instructionDecode_Excecution|PCOUT[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionDecode_Excecution|PCOUT[9]~feeder_combout\ = \instructionFetch_Decode|PCOUT\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instructionFetch_Decode|PCOUT\(9),
	combout => \instructionDecode_Excecution|PCOUT[9]~feeder_combout\);

-- Location: FF_X54_Y53_N7
\instructionDecode_Excecution|PCOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionDecode_Excecution|PCOUT[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionDecode_Excecution|PCOUT\(9));

-- Location: LCCOMB_X54_Y53_N24
\instructionExecution_Memory|addROUT[9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instructionExecution_Memory|addROUT[9]~22_combout\ = \instructionFetch_Decode|instructionOUT\(7) $ (\instructionExecution_Memory|addROUT[8]~21\ $ (\instructionDecode_Excecution|PCOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instructionFetch_Decode|instructionOUT\(7),
	datad => \instructionDecode_Excecution|PCOUT\(9),
	cin => \instructionExecution_Memory|addROUT[8]~21\,
	combout => \instructionExecution_Memory|addROUT[9]~22_combout\);

-- Location: FF_X54_Y53_N25
\instructionExecution_Memory|addROUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \instructionExecution_Memory|addROUT[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instructionExecution_Memory|addROUT\(9));

-- Location: LCCOMB_X55_Y53_N30
\MUX4|mux_out[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX4|mux_out[9]~7_combout\ = (\instructionExecution_Memory|zeroOUT~q\ & ((\instructionExecution_Memory|branchOUT~q\ & (\instructionExecution_Memory|addROUT\(9))) # (!\instructionExecution_Memory|branchOUT~q\ & ((\first_add|Add0~14_combout\))))) # 
-- (!\instructionExecution_Memory|zeroOUT~q\ & (((\first_add|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instructionExecution_Memory|addROUT\(9),
	datab => \instructionExecution_Memory|zeroOUT~q\,
	datac => \instructionExecution_Memory|branchOUT~q\,
	datad => \first_add|Add0~14_combout\,
	combout => \MUX4|mux_out[9]~7_combout\);

-- Location: FF_X55_Y53_N31
\ProgramCounter|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUX4|mux_out[9]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgramCounter|address\(9));

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~GND~combout\,
	xe_ye => \~GND~combout\,
	se => \~GND~combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~GND~combout\,
	usr_pwd => VCC,
	tsen => \~GND~combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~GND~combout\,
	usr_pwd => VCC,
	tsen => \~GND~combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_to_writeData_sig_probe(0) <= \to_writeData_sig_probe[0]~output_o\;

ww_to_writeData_sig_probe(1) <= \to_writeData_sig_probe[1]~output_o\;

ww_to_writeData_sig_probe(2) <= \to_writeData_sig_probe[2]~output_o\;

ww_to_writeData_sig_probe(3) <= \to_writeData_sig_probe[3]~output_o\;

ww_to_writeData_sig_probe(4) <= \to_writeData_sig_probe[4]~output_o\;

ww_to_writeData_sig_probe(5) <= \to_writeData_sig_probe[5]~output_o\;

ww_to_writeData_sig_probe(6) <= \to_writeData_sig_probe[6]~output_o\;

ww_to_writeData_sig_probe(7) <= \to_writeData_sig_probe[7]~output_o\;

ww_to_writeData_sig_probe(8) <= \to_writeData_sig_probe[8]~output_o\;

ww_to_writeData_sig_probe(9) <= \to_writeData_sig_probe[9]~output_o\;

ww_to_writeData_sig_probe(10) <= \to_writeData_sig_probe[10]~output_o\;

ww_to_writeData_sig_probe(11) <= \to_writeData_sig_probe[11]~output_o\;

ww_to_writeData_sig_probe(12) <= \to_writeData_sig_probe[12]~output_o\;

ww_to_writeData_sig_probe(13) <= \to_writeData_sig_probe[13]~output_o\;

ww_to_writeData_sig_probe(14) <= \to_writeData_sig_probe[14]~output_o\;

ww_to_writeData_sig_probe(15) <= \to_writeData_sig_probe[15]~output_o\;

ww_to_writeData_sig_probe(16) <= \to_writeData_sig_probe[16]~output_o\;

ww_to_writeData_sig_probe(17) <= \to_writeData_sig_probe[17]~output_o\;

ww_to_writeData_sig_probe(18) <= \to_writeData_sig_probe[18]~output_o\;

ww_to_writeData_sig_probe(19) <= \to_writeData_sig_probe[19]~output_o\;

ww_to_writeData_sig_probe(20) <= \to_writeData_sig_probe[20]~output_o\;

ww_to_writeData_sig_probe(21) <= \to_writeData_sig_probe[21]~output_o\;

ww_to_writeData_sig_probe(22) <= \to_writeData_sig_probe[22]~output_o\;

ww_to_writeData_sig_probe(23) <= \to_writeData_sig_probe[23]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_LED(0) <= \LED[0]~output_o\;

ww_LED(1) <= \LED[1]~output_o\;

ww_LED(2) <= \LED[2]~output_o\;

ww_LED(3) <= \LED[3]~output_o\;

ww_LED(4) <= \LED[4]~output_o\;

ww_LED(5) <= \LED[5]~output_o\;

ww_LED(6) <= \LED[6]~output_o\;

ww_LED(7) <= \LED[7]~output_o\;

ww_LED(8) <= \LED[8]~output_o\;

ww_LED(9) <= \LED[9]~output_o\;
END structure;


