<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SPARTAN_3E_music_game.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FSM_SendSamples.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Keyboard_driver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clock_div.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="kbd_2_ascii.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_schema.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main_schema.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main_schema.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main_schema.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main_schema.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="main_schema.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main_schema.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_schema.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main_schema.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main_schema.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main_schema.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main_schema.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main_schema.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main_schema.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_schema.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main_schema.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main_schema.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main_schema.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main_schema.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main_schema.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main_schema.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_schema.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="main_schema.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main_schema.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main_schema.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_schema_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_schema_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_schema_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_schema_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_schema_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_schema_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_schema_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_schema_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_schema_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_schema_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_schema_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_schema_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_schema_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_schema_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_schema_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_schema_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="song_writer.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="song_writer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="song_writer_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="song_writer_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="song_writer_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1715096965" xil_pn:in_ck="6429034245416276410" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1715096965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FSM_SendSamples.vhd"/>
      <outfile xil_pn:name="Keyboard_driver.vhd"/>
      <outfile xil_pn:name="clock_div.vhd"/>
      <outfile xil_pn:name="clock_div_test.vhd"/>
      <outfile xil_pn:name="kbd_2_ascii.vhd"/>
      <outfile xil_pn:name="song_writer.vhd"/>
      <outfile xil_pn:name="song_writer_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715096805" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1517882986410549688" xil_pn:start_ts="1715096805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715096807" xil_pn:in_ck="-4573957452528879647" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8565845198046187082" xil_pn:start_ts="1715096805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1715096807" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6619608377502874966" xil_pn:start_ts="1715096807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715096965" xil_pn:in_ck="6429034245416276410" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1715096965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FSM_SendSamples.vhd"/>
      <outfile xil_pn:name="Keyboard_driver.vhd"/>
      <outfile xil_pn:name="clock_div.vhd"/>
      <outfile xil_pn:name="clock_div_test.vhd"/>
      <outfile xil_pn:name="kbd_2_ascii.vhd"/>
      <outfile xil_pn:name="song_writer.vhd"/>
      <outfile xil_pn:name="song_writer_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715096968" xil_pn:in_ck="6429034245416276410" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7315757564410246258" xil_pn:start_ts="1715096965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="song_writer_test_beh.prj"/>
      <outfile xil_pn:name="song_writer_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1715096968" xil_pn:in_ck="4741892389131178753" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5134990539512052351" xil_pn:start_ts="1715096968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="song_writer_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1715097442" xil_pn:in_ck="-4573957452528879647" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2599911999203677916" xil_pn:start_ts="1715097440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="main_schema.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1715097170" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6619608377502874966" xil_pn:start_ts="1715097170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715097170" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1715097170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715097170" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-543114121573854750" xil_pn:start_ts="1715097170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715097196" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1715097196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715097196" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4676390262426050636" xil_pn:start_ts="1715097196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715097454" xil_pn:in_ck="-1018696268664024510" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6977918134202962759" xil_pn:start_ts="1715097442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main_schema.jhd"/>
      <outfile xil_pn:name="main_schema.lso"/>
      <outfile xil_pn:name="main_schema.ngc"/>
      <outfile xil_pn:name="main_schema.ngr"/>
      <outfile xil_pn:name="main_schema.prj"/>
      <outfile xil_pn:name="main_schema.stx"/>
      <outfile xil_pn:name="main_schema.syr"/>
      <outfile xil_pn:name="main_schema.xst"/>
      <outfile xil_pn:name="main_schema_vhdl.prj"/>
      <outfile xil_pn:name="main_schema_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1715097209" xil_pn:in_ck="-7828058180639901540" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5815606746606499881" xil_pn:start_ts="1715097209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715097460" xil_pn:in_ck="759737188099454791" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6115368578634234665" xil_pn:start_ts="1715097454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main_schema.bld"/>
      <outfile xil_pn:name="main_schema.ngd"/>
      <outfile xil_pn:name="main_schema_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1715097464" xil_pn:in_ck="3934011930021081144" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1715097460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="main_schema.pcf"/>
      <outfile xil_pn:name="main_schema_map.map"/>
      <outfile xil_pn:name="main_schema_map.mrp"/>
      <outfile xil_pn:name="main_schema_map.ncd"/>
      <outfile xil_pn:name="main_schema_map.ngm"/>
      <outfile xil_pn:name="main_schema_map.xrpt"/>
      <outfile xil_pn:name="main_schema_summary.xml"/>
      <outfile xil_pn:name="main_schema_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1715097482" xil_pn:in_ck="5978150513536949073" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1715097464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="main_schema.ncd"/>
      <outfile xil_pn:name="main_schema.pad"/>
      <outfile xil_pn:name="main_schema.par"/>
      <outfile xil_pn:name="main_schema.ptwx"/>
      <outfile xil_pn:name="main_schema.unroutes"/>
      <outfile xil_pn:name="main_schema.xpi"/>
      <outfile xil_pn:name="main_schema_pad.csv"/>
      <outfile xil_pn:name="main_schema_pad.txt"/>
      <outfile xil_pn:name="main_schema_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1715097489" xil_pn:in_ck="-4573957452528885096" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1715097482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main_schema.bgn"/>
      <outfile xil_pn:name="main_schema.bit"/>
      <outfile xil_pn:name="main_schema.drc"/>
      <outfile xil_pn:name="main_schema.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1715097482" xil_pn:in_ck="3934011930021081012" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1715097478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="main_schema.twr"/>
      <outfile xil_pn:name="main_schema.twx"/>
    </transform>
  </transforms>

</generated_project>
