Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/PICtop_tb_isim_beh.exe -prj E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/PICtop_tb_beh.prj work.PICtop_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/ipcore_dir/fifo.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/Pulse_width.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/Data_Count.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/ShiftRegister.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/RS232_TX.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/RS232_RX.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/PIC_pkg.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/data_counter.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/RS232top.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/ROM.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/RAM.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/DMA.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/CPU.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/ALU.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/PICtop.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/lib/RS232_test.vhd" into library RS232_test
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/tb_PICtop.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package pic_pkg
Compiling package rs232_test
Compiling package numeric_std
Compiling architecture behavioral of entity Pulse_width [\Pulse_width(174)\]
Compiling architecture behavioral of entity Data_Count [\Data_Count(8)\]
Compiling architecture behavioral of entity RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity Pulse_width [\Pulse_width(87)\]
Compiling architecture behavioral of entity RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity ShiftRegister [shiftregister_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_ss [\fifo_generator_v9_3_bhv_ss(6,8,...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(1,0,6,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(1,0,6,"Blan...]
Compiling architecture fifo_a of entity fifo [fifo_default]
Compiling architecture rtl of entity RS232top [rs232top_default]
Compiling architecture behavioral of entity data_counter [data_counter_default]
Compiling architecture behavioral of entity DMA [dma_default]
Compiling architecture behavior of entity ram [ram_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity CPU [cpu_default]
Compiling architecture automatic of entity ROM [rom_default]
Compiling architecture behavior of entity PICtop [pictop_default]
Compiling architecture testbench of entity pictop_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 44 VHDL Units
Built simulation executable E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/PICtop_tb_isim_beh.exe
Fuse Memory Usage: 42892 KB
Fuse CPU Usage: 1234 ms
