// https://technobyte.org/verilog-full-adder-behavioral-modeling/

module half_adder
  (
   output  co, s, 
   input   a,  b
   );

   xor (s,  a, b);
   and (co, a, b);
endmodule // half_adder

