
Exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb14  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b10  0800fbd0  0800fbd0  0001fbd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080106e0  080106e0  000301e4  2**0
                  CONTENTS
  4 .ARM          00000000  080106e0  080106e0  000301e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080106e0  080106e0  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080106e0  080106e0  000206e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080106e4  080106e4  000206e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080106e8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f4  200001e4  080108cc  000301e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d8  080108cc  000305d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b0b0  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003026  00000000  00000000  0004b2bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b8  00000000  00000000  0004e2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001290  00000000  00000000  0004f6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000197ea  00000000  00000000  00050930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001950c  00000000  00000000  0006a11a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b6b8  00000000  00000000  00083626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011ecde  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fc4  00000000  00000000  0011ed34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001e4 	.word	0x200001e4
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800fbb4 	.word	0x0800fbb4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001e8 	.word	0x200001e8
 80000fc:	0800fbb4 	.word	0x0800fbb4

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			; (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	; 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	; 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	; 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			; (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	1c10      	adds	r0, r2, #0
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	1c19      	adds	r1, r3, #0
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f001 fe33 	bl	80020a0 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fd7d 	bl	8001f44 <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f001 fe25 	bl	80020a0 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fe1b 	bl	80020a0 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fd9f 	bl	8001fbc <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fd95 	bl	8001fbc <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_cfrcmple>:
 80004a0:	4684      	mov	ip, r0
 80004a2:	1c08      	adds	r0, r1, #0
 80004a4:	4661      	mov	r1, ip
 80004a6:	e7ff      	b.n	80004a8 <__aeabi_cfcmpeq>

080004a8 <__aeabi_cfcmpeq>:
 80004a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004aa:	f000 fb67 	bl	8000b7c <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d401      	bmi.n	80004b6 <__aeabi_cfcmpeq+0xe>
 80004b2:	2100      	movs	r1, #0
 80004b4:	42c8      	cmn	r0, r1
 80004b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004b8 <__aeabi_fcmpeq>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 faeb 	bl	8000a94 <__eqsf2>
 80004be:	4240      	negs	r0, r0
 80004c0:	3001      	adds	r0, #1
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_fcmplt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 fb59 	bl	8000b7c <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	db01      	blt.n	80004d2 <__aeabi_fcmplt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)

080004d8 <__aeabi_fcmple>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fb4f 	bl	8000b7c <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	dd01      	ble.n	80004e6 <__aeabi_fcmple+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			; (mov r8, r8)

080004ec <__aeabi_fcmpgt>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 faf9 	bl	8000ae4 <__gesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dc01      	bgt.n	80004fa <__aeabi_fcmpgt+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			; (mov r8, r8)

08000500 <__aeabi_fcmpge>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 faef 	bl	8000ae4 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	da01      	bge.n	800050e <__aeabi_fcmpge+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			; (mov r8, r8)

08000514 <__aeabi_f2uiz>:
 8000514:	219e      	movs	r1, #158	; 0x9e
 8000516:	b510      	push	{r4, lr}
 8000518:	05c9      	lsls	r1, r1, #23
 800051a:	1c04      	adds	r4, r0, #0
 800051c:	f7ff fff0 	bl	8000500 <__aeabi_fcmpge>
 8000520:	2800      	cmp	r0, #0
 8000522:	d103      	bne.n	800052c <__aeabi_f2uiz+0x18>
 8000524:	1c20      	adds	r0, r4, #0
 8000526:	f000 fe55 	bl	80011d4 <__aeabi_f2iz>
 800052a:	bd10      	pop	{r4, pc}
 800052c:	219e      	movs	r1, #158	; 0x9e
 800052e:	1c20      	adds	r0, r4, #0
 8000530:	05c9      	lsls	r1, r1, #23
 8000532:	f000 fc87 	bl	8000e44 <__aeabi_fsub>
 8000536:	f000 fe4d 	bl	80011d4 <__aeabi_f2iz>
 800053a:	2380      	movs	r3, #128	; 0x80
 800053c:	061b      	lsls	r3, r3, #24
 800053e:	469c      	mov	ip, r3
 8000540:	4460      	add	r0, ip
 8000542:	e7f2      	b.n	800052a <__aeabi_f2uiz+0x16>

08000544 <__aeabi_fadd>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4646      	mov	r6, r8
 8000548:	46d6      	mov	lr, sl
 800054a:	464f      	mov	r7, r9
 800054c:	024d      	lsls	r5, r1, #9
 800054e:	0242      	lsls	r2, r0, #9
 8000550:	b5c0      	push	{r6, r7, lr}
 8000552:	0a52      	lsrs	r2, r2, #9
 8000554:	0a6e      	lsrs	r6, r5, #9
 8000556:	0047      	lsls	r7, r0, #1
 8000558:	46b0      	mov	r8, r6
 800055a:	0e3f      	lsrs	r7, r7, #24
 800055c:	004e      	lsls	r6, r1, #1
 800055e:	0fc4      	lsrs	r4, r0, #31
 8000560:	00d0      	lsls	r0, r2, #3
 8000562:	4694      	mov	ip, r2
 8000564:	003b      	movs	r3, r7
 8000566:	4682      	mov	sl, r0
 8000568:	0e36      	lsrs	r6, r6, #24
 800056a:	0fc9      	lsrs	r1, r1, #31
 800056c:	09ad      	lsrs	r5, r5, #6
 800056e:	428c      	cmp	r4, r1
 8000570:	d06d      	beq.n	800064e <__aeabi_fadd+0x10a>
 8000572:	1bb8      	subs	r0, r7, r6
 8000574:	4681      	mov	r9, r0
 8000576:	2800      	cmp	r0, #0
 8000578:	dd4d      	ble.n	8000616 <__aeabi_fadd+0xd2>
 800057a:	2e00      	cmp	r6, #0
 800057c:	d100      	bne.n	8000580 <__aeabi_fadd+0x3c>
 800057e:	e088      	b.n	8000692 <__aeabi_fadd+0x14e>
 8000580:	2fff      	cmp	r7, #255	; 0xff
 8000582:	d05a      	beq.n	800063a <__aeabi_fadd+0xf6>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	04db      	lsls	r3, r3, #19
 8000588:	431d      	orrs	r5, r3
 800058a:	464b      	mov	r3, r9
 800058c:	2201      	movs	r2, #1
 800058e:	2b1b      	cmp	r3, #27
 8000590:	dc0a      	bgt.n	80005a8 <__aeabi_fadd+0x64>
 8000592:	002b      	movs	r3, r5
 8000594:	464a      	mov	r2, r9
 8000596:	4649      	mov	r1, r9
 8000598:	40d3      	lsrs	r3, r2
 800059a:	2220      	movs	r2, #32
 800059c:	1a52      	subs	r2, r2, r1
 800059e:	4095      	lsls	r5, r2
 80005a0:	002a      	movs	r2, r5
 80005a2:	1e55      	subs	r5, r2, #1
 80005a4:	41aa      	sbcs	r2, r5
 80005a6:	431a      	orrs	r2, r3
 80005a8:	4653      	mov	r3, sl
 80005aa:	1a9a      	subs	r2, r3, r2
 80005ac:	0153      	lsls	r3, r2, #5
 80005ae:	d400      	bmi.n	80005b2 <__aeabi_fadd+0x6e>
 80005b0:	e0b9      	b.n	8000726 <__aeabi_fadd+0x1e2>
 80005b2:	0192      	lsls	r2, r2, #6
 80005b4:	0996      	lsrs	r6, r2, #6
 80005b6:	0030      	movs	r0, r6
 80005b8:	f002 fd5a 	bl	8003070 <__clzsi2>
 80005bc:	3805      	subs	r0, #5
 80005be:	4086      	lsls	r6, r0
 80005c0:	4287      	cmp	r7, r0
 80005c2:	dd00      	ble.n	80005c6 <__aeabi_fadd+0x82>
 80005c4:	e0d4      	b.n	8000770 <__aeabi_fadd+0x22c>
 80005c6:	0033      	movs	r3, r6
 80005c8:	1bc7      	subs	r7, r0, r7
 80005ca:	2020      	movs	r0, #32
 80005cc:	3701      	adds	r7, #1
 80005ce:	40fb      	lsrs	r3, r7
 80005d0:	1bc7      	subs	r7, r0, r7
 80005d2:	40be      	lsls	r6, r7
 80005d4:	0032      	movs	r2, r6
 80005d6:	1e56      	subs	r6, r2, #1
 80005d8:	41b2      	sbcs	r2, r6
 80005da:	2700      	movs	r7, #0
 80005dc:	431a      	orrs	r2, r3
 80005de:	0753      	lsls	r3, r2, #29
 80005e0:	d004      	beq.n	80005ec <__aeabi_fadd+0xa8>
 80005e2:	230f      	movs	r3, #15
 80005e4:	4013      	ands	r3, r2
 80005e6:	2b04      	cmp	r3, #4
 80005e8:	d000      	beq.n	80005ec <__aeabi_fadd+0xa8>
 80005ea:	3204      	adds	r2, #4
 80005ec:	0153      	lsls	r3, r2, #5
 80005ee:	d400      	bmi.n	80005f2 <__aeabi_fadd+0xae>
 80005f0:	e09c      	b.n	800072c <__aeabi_fadd+0x1e8>
 80005f2:	1c7b      	adds	r3, r7, #1
 80005f4:	2ffe      	cmp	r7, #254	; 0xfe
 80005f6:	d100      	bne.n	80005fa <__aeabi_fadd+0xb6>
 80005f8:	e09a      	b.n	8000730 <__aeabi_fadd+0x1ec>
 80005fa:	0192      	lsls	r2, r2, #6
 80005fc:	0a52      	lsrs	r2, r2, #9
 80005fe:	4694      	mov	ip, r2
 8000600:	b2db      	uxtb	r3, r3
 8000602:	05d8      	lsls	r0, r3, #23
 8000604:	4663      	mov	r3, ip
 8000606:	07e4      	lsls	r4, r4, #31
 8000608:	4318      	orrs	r0, r3
 800060a:	4320      	orrs	r0, r4
 800060c:	bce0      	pop	{r5, r6, r7}
 800060e:	46ba      	mov	sl, r7
 8000610:	46b1      	mov	r9, r6
 8000612:	46a8      	mov	r8, r5
 8000614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000616:	2800      	cmp	r0, #0
 8000618:	d049      	beq.n	80006ae <__aeabi_fadd+0x16a>
 800061a:	1bf3      	subs	r3, r6, r7
 800061c:	2f00      	cmp	r7, #0
 800061e:	d000      	beq.n	8000622 <__aeabi_fadd+0xde>
 8000620:	e0b6      	b.n	8000790 <__aeabi_fadd+0x24c>
 8000622:	4652      	mov	r2, sl
 8000624:	2a00      	cmp	r2, #0
 8000626:	d060      	beq.n	80006ea <__aeabi_fadd+0x1a6>
 8000628:	3b01      	subs	r3, #1
 800062a:	2b00      	cmp	r3, #0
 800062c:	d100      	bne.n	8000630 <__aeabi_fadd+0xec>
 800062e:	e0fc      	b.n	800082a <__aeabi_fadd+0x2e6>
 8000630:	2eff      	cmp	r6, #255	; 0xff
 8000632:	d000      	beq.n	8000636 <__aeabi_fadd+0xf2>
 8000634:	e0b4      	b.n	80007a0 <__aeabi_fadd+0x25c>
 8000636:	000c      	movs	r4, r1
 8000638:	4642      	mov	r2, r8
 800063a:	2a00      	cmp	r2, #0
 800063c:	d078      	beq.n	8000730 <__aeabi_fadd+0x1ec>
 800063e:	2080      	movs	r0, #128	; 0x80
 8000640:	03c0      	lsls	r0, r0, #15
 8000642:	4310      	orrs	r0, r2
 8000644:	0242      	lsls	r2, r0, #9
 8000646:	0a53      	lsrs	r3, r2, #9
 8000648:	469c      	mov	ip, r3
 800064a:	23ff      	movs	r3, #255	; 0xff
 800064c:	e7d9      	b.n	8000602 <__aeabi_fadd+0xbe>
 800064e:	1bb9      	subs	r1, r7, r6
 8000650:	2900      	cmp	r1, #0
 8000652:	dd71      	ble.n	8000738 <__aeabi_fadd+0x1f4>
 8000654:	2e00      	cmp	r6, #0
 8000656:	d03f      	beq.n	80006d8 <__aeabi_fadd+0x194>
 8000658:	2fff      	cmp	r7, #255	; 0xff
 800065a:	d0ee      	beq.n	800063a <__aeabi_fadd+0xf6>
 800065c:	2380      	movs	r3, #128	; 0x80
 800065e:	04db      	lsls	r3, r3, #19
 8000660:	431d      	orrs	r5, r3
 8000662:	2201      	movs	r2, #1
 8000664:	291b      	cmp	r1, #27
 8000666:	dc07      	bgt.n	8000678 <__aeabi_fadd+0x134>
 8000668:	002a      	movs	r2, r5
 800066a:	2320      	movs	r3, #32
 800066c:	40ca      	lsrs	r2, r1
 800066e:	1a59      	subs	r1, r3, r1
 8000670:	408d      	lsls	r5, r1
 8000672:	1e6b      	subs	r3, r5, #1
 8000674:	419d      	sbcs	r5, r3
 8000676:	432a      	orrs	r2, r5
 8000678:	4452      	add	r2, sl
 800067a:	0153      	lsls	r3, r2, #5
 800067c:	d553      	bpl.n	8000726 <__aeabi_fadd+0x1e2>
 800067e:	3701      	adds	r7, #1
 8000680:	2fff      	cmp	r7, #255	; 0xff
 8000682:	d055      	beq.n	8000730 <__aeabi_fadd+0x1ec>
 8000684:	2301      	movs	r3, #1
 8000686:	497b      	ldr	r1, [pc, #492]	; (8000874 <__aeabi_fadd+0x330>)
 8000688:	4013      	ands	r3, r2
 800068a:	0852      	lsrs	r2, r2, #1
 800068c:	400a      	ands	r2, r1
 800068e:	431a      	orrs	r2, r3
 8000690:	e7a5      	b.n	80005de <__aeabi_fadd+0x9a>
 8000692:	2d00      	cmp	r5, #0
 8000694:	d02c      	beq.n	80006f0 <__aeabi_fadd+0x1ac>
 8000696:	2301      	movs	r3, #1
 8000698:	425b      	negs	r3, r3
 800069a:	469c      	mov	ip, r3
 800069c:	44e1      	add	r9, ip
 800069e:	464b      	mov	r3, r9
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d100      	bne.n	80006a6 <__aeabi_fadd+0x162>
 80006a4:	e0ad      	b.n	8000802 <__aeabi_fadd+0x2be>
 80006a6:	2fff      	cmp	r7, #255	; 0xff
 80006a8:	d000      	beq.n	80006ac <__aeabi_fadd+0x168>
 80006aa:	e76e      	b.n	800058a <__aeabi_fadd+0x46>
 80006ac:	e7c5      	b.n	800063a <__aeabi_fadd+0xf6>
 80006ae:	20fe      	movs	r0, #254	; 0xfe
 80006b0:	1c7e      	adds	r6, r7, #1
 80006b2:	4230      	tst	r0, r6
 80006b4:	d160      	bne.n	8000778 <__aeabi_fadd+0x234>
 80006b6:	2f00      	cmp	r7, #0
 80006b8:	d000      	beq.n	80006bc <__aeabi_fadd+0x178>
 80006ba:	e093      	b.n	80007e4 <__aeabi_fadd+0x2a0>
 80006bc:	4652      	mov	r2, sl
 80006be:	2a00      	cmp	r2, #0
 80006c0:	d100      	bne.n	80006c4 <__aeabi_fadd+0x180>
 80006c2:	e0b6      	b.n	8000832 <__aeabi_fadd+0x2ee>
 80006c4:	2d00      	cmp	r5, #0
 80006c6:	d09c      	beq.n	8000602 <__aeabi_fadd+0xbe>
 80006c8:	1b52      	subs	r2, r2, r5
 80006ca:	0150      	lsls	r0, r2, #5
 80006cc:	d400      	bmi.n	80006d0 <__aeabi_fadd+0x18c>
 80006ce:	e0c3      	b.n	8000858 <__aeabi_fadd+0x314>
 80006d0:	4653      	mov	r3, sl
 80006d2:	000c      	movs	r4, r1
 80006d4:	1aea      	subs	r2, r5, r3
 80006d6:	e782      	b.n	80005de <__aeabi_fadd+0x9a>
 80006d8:	2d00      	cmp	r5, #0
 80006da:	d009      	beq.n	80006f0 <__aeabi_fadd+0x1ac>
 80006dc:	3901      	subs	r1, #1
 80006de:	2900      	cmp	r1, #0
 80006e0:	d100      	bne.n	80006e4 <__aeabi_fadd+0x1a0>
 80006e2:	e08b      	b.n	80007fc <__aeabi_fadd+0x2b8>
 80006e4:	2fff      	cmp	r7, #255	; 0xff
 80006e6:	d1bc      	bne.n	8000662 <__aeabi_fadd+0x11e>
 80006e8:	e7a7      	b.n	800063a <__aeabi_fadd+0xf6>
 80006ea:	000c      	movs	r4, r1
 80006ec:	4642      	mov	r2, r8
 80006ee:	0037      	movs	r7, r6
 80006f0:	2fff      	cmp	r7, #255	; 0xff
 80006f2:	d0a2      	beq.n	800063a <__aeabi_fadd+0xf6>
 80006f4:	0252      	lsls	r2, r2, #9
 80006f6:	0a53      	lsrs	r3, r2, #9
 80006f8:	469c      	mov	ip, r3
 80006fa:	b2fb      	uxtb	r3, r7
 80006fc:	e781      	b.n	8000602 <__aeabi_fadd+0xbe>
 80006fe:	21fe      	movs	r1, #254	; 0xfe
 8000700:	3701      	adds	r7, #1
 8000702:	4239      	tst	r1, r7
 8000704:	d165      	bne.n	80007d2 <__aeabi_fadd+0x28e>
 8000706:	2b00      	cmp	r3, #0
 8000708:	d17e      	bne.n	8000808 <__aeabi_fadd+0x2c4>
 800070a:	2800      	cmp	r0, #0
 800070c:	d100      	bne.n	8000710 <__aeabi_fadd+0x1cc>
 800070e:	e0aa      	b.n	8000866 <__aeabi_fadd+0x322>
 8000710:	2d00      	cmp	r5, #0
 8000712:	d100      	bne.n	8000716 <__aeabi_fadd+0x1d2>
 8000714:	e775      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000716:	002a      	movs	r2, r5
 8000718:	4452      	add	r2, sl
 800071a:	2700      	movs	r7, #0
 800071c:	0153      	lsls	r3, r2, #5
 800071e:	d502      	bpl.n	8000726 <__aeabi_fadd+0x1e2>
 8000720:	4b55      	ldr	r3, [pc, #340]	; (8000878 <__aeabi_fadd+0x334>)
 8000722:	3701      	adds	r7, #1
 8000724:	401a      	ands	r2, r3
 8000726:	0753      	lsls	r3, r2, #29
 8000728:	d000      	beq.n	800072c <__aeabi_fadd+0x1e8>
 800072a:	e75a      	b.n	80005e2 <__aeabi_fadd+0x9e>
 800072c:	08d2      	lsrs	r2, r2, #3
 800072e:	e7df      	b.n	80006f0 <__aeabi_fadd+0x1ac>
 8000730:	2200      	movs	r2, #0
 8000732:	23ff      	movs	r3, #255	; 0xff
 8000734:	4694      	mov	ip, r2
 8000736:	e764      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000738:	2900      	cmp	r1, #0
 800073a:	d0e0      	beq.n	80006fe <__aeabi_fadd+0x1ba>
 800073c:	1bf3      	subs	r3, r6, r7
 800073e:	2f00      	cmp	r7, #0
 8000740:	d03e      	beq.n	80007c0 <__aeabi_fadd+0x27c>
 8000742:	2eff      	cmp	r6, #255	; 0xff
 8000744:	d100      	bne.n	8000748 <__aeabi_fadd+0x204>
 8000746:	e777      	b.n	8000638 <__aeabi_fadd+0xf4>
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	0001      	movs	r1, r0
 800074c:	04d2      	lsls	r2, r2, #19
 800074e:	4311      	orrs	r1, r2
 8000750:	468a      	mov	sl, r1
 8000752:	2201      	movs	r2, #1
 8000754:	2b1b      	cmp	r3, #27
 8000756:	dc08      	bgt.n	800076a <__aeabi_fadd+0x226>
 8000758:	4652      	mov	r2, sl
 800075a:	2120      	movs	r1, #32
 800075c:	4650      	mov	r0, sl
 800075e:	40da      	lsrs	r2, r3
 8000760:	1acb      	subs	r3, r1, r3
 8000762:	4098      	lsls	r0, r3
 8000764:	1e43      	subs	r3, r0, #1
 8000766:	4198      	sbcs	r0, r3
 8000768:	4302      	orrs	r2, r0
 800076a:	0037      	movs	r7, r6
 800076c:	1952      	adds	r2, r2, r5
 800076e:	e784      	b.n	800067a <__aeabi_fadd+0x136>
 8000770:	4a41      	ldr	r2, [pc, #260]	; (8000878 <__aeabi_fadd+0x334>)
 8000772:	1a3f      	subs	r7, r7, r0
 8000774:	4032      	ands	r2, r6
 8000776:	e732      	b.n	80005de <__aeabi_fadd+0x9a>
 8000778:	4653      	mov	r3, sl
 800077a:	1b5e      	subs	r6, r3, r5
 800077c:	0173      	lsls	r3, r6, #5
 800077e:	d42d      	bmi.n	80007dc <__aeabi_fadd+0x298>
 8000780:	2e00      	cmp	r6, #0
 8000782:	d000      	beq.n	8000786 <__aeabi_fadd+0x242>
 8000784:	e717      	b.n	80005b6 <__aeabi_fadd+0x72>
 8000786:	2200      	movs	r2, #0
 8000788:	2400      	movs	r4, #0
 800078a:	2300      	movs	r3, #0
 800078c:	4694      	mov	ip, r2
 800078e:	e738      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000790:	2eff      	cmp	r6, #255	; 0xff
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x252>
 8000794:	e74f      	b.n	8000636 <__aeabi_fadd+0xf2>
 8000796:	2280      	movs	r2, #128	; 0x80
 8000798:	4650      	mov	r0, sl
 800079a:	04d2      	lsls	r2, r2, #19
 800079c:	4310      	orrs	r0, r2
 800079e:	4682      	mov	sl, r0
 80007a0:	2201      	movs	r2, #1
 80007a2:	2b1b      	cmp	r3, #27
 80007a4:	dc08      	bgt.n	80007b8 <__aeabi_fadd+0x274>
 80007a6:	4652      	mov	r2, sl
 80007a8:	2420      	movs	r4, #32
 80007aa:	4650      	mov	r0, sl
 80007ac:	40da      	lsrs	r2, r3
 80007ae:	1ae3      	subs	r3, r4, r3
 80007b0:	4098      	lsls	r0, r3
 80007b2:	1e43      	subs	r3, r0, #1
 80007b4:	4198      	sbcs	r0, r3
 80007b6:	4302      	orrs	r2, r0
 80007b8:	000c      	movs	r4, r1
 80007ba:	0037      	movs	r7, r6
 80007bc:	1aaa      	subs	r2, r5, r2
 80007be:	e6f5      	b.n	80005ac <__aeabi_fadd+0x68>
 80007c0:	2800      	cmp	r0, #0
 80007c2:	d093      	beq.n	80006ec <__aeabi_fadd+0x1a8>
 80007c4:	3b01      	subs	r3, #1
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d04f      	beq.n	800086a <__aeabi_fadd+0x326>
 80007ca:	2eff      	cmp	r6, #255	; 0xff
 80007cc:	d1c1      	bne.n	8000752 <__aeabi_fadd+0x20e>
 80007ce:	4642      	mov	r2, r8
 80007d0:	e733      	b.n	800063a <__aeabi_fadd+0xf6>
 80007d2:	2fff      	cmp	r7, #255	; 0xff
 80007d4:	d0ac      	beq.n	8000730 <__aeabi_fadd+0x1ec>
 80007d6:	4455      	add	r5, sl
 80007d8:	086a      	lsrs	r2, r5, #1
 80007da:	e7a4      	b.n	8000726 <__aeabi_fadd+0x1e2>
 80007dc:	4653      	mov	r3, sl
 80007de:	000c      	movs	r4, r1
 80007e0:	1aee      	subs	r6, r5, r3
 80007e2:	e6e8      	b.n	80005b6 <__aeabi_fadd+0x72>
 80007e4:	4653      	mov	r3, sl
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d128      	bne.n	800083c <__aeabi_fadd+0x2f8>
 80007ea:	2d00      	cmp	r5, #0
 80007ec:	d000      	beq.n	80007f0 <__aeabi_fadd+0x2ac>
 80007ee:	e722      	b.n	8000636 <__aeabi_fadd+0xf2>
 80007f0:	2380      	movs	r3, #128	; 0x80
 80007f2:	03db      	lsls	r3, r3, #15
 80007f4:	469c      	mov	ip, r3
 80007f6:	2400      	movs	r4, #0
 80007f8:	23ff      	movs	r3, #255	; 0xff
 80007fa:	e702      	b.n	8000602 <__aeabi_fadd+0xbe>
 80007fc:	002a      	movs	r2, r5
 80007fe:	4452      	add	r2, sl
 8000800:	e73b      	b.n	800067a <__aeabi_fadd+0x136>
 8000802:	4653      	mov	r3, sl
 8000804:	1b5a      	subs	r2, r3, r5
 8000806:	e6d1      	b.n	80005ac <__aeabi_fadd+0x68>
 8000808:	2800      	cmp	r0, #0
 800080a:	d100      	bne.n	800080e <__aeabi_fadd+0x2ca>
 800080c:	e714      	b.n	8000638 <__aeabi_fadd+0xf4>
 800080e:	2d00      	cmp	r5, #0
 8000810:	d100      	bne.n	8000814 <__aeabi_fadd+0x2d0>
 8000812:	e712      	b.n	800063a <__aeabi_fadd+0xf6>
 8000814:	2380      	movs	r3, #128	; 0x80
 8000816:	03db      	lsls	r3, r3, #15
 8000818:	421a      	tst	r2, r3
 800081a:	d100      	bne.n	800081e <__aeabi_fadd+0x2da>
 800081c:	e70d      	b.n	800063a <__aeabi_fadd+0xf6>
 800081e:	4641      	mov	r1, r8
 8000820:	4219      	tst	r1, r3
 8000822:	d000      	beq.n	8000826 <__aeabi_fadd+0x2e2>
 8000824:	e709      	b.n	800063a <__aeabi_fadd+0xf6>
 8000826:	4642      	mov	r2, r8
 8000828:	e707      	b.n	800063a <__aeabi_fadd+0xf6>
 800082a:	000c      	movs	r4, r1
 800082c:	0037      	movs	r7, r6
 800082e:	1aaa      	subs	r2, r5, r2
 8000830:	e6bc      	b.n	80005ac <__aeabi_fadd+0x68>
 8000832:	2d00      	cmp	r5, #0
 8000834:	d013      	beq.n	800085e <__aeabi_fadd+0x31a>
 8000836:	000c      	movs	r4, r1
 8000838:	46c4      	mov	ip, r8
 800083a:	e6e2      	b.n	8000602 <__aeabi_fadd+0xbe>
 800083c:	2d00      	cmp	r5, #0
 800083e:	d100      	bne.n	8000842 <__aeabi_fadd+0x2fe>
 8000840:	e6fb      	b.n	800063a <__aeabi_fadd+0xf6>
 8000842:	2380      	movs	r3, #128	; 0x80
 8000844:	03db      	lsls	r3, r3, #15
 8000846:	421a      	tst	r2, r3
 8000848:	d100      	bne.n	800084c <__aeabi_fadd+0x308>
 800084a:	e6f6      	b.n	800063a <__aeabi_fadd+0xf6>
 800084c:	4640      	mov	r0, r8
 800084e:	4218      	tst	r0, r3
 8000850:	d000      	beq.n	8000854 <__aeabi_fadd+0x310>
 8000852:	e6f2      	b.n	800063a <__aeabi_fadd+0xf6>
 8000854:	000c      	movs	r4, r1
 8000856:	e6ef      	b.n	8000638 <__aeabi_fadd+0xf4>
 8000858:	2a00      	cmp	r2, #0
 800085a:	d000      	beq.n	800085e <__aeabi_fadd+0x31a>
 800085c:	e763      	b.n	8000726 <__aeabi_fadd+0x1e2>
 800085e:	2200      	movs	r2, #0
 8000860:	2400      	movs	r4, #0
 8000862:	4694      	mov	ip, r2
 8000864:	e6cd      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000866:	46c4      	mov	ip, r8
 8000868:	e6cb      	b.n	8000602 <__aeabi_fadd+0xbe>
 800086a:	002a      	movs	r2, r5
 800086c:	0037      	movs	r7, r6
 800086e:	4452      	add	r2, sl
 8000870:	e703      	b.n	800067a <__aeabi_fadd+0x136>
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	7dffffff 	.word	0x7dffffff
 8000878:	fbffffff 	.word	0xfbffffff

0800087c <__aeabi_fdiv>:
 800087c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800087e:	464f      	mov	r7, r9
 8000880:	4646      	mov	r6, r8
 8000882:	46d6      	mov	lr, sl
 8000884:	0245      	lsls	r5, r0, #9
 8000886:	b5c0      	push	{r6, r7, lr}
 8000888:	0047      	lsls	r7, r0, #1
 800088a:	1c0c      	adds	r4, r1, #0
 800088c:	0a6d      	lsrs	r5, r5, #9
 800088e:	0e3f      	lsrs	r7, r7, #24
 8000890:	0fc6      	lsrs	r6, r0, #31
 8000892:	2f00      	cmp	r7, #0
 8000894:	d066      	beq.n	8000964 <__aeabi_fdiv+0xe8>
 8000896:	2fff      	cmp	r7, #255	; 0xff
 8000898:	d06c      	beq.n	8000974 <__aeabi_fdiv+0xf8>
 800089a:	2300      	movs	r3, #0
 800089c:	00ea      	lsls	r2, r5, #3
 800089e:	2580      	movs	r5, #128	; 0x80
 80008a0:	4699      	mov	r9, r3
 80008a2:	469a      	mov	sl, r3
 80008a4:	04ed      	lsls	r5, r5, #19
 80008a6:	4315      	orrs	r5, r2
 80008a8:	3f7f      	subs	r7, #127	; 0x7f
 80008aa:	0260      	lsls	r0, r4, #9
 80008ac:	0061      	lsls	r1, r4, #1
 80008ae:	0a43      	lsrs	r3, r0, #9
 80008b0:	4698      	mov	r8, r3
 80008b2:	0e09      	lsrs	r1, r1, #24
 80008b4:	0fe4      	lsrs	r4, r4, #31
 80008b6:	2900      	cmp	r1, #0
 80008b8:	d048      	beq.n	800094c <__aeabi_fdiv+0xd0>
 80008ba:	29ff      	cmp	r1, #255	; 0xff
 80008bc:	d010      	beq.n	80008e0 <__aeabi_fdiv+0x64>
 80008be:	2280      	movs	r2, #128	; 0x80
 80008c0:	00d8      	lsls	r0, r3, #3
 80008c2:	04d2      	lsls	r2, r2, #19
 80008c4:	4302      	orrs	r2, r0
 80008c6:	4690      	mov	r8, r2
 80008c8:	2000      	movs	r0, #0
 80008ca:	397f      	subs	r1, #127	; 0x7f
 80008cc:	464a      	mov	r2, r9
 80008ce:	0033      	movs	r3, r6
 80008d0:	1a7f      	subs	r7, r7, r1
 80008d2:	4302      	orrs	r2, r0
 80008d4:	496c      	ldr	r1, [pc, #432]	; (8000a88 <__aeabi_fdiv+0x20c>)
 80008d6:	0092      	lsls	r2, r2, #2
 80008d8:	588a      	ldr	r2, [r1, r2]
 80008da:	4063      	eors	r3, r4
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	4697      	mov	pc, r2
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d16d      	bne.n	80009c0 <__aeabi_fdiv+0x144>
 80008e4:	2002      	movs	r0, #2
 80008e6:	3fff      	subs	r7, #255	; 0xff
 80008e8:	e033      	b.n	8000952 <__aeabi_fdiv+0xd6>
 80008ea:	2300      	movs	r3, #0
 80008ec:	4698      	mov	r8, r3
 80008ee:	0026      	movs	r6, r4
 80008f0:	4645      	mov	r5, r8
 80008f2:	4682      	mov	sl, r0
 80008f4:	4653      	mov	r3, sl
 80008f6:	2b02      	cmp	r3, #2
 80008f8:	d100      	bne.n	80008fc <__aeabi_fdiv+0x80>
 80008fa:	e07f      	b.n	80009fc <__aeabi_fdiv+0x180>
 80008fc:	2b03      	cmp	r3, #3
 80008fe:	d100      	bne.n	8000902 <__aeabi_fdiv+0x86>
 8000900:	e094      	b.n	8000a2c <__aeabi_fdiv+0x1b0>
 8000902:	2b01      	cmp	r3, #1
 8000904:	d017      	beq.n	8000936 <__aeabi_fdiv+0xba>
 8000906:	0038      	movs	r0, r7
 8000908:	307f      	adds	r0, #127	; 0x7f
 800090a:	2800      	cmp	r0, #0
 800090c:	dd5f      	ble.n	80009ce <__aeabi_fdiv+0x152>
 800090e:	076b      	lsls	r3, r5, #29
 8000910:	d004      	beq.n	800091c <__aeabi_fdiv+0xa0>
 8000912:	230f      	movs	r3, #15
 8000914:	402b      	ands	r3, r5
 8000916:	2b04      	cmp	r3, #4
 8000918:	d000      	beq.n	800091c <__aeabi_fdiv+0xa0>
 800091a:	3504      	adds	r5, #4
 800091c:	012b      	lsls	r3, r5, #4
 800091e:	d503      	bpl.n	8000928 <__aeabi_fdiv+0xac>
 8000920:	0038      	movs	r0, r7
 8000922:	4b5a      	ldr	r3, [pc, #360]	; (8000a8c <__aeabi_fdiv+0x210>)
 8000924:	3080      	adds	r0, #128	; 0x80
 8000926:	401d      	ands	r5, r3
 8000928:	28fe      	cmp	r0, #254	; 0xfe
 800092a:	dc67      	bgt.n	80009fc <__aeabi_fdiv+0x180>
 800092c:	01ad      	lsls	r5, r5, #6
 800092e:	0a6d      	lsrs	r5, r5, #9
 8000930:	b2c0      	uxtb	r0, r0
 8000932:	e002      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000934:	001e      	movs	r6, r3
 8000936:	2000      	movs	r0, #0
 8000938:	2500      	movs	r5, #0
 800093a:	05c0      	lsls	r0, r0, #23
 800093c:	4328      	orrs	r0, r5
 800093e:	07f6      	lsls	r6, r6, #31
 8000940:	4330      	orrs	r0, r6
 8000942:	bce0      	pop	{r5, r6, r7}
 8000944:	46ba      	mov	sl, r7
 8000946:	46b1      	mov	r9, r6
 8000948:	46a8      	mov	r8, r5
 800094a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800094c:	2b00      	cmp	r3, #0
 800094e:	d12b      	bne.n	80009a8 <__aeabi_fdiv+0x12c>
 8000950:	2001      	movs	r0, #1
 8000952:	464a      	mov	r2, r9
 8000954:	0033      	movs	r3, r6
 8000956:	494e      	ldr	r1, [pc, #312]	; (8000a90 <__aeabi_fdiv+0x214>)
 8000958:	4302      	orrs	r2, r0
 800095a:	0092      	lsls	r2, r2, #2
 800095c:	588a      	ldr	r2, [r1, r2]
 800095e:	4063      	eors	r3, r4
 8000960:	b2db      	uxtb	r3, r3
 8000962:	4697      	mov	pc, r2
 8000964:	2d00      	cmp	r5, #0
 8000966:	d113      	bne.n	8000990 <__aeabi_fdiv+0x114>
 8000968:	2304      	movs	r3, #4
 800096a:	4699      	mov	r9, r3
 800096c:	3b03      	subs	r3, #3
 800096e:	2700      	movs	r7, #0
 8000970:	469a      	mov	sl, r3
 8000972:	e79a      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000974:	2d00      	cmp	r5, #0
 8000976:	d105      	bne.n	8000984 <__aeabi_fdiv+0x108>
 8000978:	2308      	movs	r3, #8
 800097a:	4699      	mov	r9, r3
 800097c:	3b06      	subs	r3, #6
 800097e:	27ff      	movs	r7, #255	; 0xff
 8000980:	469a      	mov	sl, r3
 8000982:	e792      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000984:	230c      	movs	r3, #12
 8000986:	4699      	mov	r9, r3
 8000988:	3b09      	subs	r3, #9
 800098a:	27ff      	movs	r7, #255	; 0xff
 800098c:	469a      	mov	sl, r3
 800098e:	e78c      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000990:	0028      	movs	r0, r5
 8000992:	f002 fb6d 	bl	8003070 <__clzsi2>
 8000996:	2776      	movs	r7, #118	; 0x76
 8000998:	1f43      	subs	r3, r0, #5
 800099a:	409d      	lsls	r5, r3
 800099c:	2300      	movs	r3, #0
 800099e:	427f      	negs	r7, r7
 80009a0:	4699      	mov	r9, r3
 80009a2:	469a      	mov	sl, r3
 80009a4:	1a3f      	subs	r7, r7, r0
 80009a6:	e780      	b.n	80008aa <__aeabi_fdiv+0x2e>
 80009a8:	0018      	movs	r0, r3
 80009aa:	f002 fb61 	bl	8003070 <__clzsi2>
 80009ae:	4642      	mov	r2, r8
 80009b0:	1f43      	subs	r3, r0, #5
 80009b2:	2176      	movs	r1, #118	; 0x76
 80009b4:	409a      	lsls	r2, r3
 80009b6:	4249      	negs	r1, r1
 80009b8:	1a09      	subs	r1, r1, r0
 80009ba:	4690      	mov	r8, r2
 80009bc:	2000      	movs	r0, #0
 80009be:	e785      	b.n	80008cc <__aeabi_fdiv+0x50>
 80009c0:	21ff      	movs	r1, #255	; 0xff
 80009c2:	2003      	movs	r0, #3
 80009c4:	e782      	b.n	80008cc <__aeabi_fdiv+0x50>
 80009c6:	001e      	movs	r6, r3
 80009c8:	20ff      	movs	r0, #255	; 0xff
 80009ca:	2500      	movs	r5, #0
 80009cc:	e7b5      	b.n	800093a <__aeabi_fdiv+0xbe>
 80009ce:	2301      	movs	r3, #1
 80009d0:	1a1b      	subs	r3, r3, r0
 80009d2:	2b1b      	cmp	r3, #27
 80009d4:	dcaf      	bgt.n	8000936 <__aeabi_fdiv+0xba>
 80009d6:	379e      	adds	r7, #158	; 0x9e
 80009d8:	0029      	movs	r1, r5
 80009da:	40bd      	lsls	r5, r7
 80009dc:	40d9      	lsrs	r1, r3
 80009de:	1e6a      	subs	r2, r5, #1
 80009e0:	4195      	sbcs	r5, r2
 80009e2:	430d      	orrs	r5, r1
 80009e4:	076b      	lsls	r3, r5, #29
 80009e6:	d004      	beq.n	80009f2 <__aeabi_fdiv+0x176>
 80009e8:	230f      	movs	r3, #15
 80009ea:	402b      	ands	r3, r5
 80009ec:	2b04      	cmp	r3, #4
 80009ee:	d000      	beq.n	80009f2 <__aeabi_fdiv+0x176>
 80009f0:	3504      	adds	r5, #4
 80009f2:	016b      	lsls	r3, r5, #5
 80009f4:	d544      	bpl.n	8000a80 <__aeabi_fdiv+0x204>
 80009f6:	2001      	movs	r0, #1
 80009f8:	2500      	movs	r5, #0
 80009fa:	e79e      	b.n	800093a <__aeabi_fdiv+0xbe>
 80009fc:	20ff      	movs	r0, #255	; 0xff
 80009fe:	2500      	movs	r5, #0
 8000a00:	e79b      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a02:	2580      	movs	r5, #128	; 0x80
 8000a04:	2600      	movs	r6, #0
 8000a06:	20ff      	movs	r0, #255	; 0xff
 8000a08:	03ed      	lsls	r5, r5, #15
 8000a0a:	e796      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	4698      	mov	r8, r3
 8000a10:	2080      	movs	r0, #128	; 0x80
 8000a12:	03c0      	lsls	r0, r0, #15
 8000a14:	4205      	tst	r5, r0
 8000a16:	d009      	beq.n	8000a2c <__aeabi_fdiv+0x1b0>
 8000a18:	4643      	mov	r3, r8
 8000a1a:	4203      	tst	r3, r0
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_fdiv+0x1b0>
 8000a1e:	4645      	mov	r5, r8
 8000a20:	4305      	orrs	r5, r0
 8000a22:	026d      	lsls	r5, r5, #9
 8000a24:	0026      	movs	r6, r4
 8000a26:	20ff      	movs	r0, #255	; 0xff
 8000a28:	0a6d      	lsrs	r5, r5, #9
 8000a2a:	e786      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a2c:	2080      	movs	r0, #128	; 0x80
 8000a2e:	03c0      	lsls	r0, r0, #15
 8000a30:	4305      	orrs	r5, r0
 8000a32:	026d      	lsls	r5, r5, #9
 8000a34:	20ff      	movs	r0, #255	; 0xff
 8000a36:	0a6d      	lsrs	r5, r5, #9
 8000a38:	e77f      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a3a:	4641      	mov	r1, r8
 8000a3c:	016a      	lsls	r2, r5, #5
 8000a3e:	0148      	lsls	r0, r1, #5
 8000a40:	4282      	cmp	r2, r0
 8000a42:	d219      	bcs.n	8000a78 <__aeabi_fdiv+0x1fc>
 8000a44:	211b      	movs	r1, #27
 8000a46:	2500      	movs	r5, #0
 8000a48:	3f01      	subs	r7, #1
 8000a4a:	2601      	movs	r6, #1
 8000a4c:	0014      	movs	r4, r2
 8000a4e:	006d      	lsls	r5, r5, #1
 8000a50:	0052      	lsls	r2, r2, #1
 8000a52:	2c00      	cmp	r4, #0
 8000a54:	db01      	blt.n	8000a5a <__aeabi_fdiv+0x1de>
 8000a56:	4290      	cmp	r0, r2
 8000a58:	d801      	bhi.n	8000a5e <__aeabi_fdiv+0x1e2>
 8000a5a:	1a12      	subs	r2, r2, r0
 8000a5c:	4335      	orrs	r5, r6
 8000a5e:	3901      	subs	r1, #1
 8000a60:	2900      	cmp	r1, #0
 8000a62:	d1f3      	bne.n	8000a4c <__aeabi_fdiv+0x1d0>
 8000a64:	1e50      	subs	r0, r2, #1
 8000a66:	4182      	sbcs	r2, r0
 8000a68:	0038      	movs	r0, r7
 8000a6a:	307f      	adds	r0, #127	; 0x7f
 8000a6c:	001e      	movs	r6, r3
 8000a6e:	4315      	orrs	r5, r2
 8000a70:	2800      	cmp	r0, #0
 8000a72:	dd00      	ble.n	8000a76 <__aeabi_fdiv+0x1fa>
 8000a74:	e74b      	b.n	800090e <__aeabi_fdiv+0x92>
 8000a76:	e7aa      	b.n	80009ce <__aeabi_fdiv+0x152>
 8000a78:	211a      	movs	r1, #26
 8000a7a:	2501      	movs	r5, #1
 8000a7c:	1a12      	subs	r2, r2, r0
 8000a7e:	e7e4      	b.n	8000a4a <__aeabi_fdiv+0x1ce>
 8000a80:	01ad      	lsls	r5, r5, #6
 8000a82:	2000      	movs	r0, #0
 8000a84:	0a6d      	lsrs	r5, r5, #9
 8000a86:	e758      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a88:	0800feac 	.word	0x0800feac
 8000a8c:	f7ffffff 	.word	0xf7ffffff
 8000a90:	0800feec 	.word	0x0800feec

08000a94 <__eqsf2>:
 8000a94:	b570      	push	{r4, r5, r6, lr}
 8000a96:	0042      	lsls	r2, r0, #1
 8000a98:	024e      	lsls	r6, r1, #9
 8000a9a:	004c      	lsls	r4, r1, #1
 8000a9c:	0245      	lsls	r5, r0, #9
 8000a9e:	0a6d      	lsrs	r5, r5, #9
 8000aa0:	0e12      	lsrs	r2, r2, #24
 8000aa2:	0fc3      	lsrs	r3, r0, #31
 8000aa4:	0a76      	lsrs	r6, r6, #9
 8000aa6:	0e24      	lsrs	r4, r4, #24
 8000aa8:	0fc9      	lsrs	r1, r1, #31
 8000aaa:	2aff      	cmp	r2, #255	; 0xff
 8000aac:	d00f      	beq.n	8000ace <__eqsf2+0x3a>
 8000aae:	2cff      	cmp	r4, #255	; 0xff
 8000ab0:	d011      	beq.n	8000ad6 <__eqsf2+0x42>
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	42a2      	cmp	r2, r4
 8000ab6:	d000      	beq.n	8000aba <__eqsf2+0x26>
 8000ab8:	bd70      	pop	{r4, r5, r6, pc}
 8000aba:	42b5      	cmp	r5, r6
 8000abc:	d1fc      	bne.n	8000ab8 <__eqsf2+0x24>
 8000abe:	428b      	cmp	r3, r1
 8000ac0:	d00d      	beq.n	8000ade <__eqsf2+0x4a>
 8000ac2:	2a00      	cmp	r2, #0
 8000ac4:	d1f8      	bne.n	8000ab8 <__eqsf2+0x24>
 8000ac6:	0028      	movs	r0, r5
 8000ac8:	1e45      	subs	r5, r0, #1
 8000aca:	41a8      	sbcs	r0, r5
 8000acc:	e7f4      	b.n	8000ab8 <__eqsf2+0x24>
 8000ace:	2001      	movs	r0, #1
 8000ad0:	2d00      	cmp	r5, #0
 8000ad2:	d1f1      	bne.n	8000ab8 <__eqsf2+0x24>
 8000ad4:	e7eb      	b.n	8000aae <__eqsf2+0x1a>
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	2e00      	cmp	r6, #0
 8000ada:	d1ed      	bne.n	8000ab8 <__eqsf2+0x24>
 8000adc:	e7e9      	b.n	8000ab2 <__eqsf2+0x1e>
 8000ade:	2000      	movs	r0, #0
 8000ae0:	e7ea      	b.n	8000ab8 <__eqsf2+0x24>
 8000ae2:	46c0      	nop			; (mov r8, r8)

08000ae4 <__gesf2>:
 8000ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ae6:	0042      	lsls	r2, r0, #1
 8000ae8:	0246      	lsls	r6, r0, #9
 8000aea:	024d      	lsls	r5, r1, #9
 8000aec:	004c      	lsls	r4, r1, #1
 8000aee:	0fc3      	lsrs	r3, r0, #31
 8000af0:	0a76      	lsrs	r6, r6, #9
 8000af2:	0e12      	lsrs	r2, r2, #24
 8000af4:	0a6d      	lsrs	r5, r5, #9
 8000af6:	0e24      	lsrs	r4, r4, #24
 8000af8:	0fc8      	lsrs	r0, r1, #31
 8000afa:	2aff      	cmp	r2, #255	; 0xff
 8000afc:	d01f      	beq.n	8000b3e <__gesf2+0x5a>
 8000afe:	2cff      	cmp	r4, #255	; 0xff
 8000b00:	d010      	beq.n	8000b24 <__gesf2+0x40>
 8000b02:	2a00      	cmp	r2, #0
 8000b04:	d11f      	bne.n	8000b46 <__gesf2+0x62>
 8000b06:	4271      	negs	r1, r6
 8000b08:	4171      	adcs	r1, r6
 8000b0a:	2c00      	cmp	r4, #0
 8000b0c:	d101      	bne.n	8000b12 <__gesf2+0x2e>
 8000b0e:	2d00      	cmp	r5, #0
 8000b10:	d01e      	beq.n	8000b50 <__gesf2+0x6c>
 8000b12:	2900      	cmp	r1, #0
 8000b14:	d10e      	bne.n	8000b34 <__gesf2+0x50>
 8000b16:	4283      	cmp	r3, r0
 8000b18:	d01e      	beq.n	8000b58 <__gesf2+0x74>
 8000b1a:	2102      	movs	r1, #2
 8000b1c:	1e58      	subs	r0, r3, #1
 8000b1e:	4008      	ands	r0, r1
 8000b20:	3801      	subs	r0, #1
 8000b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b24:	2d00      	cmp	r5, #0
 8000b26:	d126      	bne.n	8000b76 <__gesf2+0x92>
 8000b28:	2a00      	cmp	r2, #0
 8000b2a:	d1f4      	bne.n	8000b16 <__gesf2+0x32>
 8000b2c:	4271      	negs	r1, r6
 8000b2e:	4171      	adcs	r1, r6
 8000b30:	2900      	cmp	r1, #0
 8000b32:	d0f0      	beq.n	8000b16 <__gesf2+0x32>
 8000b34:	2800      	cmp	r0, #0
 8000b36:	d1f4      	bne.n	8000b22 <__gesf2+0x3e>
 8000b38:	2001      	movs	r0, #1
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	e7f1      	b.n	8000b22 <__gesf2+0x3e>
 8000b3e:	2e00      	cmp	r6, #0
 8000b40:	d119      	bne.n	8000b76 <__gesf2+0x92>
 8000b42:	2cff      	cmp	r4, #255	; 0xff
 8000b44:	d0ee      	beq.n	8000b24 <__gesf2+0x40>
 8000b46:	2c00      	cmp	r4, #0
 8000b48:	d1e5      	bne.n	8000b16 <__gesf2+0x32>
 8000b4a:	2d00      	cmp	r5, #0
 8000b4c:	d1e3      	bne.n	8000b16 <__gesf2+0x32>
 8000b4e:	e7e4      	b.n	8000b1a <__gesf2+0x36>
 8000b50:	2000      	movs	r0, #0
 8000b52:	2e00      	cmp	r6, #0
 8000b54:	d0e5      	beq.n	8000b22 <__gesf2+0x3e>
 8000b56:	e7e0      	b.n	8000b1a <__gesf2+0x36>
 8000b58:	42a2      	cmp	r2, r4
 8000b5a:	dc05      	bgt.n	8000b68 <__gesf2+0x84>
 8000b5c:	dbea      	blt.n	8000b34 <__gesf2+0x50>
 8000b5e:	42ae      	cmp	r6, r5
 8000b60:	d802      	bhi.n	8000b68 <__gesf2+0x84>
 8000b62:	d3e7      	bcc.n	8000b34 <__gesf2+0x50>
 8000b64:	2000      	movs	r0, #0
 8000b66:	e7dc      	b.n	8000b22 <__gesf2+0x3e>
 8000b68:	4241      	negs	r1, r0
 8000b6a:	4141      	adcs	r1, r0
 8000b6c:	4248      	negs	r0, r1
 8000b6e:	2102      	movs	r1, #2
 8000b70:	4008      	ands	r0, r1
 8000b72:	3801      	subs	r0, #1
 8000b74:	e7d5      	b.n	8000b22 <__gesf2+0x3e>
 8000b76:	2002      	movs	r0, #2
 8000b78:	4240      	negs	r0, r0
 8000b7a:	e7d2      	b.n	8000b22 <__gesf2+0x3e>

08000b7c <__lesf2>:
 8000b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b7e:	0042      	lsls	r2, r0, #1
 8000b80:	0246      	lsls	r6, r0, #9
 8000b82:	024d      	lsls	r5, r1, #9
 8000b84:	004c      	lsls	r4, r1, #1
 8000b86:	0fc3      	lsrs	r3, r0, #31
 8000b88:	0a76      	lsrs	r6, r6, #9
 8000b8a:	0e12      	lsrs	r2, r2, #24
 8000b8c:	0a6d      	lsrs	r5, r5, #9
 8000b8e:	0e24      	lsrs	r4, r4, #24
 8000b90:	0fc8      	lsrs	r0, r1, #31
 8000b92:	2aff      	cmp	r2, #255	; 0xff
 8000b94:	d00d      	beq.n	8000bb2 <__lesf2+0x36>
 8000b96:	2cff      	cmp	r4, #255	; 0xff
 8000b98:	d00f      	beq.n	8000bba <__lesf2+0x3e>
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d123      	bne.n	8000be6 <__lesf2+0x6a>
 8000b9e:	4271      	negs	r1, r6
 8000ba0:	4171      	adcs	r1, r6
 8000ba2:	2c00      	cmp	r4, #0
 8000ba4:	d10f      	bne.n	8000bc6 <__lesf2+0x4a>
 8000ba6:	2d00      	cmp	r5, #0
 8000ba8:	d10d      	bne.n	8000bc6 <__lesf2+0x4a>
 8000baa:	2000      	movs	r0, #0
 8000bac:	2e00      	cmp	r6, #0
 8000bae:	d014      	beq.n	8000bda <__lesf2+0x5e>
 8000bb0:	e00d      	b.n	8000bce <__lesf2+0x52>
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	d110      	bne.n	8000bd8 <__lesf2+0x5c>
 8000bb6:	2cff      	cmp	r4, #255	; 0xff
 8000bb8:	d115      	bne.n	8000be6 <__lesf2+0x6a>
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	d10c      	bne.n	8000bd8 <__lesf2+0x5c>
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	d103      	bne.n	8000bca <__lesf2+0x4e>
 8000bc2:	4271      	negs	r1, r6
 8000bc4:	4171      	adcs	r1, r6
 8000bc6:	2900      	cmp	r1, #0
 8000bc8:	d108      	bne.n	8000bdc <__lesf2+0x60>
 8000bca:	4283      	cmp	r3, r0
 8000bcc:	d010      	beq.n	8000bf0 <__lesf2+0x74>
 8000bce:	2102      	movs	r1, #2
 8000bd0:	1e58      	subs	r0, r3, #1
 8000bd2:	4008      	ands	r0, r1
 8000bd4:	3801      	subs	r0, #1
 8000bd6:	e000      	b.n	8000bda <__lesf2+0x5e>
 8000bd8:	2002      	movs	r0, #2
 8000bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bdc:	2800      	cmp	r0, #0
 8000bde:	d1fc      	bne.n	8000bda <__lesf2+0x5e>
 8000be0:	2001      	movs	r0, #1
 8000be2:	4240      	negs	r0, r0
 8000be4:	e7f9      	b.n	8000bda <__lesf2+0x5e>
 8000be6:	2c00      	cmp	r4, #0
 8000be8:	d1ef      	bne.n	8000bca <__lesf2+0x4e>
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d1ed      	bne.n	8000bca <__lesf2+0x4e>
 8000bee:	e7ee      	b.n	8000bce <__lesf2+0x52>
 8000bf0:	42a2      	cmp	r2, r4
 8000bf2:	dc05      	bgt.n	8000c00 <__lesf2+0x84>
 8000bf4:	dbf2      	blt.n	8000bdc <__lesf2+0x60>
 8000bf6:	42ae      	cmp	r6, r5
 8000bf8:	d802      	bhi.n	8000c00 <__lesf2+0x84>
 8000bfa:	d3ef      	bcc.n	8000bdc <__lesf2+0x60>
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	e7ec      	b.n	8000bda <__lesf2+0x5e>
 8000c00:	4241      	negs	r1, r0
 8000c02:	4141      	adcs	r1, r0
 8000c04:	4248      	negs	r0, r1
 8000c06:	2102      	movs	r1, #2
 8000c08:	4008      	ands	r0, r1
 8000c0a:	3801      	subs	r0, #1
 8000c0c:	e7e5      	b.n	8000bda <__lesf2+0x5e>
 8000c0e:	46c0      	nop			; (mov r8, r8)

08000c10 <__aeabi_fmul>:
 8000c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c12:	4657      	mov	r7, sl
 8000c14:	464e      	mov	r6, r9
 8000c16:	4645      	mov	r5, r8
 8000c18:	46de      	mov	lr, fp
 8000c1a:	0244      	lsls	r4, r0, #9
 8000c1c:	b5e0      	push	{r5, r6, r7, lr}
 8000c1e:	0045      	lsls	r5, r0, #1
 8000c20:	1c0f      	adds	r7, r1, #0
 8000c22:	0a64      	lsrs	r4, r4, #9
 8000c24:	0e2d      	lsrs	r5, r5, #24
 8000c26:	0fc6      	lsrs	r6, r0, #31
 8000c28:	2d00      	cmp	r5, #0
 8000c2a:	d047      	beq.n	8000cbc <__aeabi_fmul+0xac>
 8000c2c:	2dff      	cmp	r5, #255	; 0xff
 8000c2e:	d04d      	beq.n	8000ccc <__aeabi_fmul+0xbc>
 8000c30:	2300      	movs	r3, #0
 8000c32:	2080      	movs	r0, #128	; 0x80
 8000c34:	469a      	mov	sl, r3
 8000c36:	469b      	mov	fp, r3
 8000c38:	00e4      	lsls	r4, r4, #3
 8000c3a:	04c0      	lsls	r0, r0, #19
 8000c3c:	4304      	orrs	r4, r0
 8000c3e:	3d7f      	subs	r5, #127	; 0x7f
 8000c40:	0278      	lsls	r0, r7, #9
 8000c42:	0a43      	lsrs	r3, r0, #9
 8000c44:	4699      	mov	r9, r3
 8000c46:	007a      	lsls	r2, r7, #1
 8000c48:	0ffb      	lsrs	r3, r7, #31
 8000c4a:	4698      	mov	r8, r3
 8000c4c:	0e12      	lsrs	r2, r2, #24
 8000c4e:	464b      	mov	r3, r9
 8000c50:	d044      	beq.n	8000cdc <__aeabi_fmul+0xcc>
 8000c52:	2aff      	cmp	r2, #255	; 0xff
 8000c54:	d011      	beq.n	8000c7a <__aeabi_fmul+0x6a>
 8000c56:	00d8      	lsls	r0, r3, #3
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	04db      	lsls	r3, r3, #19
 8000c5c:	4303      	orrs	r3, r0
 8000c5e:	4699      	mov	r9, r3
 8000c60:	2000      	movs	r0, #0
 8000c62:	3a7f      	subs	r2, #127	; 0x7f
 8000c64:	18ad      	adds	r5, r5, r2
 8000c66:	4647      	mov	r7, r8
 8000c68:	4653      	mov	r3, sl
 8000c6a:	4077      	eors	r7, r6
 8000c6c:	1c69      	adds	r1, r5, #1
 8000c6e:	2b0f      	cmp	r3, #15
 8000c70:	d83f      	bhi.n	8000cf2 <__aeabi_fmul+0xe2>
 8000c72:	4a72      	ldr	r2, [pc, #456]	; (8000e3c <__aeabi_fmul+0x22c>)
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	58d3      	ldr	r3, [r2, r3]
 8000c78:	469f      	mov	pc, r3
 8000c7a:	35ff      	adds	r5, #255	; 0xff
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d000      	beq.n	8000c82 <__aeabi_fmul+0x72>
 8000c80:	e079      	b.n	8000d76 <__aeabi_fmul+0x166>
 8000c82:	4652      	mov	r2, sl
 8000c84:	2302      	movs	r3, #2
 8000c86:	431a      	orrs	r2, r3
 8000c88:	4692      	mov	sl, r2
 8000c8a:	2002      	movs	r0, #2
 8000c8c:	e7eb      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000c8e:	4647      	mov	r7, r8
 8000c90:	464c      	mov	r4, r9
 8000c92:	4683      	mov	fp, r0
 8000c94:	465b      	mov	r3, fp
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d028      	beq.n	8000cec <__aeabi_fmul+0xdc>
 8000c9a:	2b03      	cmp	r3, #3
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_fmul+0x90>
 8000c9e:	e0c6      	b.n	8000e2e <__aeabi_fmul+0x21e>
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d14f      	bne.n	8000d44 <__aeabi_fmul+0x134>
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	2400      	movs	r4, #0
 8000ca8:	05c0      	lsls	r0, r0, #23
 8000caa:	07ff      	lsls	r7, r7, #31
 8000cac:	4320      	orrs	r0, r4
 8000cae:	4338      	orrs	r0, r7
 8000cb0:	bcf0      	pop	{r4, r5, r6, r7}
 8000cb2:	46bb      	mov	fp, r7
 8000cb4:	46b2      	mov	sl, r6
 8000cb6:	46a9      	mov	r9, r5
 8000cb8:	46a0      	mov	r8, r4
 8000cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	d171      	bne.n	8000da4 <__aeabi_fmul+0x194>
 8000cc0:	2304      	movs	r3, #4
 8000cc2:	469a      	mov	sl, r3
 8000cc4:	3b03      	subs	r3, #3
 8000cc6:	2500      	movs	r5, #0
 8000cc8:	469b      	mov	fp, r3
 8000cca:	e7b9      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000ccc:	2c00      	cmp	r4, #0
 8000cce:	d163      	bne.n	8000d98 <__aeabi_fmul+0x188>
 8000cd0:	2308      	movs	r3, #8
 8000cd2:	469a      	mov	sl, r3
 8000cd4:	3b06      	subs	r3, #6
 8000cd6:	25ff      	movs	r5, #255	; 0xff
 8000cd8:	469b      	mov	fp, r3
 8000cda:	e7b1      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d150      	bne.n	8000d82 <__aeabi_fmul+0x172>
 8000ce0:	4652      	mov	r2, sl
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	431a      	orrs	r2, r3
 8000ce6:	4692      	mov	sl, r2
 8000ce8:	2001      	movs	r0, #1
 8000cea:	e7bc      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000cec:	20ff      	movs	r0, #255	; 0xff
 8000cee:	2400      	movs	r4, #0
 8000cf0:	e7da      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000cf2:	4648      	mov	r0, r9
 8000cf4:	0c26      	lsrs	r6, r4, #16
 8000cf6:	0424      	lsls	r4, r4, #16
 8000cf8:	0c22      	lsrs	r2, r4, #16
 8000cfa:	0404      	lsls	r4, r0, #16
 8000cfc:	0c24      	lsrs	r4, r4, #16
 8000cfe:	464b      	mov	r3, r9
 8000d00:	0020      	movs	r0, r4
 8000d02:	0c1b      	lsrs	r3, r3, #16
 8000d04:	4350      	muls	r0, r2
 8000d06:	4374      	muls	r4, r6
 8000d08:	435a      	muls	r2, r3
 8000d0a:	435e      	muls	r6, r3
 8000d0c:	1912      	adds	r2, r2, r4
 8000d0e:	0c03      	lsrs	r3, r0, #16
 8000d10:	189b      	adds	r3, r3, r2
 8000d12:	429c      	cmp	r4, r3
 8000d14:	d903      	bls.n	8000d1e <__aeabi_fmul+0x10e>
 8000d16:	2280      	movs	r2, #128	; 0x80
 8000d18:	0252      	lsls	r2, r2, #9
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	4466      	add	r6, ip
 8000d1e:	0400      	lsls	r0, r0, #16
 8000d20:	041a      	lsls	r2, r3, #16
 8000d22:	0c00      	lsrs	r0, r0, #16
 8000d24:	1812      	adds	r2, r2, r0
 8000d26:	0194      	lsls	r4, r2, #6
 8000d28:	1e60      	subs	r0, r4, #1
 8000d2a:	4184      	sbcs	r4, r0
 8000d2c:	0c1b      	lsrs	r3, r3, #16
 8000d2e:	0e92      	lsrs	r2, r2, #26
 8000d30:	199b      	adds	r3, r3, r6
 8000d32:	4314      	orrs	r4, r2
 8000d34:	019b      	lsls	r3, r3, #6
 8000d36:	431c      	orrs	r4, r3
 8000d38:	011b      	lsls	r3, r3, #4
 8000d3a:	d572      	bpl.n	8000e22 <__aeabi_fmul+0x212>
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	0863      	lsrs	r3, r4, #1
 8000d40:	4004      	ands	r4, r0
 8000d42:	431c      	orrs	r4, r3
 8000d44:	0008      	movs	r0, r1
 8000d46:	307f      	adds	r0, #127	; 0x7f
 8000d48:	2800      	cmp	r0, #0
 8000d4a:	dd3c      	ble.n	8000dc6 <__aeabi_fmul+0x1b6>
 8000d4c:	0763      	lsls	r3, r4, #29
 8000d4e:	d004      	beq.n	8000d5a <__aeabi_fmul+0x14a>
 8000d50:	230f      	movs	r3, #15
 8000d52:	4023      	ands	r3, r4
 8000d54:	2b04      	cmp	r3, #4
 8000d56:	d000      	beq.n	8000d5a <__aeabi_fmul+0x14a>
 8000d58:	3404      	adds	r4, #4
 8000d5a:	0123      	lsls	r3, r4, #4
 8000d5c:	d503      	bpl.n	8000d66 <__aeabi_fmul+0x156>
 8000d5e:	3180      	adds	r1, #128	; 0x80
 8000d60:	0008      	movs	r0, r1
 8000d62:	4b37      	ldr	r3, [pc, #220]	; (8000e40 <__aeabi_fmul+0x230>)
 8000d64:	401c      	ands	r4, r3
 8000d66:	28fe      	cmp	r0, #254	; 0xfe
 8000d68:	dcc0      	bgt.n	8000cec <__aeabi_fmul+0xdc>
 8000d6a:	01a4      	lsls	r4, r4, #6
 8000d6c:	0a64      	lsrs	r4, r4, #9
 8000d6e:	b2c0      	uxtb	r0, r0
 8000d70:	e79a      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000d72:	0037      	movs	r7, r6
 8000d74:	e78e      	b.n	8000c94 <__aeabi_fmul+0x84>
 8000d76:	4652      	mov	r2, sl
 8000d78:	2303      	movs	r3, #3
 8000d7a:	431a      	orrs	r2, r3
 8000d7c:	4692      	mov	sl, r2
 8000d7e:	2003      	movs	r0, #3
 8000d80:	e771      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000d82:	4648      	mov	r0, r9
 8000d84:	f002 f974 	bl	8003070 <__clzsi2>
 8000d88:	464a      	mov	r2, r9
 8000d8a:	1f43      	subs	r3, r0, #5
 8000d8c:	409a      	lsls	r2, r3
 8000d8e:	1a2d      	subs	r5, r5, r0
 8000d90:	4691      	mov	r9, r2
 8000d92:	2000      	movs	r0, #0
 8000d94:	3d76      	subs	r5, #118	; 0x76
 8000d96:	e766      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000d98:	230c      	movs	r3, #12
 8000d9a:	469a      	mov	sl, r3
 8000d9c:	3b09      	subs	r3, #9
 8000d9e:	25ff      	movs	r5, #255	; 0xff
 8000da0:	469b      	mov	fp, r3
 8000da2:	e74d      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000da4:	0020      	movs	r0, r4
 8000da6:	f002 f963 	bl	8003070 <__clzsi2>
 8000daa:	2576      	movs	r5, #118	; 0x76
 8000dac:	1f43      	subs	r3, r0, #5
 8000dae:	409c      	lsls	r4, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	426d      	negs	r5, r5
 8000db4:	469a      	mov	sl, r3
 8000db6:	469b      	mov	fp, r3
 8000db8:	1a2d      	subs	r5, r5, r0
 8000dba:	e741      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000dbc:	2480      	movs	r4, #128	; 0x80
 8000dbe:	2700      	movs	r7, #0
 8000dc0:	20ff      	movs	r0, #255	; 0xff
 8000dc2:	03e4      	lsls	r4, r4, #15
 8000dc4:	e770      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	1a1b      	subs	r3, r3, r0
 8000dca:	2b1b      	cmp	r3, #27
 8000dcc:	dd00      	ble.n	8000dd0 <__aeabi_fmul+0x1c0>
 8000dce:	e769      	b.n	8000ca4 <__aeabi_fmul+0x94>
 8000dd0:	319e      	adds	r1, #158	; 0x9e
 8000dd2:	0020      	movs	r0, r4
 8000dd4:	408c      	lsls	r4, r1
 8000dd6:	40d8      	lsrs	r0, r3
 8000dd8:	1e63      	subs	r3, r4, #1
 8000dda:	419c      	sbcs	r4, r3
 8000ddc:	4304      	orrs	r4, r0
 8000dde:	0763      	lsls	r3, r4, #29
 8000de0:	d004      	beq.n	8000dec <__aeabi_fmul+0x1dc>
 8000de2:	230f      	movs	r3, #15
 8000de4:	4023      	ands	r3, r4
 8000de6:	2b04      	cmp	r3, #4
 8000de8:	d000      	beq.n	8000dec <__aeabi_fmul+0x1dc>
 8000dea:	3404      	adds	r4, #4
 8000dec:	0163      	lsls	r3, r4, #5
 8000dee:	d51a      	bpl.n	8000e26 <__aeabi_fmul+0x216>
 8000df0:	2001      	movs	r0, #1
 8000df2:	2400      	movs	r4, #0
 8000df4:	e758      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000df6:	2080      	movs	r0, #128	; 0x80
 8000df8:	03c0      	lsls	r0, r0, #15
 8000dfa:	4204      	tst	r4, r0
 8000dfc:	d009      	beq.n	8000e12 <__aeabi_fmul+0x202>
 8000dfe:	464b      	mov	r3, r9
 8000e00:	4203      	tst	r3, r0
 8000e02:	d106      	bne.n	8000e12 <__aeabi_fmul+0x202>
 8000e04:	464c      	mov	r4, r9
 8000e06:	4304      	orrs	r4, r0
 8000e08:	0264      	lsls	r4, r4, #9
 8000e0a:	4647      	mov	r7, r8
 8000e0c:	20ff      	movs	r0, #255	; 0xff
 8000e0e:	0a64      	lsrs	r4, r4, #9
 8000e10:	e74a      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e12:	2080      	movs	r0, #128	; 0x80
 8000e14:	03c0      	lsls	r0, r0, #15
 8000e16:	4304      	orrs	r4, r0
 8000e18:	0264      	lsls	r4, r4, #9
 8000e1a:	0037      	movs	r7, r6
 8000e1c:	20ff      	movs	r0, #255	; 0xff
 8000e1e:	0a64      	lsrs	r4, r4, #9
 8000e20:	e742      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e22:	0029      	movs	r1, r5
 8000e24:	e78e      	b.n	8000d44 <__aeabi_fmul+0x134>
 8000e26:	01a4      	lsls	r4, r4, #6
 8000e28:	2000      	movs	r0, #0
 8000e2a:	0a64      	lsrs	r4, r4, #9
 8000e2c:	e73c      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e2e:	2080      	movs	r0, #128	; 0x80
 8000e30:	03c0      	lsls	r0, r0, #15
 8000e32:	4304      	orrs	r4, r0
 8000e34:	0264      	lsls	r4, r4, #9
 8000e36:	20ff      	movs	r0, #255	; 0xff
 8000e38:	0a64      	lsrs	r4, r4, #9
 8000e3a:	e735      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e3c:	0800ff2c 	.word	0x0800ff2c
 8000e40:	f7ffffff 	.word	0xf7ffffff

08000e44 <__aeabi_fsub>:
 8000e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e46:	4646      	mov	r6, r8
 8000e48:	46d6      	mov	lr, sl
 8000e4a:	464f      	mov	r7, r9
 8000e4c:	0243      	lsls	r3, r0, #9
 8000e4e:	0a5b      	lsrs	r3, r3, #9
 8000e50:	00da      	lsls	r2, r3, #3
 8000e52:	4694      	mov	ip, r2
 8000e54:	024a      	lsls	r2, r1, #9
 8000e56:	b5c0      	push	{r6, r7, lr}
 8000e58:	0044      	lsls	r4, r0, #1
 8000e5a:	0a56      	lsrs	r6, r2, #9
 8000e5c:	1c05      	adds	r5, r0, #0
 8000e5e:	46b0      	mov	r8, r6
 8000e60:	0e24      	lsrs	r4, r4, #24
 8000e62:	004e      	lsls	r6, r1, #1
 8000e64:	0992      	lsrs	r2, r2, #6
 8000e66:	001f      	movs	r7, r3
 8000e68:	0020      	movs	r0, r4
 8000e6a:	4692      	mov	sl, r2
 8000e6c:	0fed      	lsrs	r5, r5, #31
 8000e6e:	0e36      	lsrs	r6, r6, #24
 8000e70:	0fc9      	lsrs	r1, r1, #31
 8000e72:	2eff      	cmp	r6, #255	; 0xff
 8000e74:	d100      	bne.n	8000e78 <__aeabi_fsub+0x34>
 8000e76:	e07f      	b.n	8000f78 <__aeabi_fsub+0x134>
 8000e78:	2201      	movs	r2, #1
 8000e7a:	4051      	eors	r1, r2
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	d051      	beq.n	8000f24 <__aeabi_fsub+0xe0>
 8000e80:	1ba2      	subs	r2, r4, r6
 8000e82:	4691      	mov	r9, r2
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	dc00      	bgt.n	8000e8a <__aeabi_fsub+0x46>
 8000e88:	e07e      	b.n	8000f88 <__aeabi_fsub+0x144>
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_fsub+0x4c>
 8000e8e:	e099      	b.n	8000fc4 <__aeabi_fsub+0x180>
 8000e90:	2cff      	cmp	r4, #255	; 0xff
 8000e92:	d100      	bne.n	8000e96 <__aeabi_fsub+0x52>
 8000e94:	e08c      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	4652      	mov	r2, sl
 8000e9a:	04db      	lsls	r3, r3, #19
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	4692      	mov	sl, r2
 8000ea0:	464a      	mov	r2, r9
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	2a1b      	cmp	r2, #27
 8000ea6:	dc08      	bgt.n	8000eba <__aeabi_fsub+0x76>
 8000ea8:	4653      	mov	r3, sl
 8000eaa:	2120      	movs	r1, #32
 8000eac:	40d3      	lsrs	r3, r2
 8000eae:	1a89      	subs	r1, r1, r2
 8000eb0:	4652      	mov	r2, sl
 8000eb2:	408a      	lsls	r2, r1
 8000eb4:	1e51      	subs	r1, r2, #1
 8000eb6:	418a      	sbcs	r2, r1
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	4662      	mov	r2, ip
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	015a      	lsls	r2, r3, #5
 8000ec0:	d400      	bmi.n	8000ec4 <__aeabi_fsub+0x80>
 8000ec2:	e0f3      	b.n	80010ac <__aeabi_fsub+0x268>
 8000ec4:	019b      	lsls	r3, r3, #6
 8000ec6:	099e      	lsrs	r6, r3, #6
 8000ec8:	0030      	movs	r0, r6
 8000eca:	f002 f8d1 	bl	8003070 <__clzsi2>
 8000ece:	3805      	subs	r0, #5
 8000ed0:	4086      	lsls	r6, r0
 8000ed2:	4284      	cmp	r4, r0
 8000ed4:	dd00      	ble.n	8000ed8 <__aeabi_fsub+0x94>
 8000ed6:	e0f7      	b.n	80010c8 <__aeabi_fsub+0x284>
 8000ed8:	0032      	movs	r2, r6
 8000eda:	1b04      	subs	r4, r0, r4
 8000edc:	2020      	movs	r0, #32
 8000ede:	3401      	adds	r4, #1
 8000ee0:	40e2      	lsrs	r2, r4
 8000ee2:	1b04      	subs	r4, r0, r4
 8000ee4:	40a6      	lsls	r6, r4
 8000ee6:	0033      	movs	r3, r6
 8000ee8:	1e5e      	subs	r6, r3, #1
 8000eea:	41b3      	sbcs	r3, r6
 8000eec:	2400      	movs	r4, #0
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	075a      	lsls	r2, r3, #29
 8000ef2:	d004      	beq.n	8000efe <__aeabi_fsub+0xba>
 8000ef4:	220f      	movs	r2, #15
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	2a04      	cmp	r2, #4
 8000efa:	d000      	beq.n	8000efe <__aeabi_fsub+0xba>
 8000efc:	3304      	adds	r3, #4
 8000efe:	015a      	lsls	r2, r3, #5
 8000f00:	d400      	bmi.n	8000f04 <__aeabi_fsub+0xc0>
 8000f02:	e0d6      	b.n	80010b2 <__aeabi_fsub+0x26e>
 8000f04:	1c62      	adds	r2, r4, #1
 8000f06:	2cfe      	cmp	r4, #254	; 0xfe
 8000f08:	d100      	bne.n	8000f0c <__aeabi_fsub+0xc8>
 8000f0a:	e0da      	b.n	80010c2 <__aeabi_fsub+0x27e>
 8000f0c:	019b      	lsls	r3, r3, #6
 8000f0e:	0a5f      	lsrs	r7, r3, #9
 8000f10:	b2d0      	uxtb	r0, r2
 8000f12:	05c0      	lsls	r0, r0, #23
 8000f14:	4338      	orrs	r0, r7
 8000f16:	07ed      	lsls	r5, r5, #31
 8000f18:	4328      	orrs	r0, r5
 8000f1a:	bce0      	pop	{r5, r6, r7}
 8000f1c:	46ba      	mov	sl, r7
 8000f1e:	46b1      	mov	r9, r6
 8000f20:	46a8      	mov	r8, r5
 8000f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f24:	1ba2      	subs	r2, r4, r6
 8000f26:	4691      	mov	r9, r2
 8000f28:	2a00      	cmp	r2, #0
 8000f2a:	dd63      	ble.n	8000ff4 <__aeabi_fsub+0x1b0>
 8000f2c:	2e00      	cmp	r6, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_fsub+0xee>
 8000f30:	e099      	b.n	8001066 <__aeabi_fsub+0x222>
 8000f32:	2cff      	cmp	r4, #255	; 0xff
 8000f34:	d03c      	beq.n	8000fb0 <__aeabi_fsub+0x16c>
 8000f36:	2380      	movs	r3, #128	; 0x80
 8000f38:	4652      	mov	r2, sl
 8000f3a:	04db      	lsls	r3, r3, #19
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	4692      	mov	sl, r2
 8000f40:	464a      	mov	r2, r9
 8000f42:	2301      	movs	r3, #1
 8000f44:	2a1b      	cmp	r2, #27
 8000f46:	dc08      	bgt.n	8000f5a <__aeabi_fsub+0x116>
 8000f48:	4653      	mov	r3, sl
 8000f4a:	2120      	movs	r1, #32
 8000f4c:	40d3      	lsrs	r3, r2
 8000f4e:	1a89      	subs	r1, r1, r2
 8000f50:	4652      	mov	r2, sl
 8000f52:	408a      	lsls	r2, r1
 8000f54:	1e51      	subs	r1, r2, #1
 8000f56:	418a      	sbcs	r2, r1
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	4463      	add	r3, ip
 8000f5c:	015a      	lsls	r2, r3, #5
 8000f5e:	d400      	bmi.n	8000f62 <__aeabi_fsub+0x11e>
 8000f60:	e0a4      	b.n	80010ac <__aeabi_fsub+0x268>
 8000f62:	3401      	adds	r4, #1
 8000f64:	2cff      	cmp	r4, #255	; 0xff
 8000f66:	d100      	bne.n	8000f6a <__aeabi_fsub+0x126>
 8000f68:	e0ab      	b.n	80010c2 <__aeabi_fsub+0x27e>
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	4997      	ldr	r1, [pc, #604]	; (80011cc <__aeabi_fsub+0x388>)
 8000f6e:	401a      	ands	r2, r3
 8000f70:	085b      	lsrs	r3, r3, #1
 8000f72:	400b      	ands	r3, r1
 8000f74:	4313      	orrs	r3, r2
 8000f76:	e7bb      	b.n	8000ef0 <__aeabi_fsub+0xac>
 8000f78:	2a00      	cmp	r2, #0
 8000f7a:	d032      	beq.n	8000fe2 <__aeabi_fsub+0x19e>
 8000f7c:	428d      	cmp	r5, r1
 8000f7e:	d035      	beq.n	8000fec <__aeabi_fsub+0x1a8>
 8000f80:	22ff      	movs	r2, #255	; 0xff
 8000f82:	4252      	negs	r2, r2
 8000f84:	4691      	mov	r9, r2
 8000f86:	44a1      	add	r9, r4
 8000f88:	464a      	mov	r2, r9
 8000f8a:	2a00      	cmp	r2, #0
 8000f8c:	d051      	beq.n	8001032 <__aeabi_fsub+0x1ee>
 8000f8e:	1b30      	subs	r0, r6, r4
 8000f90:	2c00      	cmp	r4, #0
 8000f92:	d000      	beq.n	8000f96 <__aeabi_fsub+0x152>
 8000f94:	e09c      	b.n	80010d0 <__aeabi_fsub+0x28c>
 8000f96:	4663      	mov	r3, ip
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d100      	bne.n	8000f9e <__aeabi_fsub+0x15a>
 8000f9c:	e0df      	b.n	800115e <__aeabi_fsub+0x31a>
 8000f9e:	3801      	subs	r0, #1
 8000fa0:	2800      	cmp	r0, #0
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_fsub+0x162>
 8000fa4:	e0f7      	b.n	8001196 <__aeabi_fsub+0x352>
 8000fa6:	2eff      	cmp	r6, #255	; 0xff
 8000fa8:	d000      	beq.n	8000fac <__aeabi_fsub+0x168>
 8000faa:	e099      	b.n	80010e0 <__aeabi_fsub+0x29c>
 8000fac:	000d      	movs	r5, r1
 8000fae:	4643      	mov	r3, r8
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d100      	bne.n	8000fb6 <__aeabi_fsub+0x172>
 8000fb4:	e085      	b.n	80010c2 <__aeabi_fsub+0x27e>
 8000fb6:	2780      	movs	r7, #128	; 0x80
 8000fb8:	03ff      	lsls	r7, r7, #15
 8000fba:	431f      	orrs	r7, r3
 8000fbc:	027f      	lsls	r7, r7, #9
 8000fbe:	20ff      	movs	r0, #255	; 0xff
 8000fc0:	0a7f      	lsrs	r7, r7, #9
 8000fc2:	e7a6      	b.n	8000f12 <__aeabi_fsub+0xce>
 8000fc4:	4652      	mov	r2, sl
 8000fc6:	2a00      	cmp	r2, #0
 8000fc8:	d074      	beq.n	80010b4 <__aeabi_fsub+0x270>
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4252      	negs	r2, r2
 8000fce:	4690      	mov	r8, r2
 8000fd0:	44c1      	add	r9, r8
 8000fd2:	464a      	mov	r2, r9
 8000fd4:	2a00      	cmp	r2, #0
 8000fd6:	d100      	bne.n	8000fda <__aeabi_fsub+0x196>
 8000fd8:	e0c8      	b.n	800116c <__aeabi_fsub+0x328>
 8000fda:	2cff      	cmp	r4, #255	; 0xff
 8000fdc:	d000      	beq.n	8000fe0 <__aeabi_fsub+0x19c>
 8000fde:	e75f      	b.n	8000ea0 <__aeabi_fsub+0x5c>
 8000fe0:	e7e6      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4051      	eors	r1, r2
 8000fe6:	42a9      	cmp	r1, r5
 8000fe8:	d000      	beq.n	8000fec <__aeabi_fsub+0x1a8>
 8000fea:	e749      	b.n	8000e80 <__aeabi_fsub+0x3c>
 8000fec:	22ff      	movs	r2, #255	; 0xff
 8000fee:	4252      	negs	r2, r2
 8000ff0:	4691      	mov	r9, r2
 8000ff2:	44a1      	add	r9, r4
 8000ff4:	464a      	mov	r2, r9
 8000ff6:	2a00      	cmp	r2, #0
 8000ff8:	d043      	beq.n	8001082 <__aeabi_fsub+0x23e>
 8000ffa:	1b31      	subs	r1, r6, r4
 8000ffc:	2c00      	cmp	r4, #0
 8000ffe:	d100      	bne.n	8001002 <__aeabi_fsub+0x1be>
 8001000:	e08c      	b.n	800111c <__aeabi_fsub+0x2d8>
 8001002:	2eff      	cmp	r6, #255	; 0xff
 8001004:	d100      	bne.n	8001008 <__aeabi_fsub+0x1c4>
 8001006:	e092      	b.n	800112e <__aeabi_fsub+0x2ea>
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	4662      	mov	r2, ip
 800100c:	04db      	lsls	r3, r3, #19
 800100e:	431a      	orrs	r2, r3
 8001010:	4694      	mov	ip, r2
 8001012:	2301      	movs	r3, #1
 8001014:	291b      	cmp	r1, #27
 8001016:	dc09      	bgt.n	800102c <__aeabi_fsub+0x1e8>
 8001018:	2020      	movs	r0, #32
 800101a:	4663      	mov	r3, ip
 800101c:	4662      	mov	r2, ip
 800101e:	40cb      	lsrs	r3, r1
 8001020:	1a41      	subs	r1, r0, r1
 8001022:	408a      	lsls	r2, r1
 8001024:	0011      	movs	r1, r2
 8001026:	1e48      	subs	r0, r1, #1
 8001028:	4181      	sbcs	r1, r0
 800102a:	430b      	orrs	r3, r1
 800102c:	0034      	movs	r4, r6
 800102e:	4453      	add	r3, sl
 8001030:	e794      	b.n	8000f5c <__aeabi_fsub+0x118>
 8001032:	22fe      	movs	r2, #254	; 0xfe
 8001034:	1c66      	adds	r6, r4, #1
 8001036:	4232      	tst	r2, r6
 8001038:	d164      	bne.n	8001104 <__aeabi_fsub+0x2c0>
 800103a:	2c00      	cmp	r4, #0
 800103c:	d000      	beq.n	8001040 <__aeabi_fsub+0x1fc>
 800103e:	e082      	b.n	8001146 <__aeabi_fsub+0x302>
 8001040:	4663      	mov	r3, ip
 8001042:	2b00      	cmp	r3, #0
 8001044:	d100      	bne.n	8001048 <__aeabi_fsub+0x204>
 8001046:	e0ab      	b.n	80011a0 <__aeabi_fsub+0x35c>
 8001048:	4653      	mov	r3, sl
 800104a:	2b00      	cmp	r3, #0
 800104c:	d100      	bne.n	8001050 <__aeabi_fsub+0x20c>
 800104e:	e760      	b.n	8000f12 <__aeabi_fsub+0xce>
 8001050:	4663      	mov	r3, ip
 8001052:	4652      	mov	r2, sl
 8001054:	1a9b      	subs	r3, r3, r2
 8001056:	015a      	lsls	r2, r3, #5
 8001058:	d400      	bmi.n	800105c <__aeabi_fsub+0x218>
 800105a:	e0aa      	b.n	80011b2 <__aeabi_fsub+0x36e>
 800105c:	4663      	mov	r3, ip
 800105e:	4652      	mov	r2, sl
 8001060:	000d      	movs	r5, r1
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	e744      	b.n	8000ef0 <__aeabi_fsub+0xac>
 8001066:	4652      	mov	r2, sl
 8001068:	2a00      	cmp	r2, #0
 800106a:	d023      	beq.n	80010b4 <__aeabi_fsub+0x270>
 800106c:	2201      	movs	r2, #1
 800106e:	4252      	negs	r2, r2
 8001070:	4690      	mov	r8, r2
 8001072:	44c1      	add	r9, r8
 8001074:	464a      	mov	r2, r9
 8001076:	2a00      	cmp	r2, #0
 8001078:	d075      	beq.n	8001166 <__aeabi_fsub+0x322>
 800107a:	2cff      	cmp	r4, #255	; 0xff
 800107c:	d000      	beq.n	8001080 <__aeabi_fsub+0x23c>
 800107e:	e75f      	b.n	8000f40 <__aeabi_fsub+0xfc>
 8001080:	e796      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001082:	26fe      	movs	r6, #254	; 0xfe
 8001084:	3401      	adds	r4, #1
 8001086:	4226      	tst	r6, r4
 8001088:	d153      	bne.n	8001132 <__aeabi_fsub+0x2ee>
 800108a:	2800      	cmp	r0, #0
 800108c:	d172      	bne.n	8001174 <__aeabi_fsub+0x330>
 800108e:	4663      	mov	r3, ip
 8001090:	2b00      	cmp	r3, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_fsub+0x252>
 8001094:	e093      	b.n	80011be <__aeabi_fsub+0x37a>
 8001096:	4653      	mov	r3, sl
 8001098:	2b00      	cmp	r3, #0
 800109a:	d100      	bne.n	800109e <__aeabi_fsub+0x25a>
 800109c:	e739      	b.n	8000f12 <__aeabi_fsub+0xce>
 800109e:	4463      	add	r3, ip
 80010a0:	2400      	movs	r4, #0
 80010a2:	015a      	lsls	r2, r3, #5
 80010a4:	d502      	bpl.n	80010ac <__aeabi_fsub+0x268>
 80010a6:	4a4a      	ldr	r2, [pc, #296]	; (80011d0 <__aeabi_fsub+0x38c>)
 80010a8:	3401      	adds	r4, #1
 80010aa:	4013      	ands	r3, r2
 80010ac:	075a      	lsls	r2, r3, #29
 80010ae:	d000      	beq.n	80010b2 <__aeabi_fsub+0x26e>
 80010b0:	e720      	b.n	8000ef4 <__aeabi_fsub+0xb0>
 80010b2:	08db      	lsrs	r3, r3, #3
 80010b4:	2cff      	cmp	r4, #255	; 0xff
 80010b6:	d100      	bne.n	80010ba <__aeabi_fsub+0x276>
 80010b8:	e77a      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 80010ba:	025b      	lsls	r3, r3, #9
 80010bc:	0a5f      	lsrs	r7, r3, #9
 80010be:	b2e0      	uxtb	r0, r4
 80010c0:	e727      	b.n	8000f12 <__aeabi_fsub+0xce>
 80010c2:	20ff      	movs	r0, #255	; 0xff
 80010c4:	2700      	movs	r7, #0
 80010c6:	e724      	b.n	8000f12 <__aeabi_fsub+0xce>
 80010c8:	4b41      	ldr	r3, [pc, #260]	; (80011d0 <__aeabi_fsub+0x38c>)
 80010ca:	1a24      	subs	r4, r4, r0
 80010cc:	4033      	ands	r3, r6
 80010ce:	e70f      	b.n	8000ef0 <__aeabi_fsub+0xac>
 80010d0:	2eff      	cmp	r6, #255	; 0xff
 80010d2:	d100      	bne.n	80010d6 <__aeabi_fsub+0x292>
 80010d4:	e76a      	b.n	8000fac <__aeabi_fsub+0x168>
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	4662      	mov	r2, ip
 80010da:	04db      	lsls	r3, r3, #19
 80010dc:	431a      	orrs	r2, r3
 80010de:	4694      	mov	ip, r2
 80010e0:	2301      	movs	r3, #1
 80010e2:	281b      	cmp	r0, #27
 80010e4:	dc09      	bgt.n	80010fa <__aeabi_fsub+0x2b6>
 80010e6:	2420      	movs	r4, #32
 80010e8:	4663      	mov	r3, ip
 80010ea:	4662      	mov	r2, ip
 80010ec:	40c3      	lsrs	r3, r0
 80010ee:	1a20      	subs	r0, r4, r0
 80010f0:	4082      	lsls	r2, r0
 80010f2:	0010      	movs	r0, r2
 80010f4:	1e44      	subs	r4, r0, #1
 80010f6:	41a0      	sbcs	r0, r4
 80010f8:	4303      	orrs	r3, r0
 80010fa:	4652      	mov	r2, sl
 80010fc:	000d      	movs	r5, r1
 80010fe:	0034      	movs	r4, r6
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	e6dc      	b.n	8000ebe <__aeabi_fsub+0x7a>
 8001104:	4663      	mov	r3, ip
 8001106:	4652      	mov	r2, sl
 8001108:	1a9e      	subs	r6, r3, r2
 800110a:	0173      	lsls	r3, r6, #5
 800110c:	d417      	bmi.n	800113e <__aeabi_fsub+0x2fa>
 800110e:	2e00      	cmp	r6, #0
 8001110:	d000      	beq.n	8001114 <__aeabi_fsub+0x2d0>
 8001112:	e6d9      	b.n	8000ec8 <__aeabi_fsub+0x84>
 8001114:	2500      	movs	r5, #0
 8001116:	2000      	movs	r0, #0
 8001118:	2700      	movs	r7, #0
 800111a:	e6fa      	b.n	8000f12 <__aeabi_fsub+0xce>
 800111c:	4663      	mov	r3, ip
 800111e:	2b00      	cmp	r3, #0
 8001120:	d044      	beq.n	80011ac <__aeabi_fsub+0x368>
 8001122:	3901      	subs	r1, #1
 8001124:	2900      	cmp	r1, #0
 8001126:	d04c      	beq.n	80011c2 <__aeabi_fsub+0x37e>
 8001128:	2eff      	cmp	r6, #255	; 0xff
 800112a:	d000      	beq.n	800112e <__aeabi_fsub+0x2ea>
 800112c:	e771      	b.n	8001012 <__aeabi_fsub+0x1ce>
 800112e:	4643      	mov	r3, r8
 8001130:	e73e      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001132:	2cff      	cmp	r4, #255	; 0xff
 8001134:	d0c5      	beq.n	80010c2 <__aeabi_fsub+0x27e>
 8001136:	4652      	mov	r2, sl
 8001138:	4462      	add	r2, ip
 800113a:	0853      	lsrs	r3, r2, #1
 800113c:	e7b6      	b.n	80010ac <__aeabi_fsub+0x268>
 800113e:	4663      	mov	r3, ip
 8001140:	000d      	movs	r5, r1
 8001142:	1ad6      	subs	r6, r2, r3
 8001144:	e6c0      	b.n	8000ec8 <__aeabi_fsub+0x84>
 8001146:	4662      	mov	r2, ip
 8001148:	2a00      	cmp	r2, #0
 800114a:	d116      	bne.n	800117a <__aeabi_fsub+0x336>
 800114c:	4653      	mov	r3, sl
 800114e:	2b00      	cmp	r3, #0
 8001150:	d000      	beq.n	8001154 <__aeabi_fsub+0x310>
 8001152:	e72b      	b.n	8000fac <__aeabi_fsub+0x168>
 8001154:	2780      	movs	r7, #128	; 0x80
 8001156:	2500      	movs	r5, #0
 8001158:	20ff      	movs	r0, #255	; 0xff
 800115a:	03ff      	lsls	r7, r7, #15
 800115c:	e6d9      	b.n	8000f12 <__aeabi_fsub+0xce>
 800115e:	000d      	movs	r5, r1
 8001160:	4643      	mov	r3, r8
 8001162:	0034      	movs	r4, r6
 8001164:	e7a6      	b.n	80010b4 <__aeabi_fsub+0x270>
 8001166:	4653      	mov	r3, sl
 8001168:	4463      	add	r3, ip
 800116a:	e6f7      	b.n	8000f5c <__aeabi_fsub+0x118>
 800116c:	4663      	mov	r3, ip
 800116e:	4652      	mov	r2, sl
 8001170:	1a9b      	subs	r3, r3, r2
 8001172:	e6a4      	b.n	8000ebe <__aeabi_fsub+0x7a>
 8001174:	4662      	mov	r2, ip
 8001176:	2a00      	cmp	r2, #0
 8001178:	d0d9      	beq.n	800112e <__aeabi_fsub+0x2ea>
 800117a:	4652      	mov	r2, sl
 800117c:	2a00      	cmp	r2, #0
 800117e:	d100      	bne.n	8001182 <__aeabi_fsub+0x33e>
 8001180:	e716      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	03d2      	lsls	r2, r2, #15
 8001186:	4213      	tst	r3, r2
 8001188:	d100      	bne.n	800118c <__aeabi_fsub+0x348>
 800118a:	e711      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 800118c:	4640      	mov	r0, r8
 800118e:	4210      	tst	r0, r2
 8001190:	d000      	beq.n	8001194 <__aeabi_fsub+0x350>
 8001192:	e70d      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001194:	e70a      	b.n	8000fac <__aeabi_fsub+0x168>
 8001196:	4652      	mov	r2, sl
 8001198:	000d      	movs	r5, r1
 800119a:	0034      	movs	r4, r6
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	e68e      	b.n	8000ebe <__aeabi_fsub+0x7a>
 80011a0:	4653      	mov	r3, sl
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <__aeabi_fsub+0x374>
 80011a6:	000d      	movs	r5, r1
 80011a8:	4647      	mov	r7, r8
 80011aa:	e6b2      	b.n	8000f12 <__aeabi_fsub+0xce>
 80011ac:	4643      	mov	r3, r8
 80011ae:	0034      	movs	r4, r6
 80011b0:	e780      	b.n	80010b4 <__aeabi_fsub+0x270>
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d000      	beq.n	80011b8 <__aeabi_fsub+0x374>
 80011b6:	e779      	b.n	80010ac <__aeabi_fsub+0x268>
 80011b8:	2500      	movs	r5, #0
 80011ba:	2700      	movs	r7, #0
 80011bc:	e6a9      	b.n	8000f12 <__aeabi_fsub+0xce>
 80011be:	4647      	mov	r7, r8
 80011c0:	e6a7      	b.n	8000f12 <__aeabi_fsub+0xce>
 80011c2:	4653      	mov	r3, sl
 80011c4:	0034      	movs	r4, r6
 80011c6:	4463      	add	r3, ip
 80011c8:	e6c8      	b.n	8000f5c <__aeabi_fsub+0x118>
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	7dffffff 	.word	0x7dffffff
 80011d0:	fbffffff 	.word	0xfbffffff

080011d4 <__aeabi_f2iz>:
 80011d4:	0241      	lsls	r1, r0, #9
 80011d6:	0042      	lsls	r2, r0, #1
 80011d8:	0fc3      	lsrs	r3, r0, #31
 80011da:	0a49      	lsrs	r1, r1, #9
 80011dc:	2000      	movs	r0, #0
 80011de:	0e12      	lsrs	r2, r2, #24
 80011e0:	2a7e      	cmp	r2, #126	; 0x7e
 80011e2:	d903      	bls.n	80011ec <__aeabi_f2iz+0x18>
 80011e4:	2a9d      	cmp	r2, #157	; 0x9d
 80011e6:	d902      	bls.n	80011ee <__aeabi_f2iz+0x1a>
 80011e8:	4a09      	ldr	r2, [pc, #36]	; (8001210 <__aeabi_f2iz+0x3c>)
 80011ea:	1898      	adds	r0, r3, r2
 80011ec:	4770      	bx	lr
 80011ee:	2080      	movs	r0, #128	; 0x80
 80011f0:	0400      	lsls	r0, r0, #16
 80011f2:	4301      	orrs	r1, r0
 80011f4:	2a95      	cmp	r2, #149	; 0x95
 80011f6:	dc07      	bgt.n	8001208 <__aeabi_f2iz+0x34>
 80011f8:	2096      	movs	r0, #150	; 0x96
 80011fa:	1a82      	subs	r2, r0, r2
 80011fc:	40d1      	lsrs	r1, r2
 80011fe:	4248      	negs	r0, r1
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1f3      	bne.n	80011ec <__aeabi_f2iz+0x18>
 8001204:	0008      	movs	r0, r1
 8001206:	e7f1      	b.n	80011ec <__aeabi_f2iz+0x18>
 8001208:	3a96      	subs	r2, #150	; 0x96
 800120a:	4091      	lsls	r1, r2
 800120c:	e7f7      	b.n	80011fe <__aeabi_f2iz+0x2a>
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	7fffffff 	.word	0x7fffffff

08001214 <__aeabi_i2f>:
 8001214:	b570      	push	{r4, r5, r6, lr}
 8001216:	2800      	cmp	r0, #0
 8001218:	d013      	beq.n	8001242 <__aeabi_i2f+0x2e>
 800121a:	17c3      	asrs	r3, r0, #31
 800121c:	18c5      	adds	r5, r0, r3
 800121e:	405d      	eors	r5, r3
 8001220:	0fc4      	lsrs	r4, r0, #31
 8001222:	0028      	movs	r0, r5
 8001224:	f001 ff24 	bl	8003070 <__clzsi2>
 8001228:	239e      	movs	r3, #158	; 0x9e
 800122a:	0001      	movs	r1, r0
 800122c:	1a1b      	subs	r3, r3, r0
 800122e:	2b96      	cmp	r3, #150	; 0x96
 8001230:	dc0f      	bgt.n	8001252 <__aeabi_i2f+0x3e>
 8001232:	2808      	cmp	r0, #8
 8001234:	dd01      	ble.n	800123a <__aeabi_i2f+0x26>
 8001236:	3908      	subs	r1, #8
 8001238:	408d      	lsls	r5, r1
 800123a:	026d      	lsls	r5, r5, #9
 800123c:	0a6d      	lsrs	r5, r5, #9
 800123e:	b2d8      	uxtb	r0, r3
 8001240:	e002      	b.n	8001248 <__aeabi_i2f+0x34>
 8001242:	2400      	movs	r4, #0
 8001244:	2000      	movs	r0, #0
 8001246:	2500      	movs	r5, #0
 8001248:	05c0      	lsls	r0, r0, #23
 800124a:	4328      	orrs	r0, r5
 800124c:	07e4      	lsls	r4, r4, #31
 800124e:	4320      	orrs	r0, r4
 8001250:	bd70      	pop	{r4, r5, r6, pc}
 8001252:	2b99      	cmp	r3, #153	; 0x99
 8001254:	dd0b      	ble.n	800126e <__aeabi_i2f+0x5a>
 8001256:	2205      	movs	r2, #5
 8001258:	002e      	movs	r6, r5
 800125a:	1a12      	subs	r2, r2, r0
 800125c:	40d6      	lsrs	r6, r2
 800125e:	0002      	movs	r2, r0
 8001260:	321b      	adds	r2, #27
 8001262:	4095      	lsls	r5, r2
 8001264:	0028      	movs	r0, r5
 8001266:	1e45      	subs	r5, r0, #1
 8001268:	41a8      	sbcs	r0, r5
 800126a:	0035      	movs	r5, r6
 800126c:	4305      	orrs	r5, r0
 800126e:	2905      	cmp	r1, #5
 8001270:	dd01      	ble.n	8001276 <__aeabi_i2f+0x62>
 8001272:	1f4a      	subs	r2, r1, #5
 8001274:	4095      	lsls	r5, r2
 8001276:	002a      	movs	r2, r5
 8001278:	4e08      	ldr	r6, [pc, #32]	; (800129c <__aeabi_i2f+0x88>)
 800127a:	4032      	ands	r2, r6
 800127c:	0768      	lsls	r0, r5, #29
 800127e:	d009      	beq.n	8001294 <__aeabi_i2f+0x80>
 8001280:	200f      	movs	r0, #15
 8001282:	4028      	ands	r0, r5
 8001284:	2804      	cmp	r0, #4
 8001286:	d005      	beq.n	8001294 <__aeabi_i2f+0x80>
 8001288:	3204      	adds	r2, #4
 800128a:	0150      	lsls	r0, r2, #5
 800128c:	d502      	bpl.n	8001294 <__aeabi_i2f+0x80>
 800128e:	239f      	movs	r3, #159	; 0x9f
 8001290:	4032      	ands	r2, r6
 8001292:	1a5b      	subs	r3, r3, r1
 8001294:	0192      	lsls	r2, r2, #6
 8001296:	0a55      	lsrs	r5, r2, #9
 8001298:	b2d8      	uxtb	r0, r3
 800129a:	e7d5      	b.n	8001248 <__aeabi_i2f+0x34>
 800129c:	fbffffff 	.word	0xfbffffff

080012a0 <__aeabi_dadd>:
 80012a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a2:	464f      	mov	r7, r9
 80012a4:	46d6      	mov	lr, sl
 80012a6:	4646      	mov	r6, r8
 80012a8:	000d      	movs	r5, r1
 80012aa:	0001      	movs	r1, r0
 80012ac:	0018      	movs	r0, r3
 80012ae:	b5c0      	push	{r6, r7, lr}
 80012b0:	0017      	movs	r7, r2
 80012b2:	032b      	lsls	r3, r5, #12
 80012b4:	0a5a      	lsrs	r2, r3, #9
 80012b6:	0f4b      	lsrs	r3, r1, #29
 80012b8:	4313      	orrs	r3, r2
 80012ba:	00ca      	lsls	r2, r1, #3
 80012bc:	4691      	mov	r9, r2
 80012be:	0302      	lsls	r2, r0, #12
 80012c0:	006e      	lsls	r6, r5, #1
 80012c2:	0041      	lsls	r1, r0, #1
 80012c4:	0a52      	lsrs	r2, r2, #9
 80012c6:	0fec      	lsrs	r4, r5, #31
 80012c8:	0f7d      	lsrs	r5, r7, #29
 80012ca:	4315      	orrs	r5, r2
 80012cc:	0d76      	lsrs	r6, r6, #21
 80012ce:	0d49      	lsrs	r1, r1, #21
 80012d0:	0fc0      	lsrs	r0, r0, #31
 80012d2:	4682      	mov	sl, r0
 80012d4:	46ac      	mov	ip, r5
 80012d6:	00ff      	lsls	r7, r7, #3
 80012d8:	1a72      	subs	r2, r6, r1
 80012da:	4284      	cmp	r4, r0
 80012dc:	d100      	bne.n	80012e0 <__aeabi_dadd+0x40>
 80012de:	e098      	b.n	8001412 <__aeabi_dadd+0x172>
 80012e0:	2a00      	cmp	r2, #0
 80012e2:	dc00      	bgt.n	80012e6 <__aeabi_dadd+0x46>
 80012e4:	e081      	b.n	80013ea <__aeabi_dadd+0x14a>
 80012e6:	2900      	cmp	r1, #0
 80012e8:	d100      	bne.n	80012ec <__aeabi_dadd+0x4c>
 80012ea:	e0b6      	b.n	800145a <__aeabi_dadd+0x1ba>
 80012ec:	49c9      	ldr	r1, [pc, #804]	; (8001614 <__aeabi_dadd+0x374>)
 80012ee:	428e      	cmp	r6, r1
 80012f0:	d100      	bne.n	80012f4 <__aeabi_dadd+0x54>
 80012f2:	e172      	b.n	80015da <__aeabi_dadd+0x33a>
 80012f4:	2180      	movs	r1, #128	; 0x80
 80012f6:	0028      	movs	r0, r5
 80012f8:	0409      	lsls	r1, r1, #16
 80012fa:	4308      	orrs	r0, r1
 80012fc:	4684      	mov	ip, r0
 80012fe:	2a38      	cmp	r2, #56	; 0x38
 8001300:	dd00      	ble.n	8001304 <__aeabi_dadd+0x64>
 8001302:	e15e      	b.n	80015c2 <__aeabi_dadd+0x322>
 8001304:	2a1f      	cmp	r2, #31
 8001306:	dd00      	ble.n	800130a <__aeabi_dadd+0x6a>
 8001308:	e1ee      	b.n	80016e8 <__aeabi_dadd+0x448>
 800130a:	2020      	movs	r0, #32
 800130c:	0039      	movs	r1, r7
 800130e:	4665      	mov	r5, ip
 8001310:	1a80      	subs	r0, r0, r2
 8001312:	4087      	lsls	r7, r0
 8001314:	40d1      	lsrs	r1, r2
 8001316:	4085      	lsls	r5, r0
 8001318:	430d      	orrs	r5, r1
 800131a:	0039      	movs	r1, r7
 800131c:	1e4f      	subs	r7, r1, #1
 800131e:	41b9      	sbcs	r1, r7
 8001320:	4667      	mov	r7, ip
 8001322:	40d7      	lsrs	r7, r2
 8001324:	4329      	orrs	r1, r5
 8001326:	1bdb      	subs	r3, r3, r7
 8001328:	464a      	mov	r2, r9
 800132a:	1a55      	subs	r5, r2, r1
 800132c:	45a9      	cmp	r9, r5
 800132e:	4189      	sbcs	r1, r1
 8001330:	4249      	negs	r1, r1
 8001332:	1a5b      	subs	r3, r3, r1
 8001334:	4698      	mov	r8, r3
 8001336:	4643      	mov	r3, r8
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	d400      	bmi.n	800133e <__aeabi_dadd+0x9e>
 800133c:	e0cc      	b.n	80014d8 <__aeabi_dadd+0x238>
 800133e:	4643      	mov	r3, r8
 8001340:	025b      	lsls	r3, r3, #9
 8001342:	0a5b      	lsrs	r3, r3, #9
 8001344:	4698      	mov	r8, r3
 8001346:	4643      	mov	r3, r8
 8001348:	2b00      	cmp	r3, #0
 800134a:	d100      	bne.n	800134e <__aeabi_dadd+0xae>
 800134c:	e12c      	b.n	80015a8 <__aeabi_dadd+0x308>
 800134e:	4640      	mov	r0, r8
 8001350:	f001 fe8e 	bl	8003070 <__clzsi2>
 8001354:	0001      	movs	r1, r0
 8001356:	3908      	subs	r1, #8
 8001358:	2220      	movs	r2, #32
 800135a:	0028      	movs	r0, r5
 800135c:	4643      	mov	r3, r8
 800135e:	1a52      	subs	r2, r2, r1
 8001360:	408b      	lsls	r3, r1
 8001362:	40d0      	lsrs	r0, r2
 8001364:	408d      	lsls	r5, r1
 8001366:	4303      	orrs	r3, r0
 8001368:	428e      	cmp	r6, r1
 800136a:	dd00      	ble.n	800136e <__aeabi_dadd+0xce>
 800136c:	e117      	b.n	800159e <__aeabi_dadd+0x2fe>
 800136e:	1b8e      	subs	r6, r1, r6
 8001370:	1c72      	adds	r2, r6, #1
 8001372:	2a1f      	cmp	r2, #31
 8001374:	dd00      	ble.n	8001378 <__aeabi_dadd+0xd8>
 8001376:	e1a7      	b.n	80016c8 <__aeabi_dadd+0x428>
 8001378:	2120      	movs	r1, #32
 800137a:	0018      	movs	r0, r3
 800137c:	002e      	movs	r6, r5
 800137e:	1a89      	subs	r1, r1, r2
 8001380:	408d      	lsls	r5, r1
 8001382:	4088      	lsls	r0, r1
 8001384:	40d6      	lsrs	r6, r2
 8001386:	40d3      	lsrs	r3, r2
 8001388:	1e69      	subs	r1, r5, #1
 800138a:	418d      	sbcs	r5, r1
 800138c:	4330      	orrs	r0, r6
 800138e:	4698      	mov	r8, r3
 8001390:	2600      	movs	r6, #0
 8001392:	4305      	orrs	r5, r0
 8001394:	076b      	lsls	r3, r5, #29
 8001396:	d009      	beq.n	80013ac <__aeabi_dadd+0x10c>
 8001398:	230f      	movs	r3, #15
 800139a:	402b      	ands	r3, r5
 800139c:	2b04      	cmp	r3, #4
 800139e:	d005      	beq.n	80013ac <__aeabi_dadd+0x10c>
 80013a0:	1d2b      	adds	r3, r5, #4
 80013a2:	42ab      	cmp	r3, r5
 80013a4:	41ad      	sbcs	r5, r5
 80013a6:	426d      	negs	r5, r5
 80013a8:	44a8      	add	r8, r5
 80013aa:	001d      	movs	r5, r3
 80013ac:	4643      	mov	r3, r8
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	d400      	bmi.n	80013b4 <__aeabi_dadd+0x114>
 80013b2:	e094      	b.n	80014de <__aeabi_dadd+0x23e>
 80013b4:	4b97      	ldr	r3, [pc, #604]	; (8001614 <__aeabi_dadd+0x374>)
 80013b6:	1c72      	adds	r2, r6, #1
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d100      	bne.n	80013be <__aeabi_dadd+0x11e>
 80013bc:	e09d      	b.n	80014fa <__aeabi_dadd+0x25a>
 80013be:	4641      	mov	r1, r8
 80013c0:	4b95      	ldr	r3, [pc, #596]	; (8001618 <__aeabi_dadd+0x378>)
 80013c2:	08ed      	lsrs	r5, r5, #3
 80013c4:	4019      	ands	r1, r3
 80013c6:	000b      	movs	r3, r1
 80013c8:	0552      	lsls	r2, r2, #21
 80013ca:	0749      	lsls	r1, r1, #29
 80013cc:	025b      	lsls	r3, r3, #9
 80013ce:	4329      	orrs	r1, r5
 80013d0:	0b1b      	lsrs	r3, r3, #12
 80013d2:	0d52      	lsrs	r2, r2, #21
 80013d4:	0512      	lsls	r2, r2, #20
 80013d6:	4313      	orrs	r3, r2
 80013d8:	07e4      	lsls	r4, r4, #31
 80013da:	4323      	orrs	r3, r4
 80013dc:	0008      	movs	r0, r1
 80013de:	0019      	movs	r1, r3
 80013e0:	bce0      	pop	{r5, r6, r7}
 80013e2:	46ba      	mov	sl, r7
 80013e4:	46b1      	mov	r9, r6
 80013e6:	46a8      	mov	r8, r5
 80013e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ea:	2a00      	cmp	r2, #0
 80013ec:	d043      	beq.n	8001476 <__aeabi_dadd+0x1d6>
 80013ee:	1b8a      	subs	r2, r1, r6
 80013f0:	2e00      	cmp	r6, #0
 80013f2:	d000      	beq.n	80013f6 <__aeabi_dadd+0x156>
 80013f4:	e12a      	b.n	800164c <__aeabi_dadd+0x3ac>
 80013f6:	464c      	mov	r4, r9
 80013f8:	431c      	orrs	r4, r3
 80013fa:	d100      	bne.n	80013fe <__aeabi_dadd+0x15e>
 80013fc:	e1d1      	b.n	80017a2 <__aeabi_dadd+0x502>
 80013fe:	1e54      	subs	r4, r2, #1
 8001400:	2a01      	cmp	r2, #1
 8001402:	d100      	bne.n	8001406 <__aeabi_dadd+0x166>
 8001404:	e21f      	b.n	8001846 <__aeabi_dadd+0x5a6>
 8001406:	4d83      	ldr	r5, [pc, #524]	; (8001614 <__aeabi_dadd+0x374>)
 8001408:	42aa      	cmp	r2, r5
 800140a:	d100      	bne.n	800140e <__aeabi_dadd+0x16e>
 800140c:	e272      	b.n	80018f4 <__aeabi_dadd+0x654>
 800140e:	0022      	movs	r2, r4
 8001410:	e123      	b.n	800165a <__aeabi_dadd+0x3ba>
 8001412:	2a00      	cmp	r2, #0
 8001414:	dc00      	bgt.n	8001418 <__aeabi_dadd+0x178>
 8001416:	e098      	b.n	800154a <__aeabi_dadd+0x2aa>
 8001418:	2900      	cmp	r1, #0
 800141a:	d042      	beq.n	80014a2 <__aeabi_dadd+0x202>
 800141c:	497d      	ldr	r1, [pc, #500]	; (8001614 <__aeabi_dadd+0x374>)
 800141e:	428e      	cmp	r6, r1
 8001420:	d100      	bne.n	8001424 <__aeabi_dadd+0x184>
 8001422:	e0da      	b.n	80015da <__aeabi_dadd+0x33a>
 8001424:	2180      	movs	r1, #128	; 0x80
 8001426:	0028      	movs	r0, r5
 8001428:	0409      	lsls	r1, r1, #16
 800142a:	4308      	orrs	r0, r1
 800142c:	4684      	mov	ip, r0
 800142e:	2a38      	cmp	r2, #56	; 0x38
 8001430:	dd00      	ble.n	8001434 <__aeabi_dadd+0x194>
 8001432:	e129      	b.n	8001688 <__aeabi_dadd+0x3e8>
 8001434:	2a1f      	cmp	r2, #31
 8001436:	dc00      	bgt.n	800143a <__aeabi_dadd+0x19a>
 8001438:	e187      	b.n	800174a <__aeabi_dadd+0x4aa>
 800143a:	0011      	movs	r1, r2
 800143c:	4665      	mov	r5, ip
 800143e:	3920      	subs	r1, #32
 8001440:	40cd      	lsrs	r5, r1
 8001442:	2a20      	cmp	r2, #32
 8001444:	d004      	beq.n	8001450 <__aeabi_dadd+0x1b0>
 8001446:	2040      	movs	r0, #64	; 0x40
 8001448:	4661      	mov	r1, ip
 800144a:	1a82      	subs	r2, r0, r2
 800144c:	4091      	lsls	r1, r2
 800144e:	430f      	orrs	r7, r1
 8001450:	0039      	movs	r1, r7
 8001452:	1e4f      	subs	r7, r1, #1
 8001454:	41b9      	sbcs	r1, r7
 8001456:	430d      	orrs	r5, r1
 8001458:	e11b      	b.n	8001692 <__aeabi_dadd+0x3f2>
 800145a:	0029      	movs	r1, r5
 800145c:	4339      	orrs	r1, r7
 800145e:	d100      	bne.n	8001462 <__aeabi_dadd+0x1c2>
 8001460:	e0b5      	b.n	80015ce <__aeabi_dadd+0x32e>
 8001462:	1e51      	subs	r1, r2, #1
 8001464:	2a01      	cmp	r2, #1
 8001466:	d100      	bne.n	800146a <__aeabi_dadd+0x1ca>
 8001468:	e1ab      	b.n	80017c2 <__aeabi_dadd+0x522>
 800146a:	486a      	ldr	r0, [pc, #424]	; (8001614 <__aeabi_dadd+0x374>)
 800146c:	4282      	cmp	r2, r0
 800146e:	d100      	bne.n	8001472 <__aeabi_dadd+0x1d2>
 8001470:	e1b2      	b.n	80017d8 <__aeabi_dadd+0x538>
 8001472:	000a      	movs	r2, r1
 8001474:	e743      	b.n	80012fe <__aeabi_dadd+0x5e>
 8001476:	4969      	ldr	r1, [pc, #420]	; (800161c <__aeabi_dadd+0x37c>)
 8001478:	1c75      	adds	r5, r6, #1
 800147a:	420d      	tst	r5, r1
 800147c:	d000      	beq.n	8001480 <__aeabi_dadd+0x1e0>
 800147e:	e0cf      	b.n	8001620 <__aeabi_dadd+0x380>
 8001480:	2e00      	cmp	r6, #0
 8001482:	d000      	beq.n	8001486 <__aeabi_dadd+0x1e6>
 8001484:	e193      	b.n	80017ae <__aeabi_dadd+0x50e>
 8001486:	4649      	mov	r1, r9
 8001488:	4319      	orrs	r1, r3
 800148a:	d100      	bne.n	800148e <__aeabi_dadd+0x1ee>
 800148c:	e1d1      	b.n	8001832 <__aeabi_dadd+0x592>
 800148e:	4661      	mov	r1, ip
 8001490:	4339      	orrs	r1, r7
 8001492:	d000      	beq.n	8001496 <__aeabi_dadd+0x1f6>
 8001494:	e1e3      	b.n	800185e <__aeabi_dadd+0x5be>
 8001496:	4649      	mov	r1, r9
 8001498:	0758      	lsls	r0, r3, #29
 800149a:	08c9      	lsrs	r1, r1, #3
 800149c:	4301      	orrs	r1, r0
 800149e:	08db      	lsrs	r3, r3, #3
 80014a0:	e026      	b.n	80014f0 <__aeabi_dadd+0x250>
 80014a2:	0029      	movs	r1, r5
 80014a4:	4339      	orrs	r1, r7
 80014a6:	d100      	bne.n	80014aa <__aeabi_dadd+0x20a>
 80014a8:	e091      	b.n	80015ce <__aeabi_dadd+0x32e>
 80014aa:	1e51      	subs	r1, r2, #1
 80014ac:	2a01      	cmp	r2, #1
 80014ae:	d005      	beq.n	80014bc <__aeabi_dadd+0x21c>
 80014b0:	4858      	ldr	r0, [pc, #352]	; (8001614 <__aeabi_dadd+0x374>)
 80014b2:	4282      	cmp	r2, r0
 80014b4:	d100      	bne.n	80014b8 <__aeabi_dadd+0x218>
 80014b6:	e18f      	b.n	80017d8 <__aeabi_dadd+0x538>
 80014b8:	000a      	movs	r2, r1
 80014ba:	e7b8      	b.n	800142e <__aeabi_dadd+0x18e>
 80014bc:	003d      	movs	r5, r7
 80014be:	444d      	add	r5, r9
 80014c0:	454d      	cmp	r5, r9
 80014c2:	4189      	sbcs	r1, r1
 80014c4:	4463      	add	r3, ip
 80014c6:	4698      	mov	r8, r3
 80014c8:	4249      	negs	r1, r1
 80014ca:	4488      	add	r8, r1
 80014cc:	4643      	mov	r3, r8
 80014ce:	2602      	movs	r6, #2
 80014d0:	021b      	lsls	r3, r3, #8
 80014d2:	d500      	bpl.n	80014d6 <__aeabi_dadd+0x236>
 80014d4:	e0eb      	b.n	80016ae <__aeabi_dadd+0x40e>
 80014d6:	3e01      	subs	r6, #1
 80014d8:	076b      	lsls	r3, r5, #29
 80014da:	d000      	beq.n	80014de <__aeabi_dadd+0x23e>
 80014dc:	e75c      	b.n	8001398 <__aeabi_dadd+0xf8>
 80014de:	4643      	mov	r3, r8
 80014e0:	08e9      	lsrs	r1, r5, #3
 80014e2:	075a      	lsls	r2, r3, #29
 80014e4:	4311      	orrs	r1, r2
 80014e6:	0032      	movs	r2, r6
 80014e8:	08db      	lsrs	r3, r3, #3
 80014ea:	484a      	ldr	r0, [pc, #296]	; (8001614 <__aeabi_dadd+0x374>)
 80014ec:	4282      	cmp	r2, r0
 80014ee:	d021      	beq.n	8001534 <__aeabi_dadd+0x294>
 80014f0:	031b      	lsls	r3, r3, #12
 80014f2:	0552      	lsls	r2, r2, #21
 80014f4:	0b1b      	lsrs	r3, r3, #12
 80014f6:	0d52      	lsrs	r2, r2, #21
 80014f8:	e76c      	b.n	80013d4 <__aeabi_dadd+0x134>
 80014fa:	2300      	movs	r3, #0
 80014fc:	2100      	movs	r1, #0
 80014fe:	e769      	b.n	80013d4 <__aeabi_dadd+0x134>
 8001500:	002a      	movs	r2, r5
 8001502:	433a      	orrs	r2, r7
 8001504:	d069      	beq.n	80015da <__aeabi_dadd+0x33a>
 8001506:	464a      	mov	r2, r9
 8001508:	0758      	lsls	r0, r3, #29
 800150a:	08d1      	lsrs	r1, r2, #3
 800150c:	08da      	lsrs	r2, r3, #3
 800150e:	2380      	movs	r3, #128	; 0x80
 8001510:	031b      	lsls	r3, r3, #12
 8001512:	4308      	orrs	r0, r1
 8001514:	421a      	tst	r2, r3
 8001516:	d007      	beq.n	8001528 <__aeabi_dadd+0x288>
 8001518:	0029      	movs	r1, r5
 800151a:	08ed      	lsrs	r5, r5, #3
 800151c:	421d      	tst	r5, r3
 800151e:	d103      	bne.n	8001528 <__aeabi_dadd+0x288>
 8001520:	002a      	movs	r2, r5
 8001522:	08ff      	lsrs	r7, r7, #3
 8001524:	0748      	lsls	r0, r1, #29
 8001526:	4338      	orrs	r0, r7
 8001528:	0f43      	lsrs	r3, r0, #29
 800152a:	00c1      	lsls	r1, r0, #3
 800152c:	075b      	lsls	r3, r3, #29
 800152e:	08c9      	lsrs	r1, r1, #3
 8001530:	4319      	orrs	r1, r3
 8001532:	0013      	movs	r3, r2
 8001534:	000a      	movs	r2, r1
 8001536:	431a      	orrs	r2, r3
 8001538:	d100      	bne.n	800153c <__aeabi_dadd+0x29c>
 800153a:	e213      	b.n	8001964 <__aeabi_dadd+0x6c4>
 800153c:	2280      	movs	r2, #128	; 0x80
 800153e:	0312      	lsls	r2, r2, #12
 8001540:	4313      	orrs	r3, r2
 8001542:	031b      	lsls	r3, r3, #12
 8001544:	4a33      	ldr	r2, [pc, #204]	; (8001614 <__aeabi_dadd+0x374>)
 8001546:	0b1b      	lsrs	r3, r3, #12
 8001548:	e744      	b.n	80013d4 <__aeabi_dadd+0x134>
 800154a:	2a00      	cmp	r2, #0
 800154c:	d04b      	beq.n	80015e6 <__aeabi_dadd+0x346>
 800154e:	1b8a      	subs	r2, r1, r6
 8001550:	2e00      	cmp	r6, #0
 8001552:	d100      	bne.n	8001556 <__aeabi_dadd+0x2b6>
 8001554:	e0e7      	b.n	8001726 <__aeabi_dadd+0x486>
 8001556:	482f      	ldr	r0, [pc, #188]	; (8001614 <__aeabi_dadd+0x374>)
 8001558:	4281      	cmp	r1, r0
 800155a:	d100      	bne.n	800155e <__aeabi_dadd+0x2be>
 800155c:	e195      	b.n	800188a <__aeabi_dadd+0x5ea>
 800155e:	2080      	movs	r0, #128	; 0x80
 8001560:	0400      	lsls	r0, r0, #16
 8001562:	4303      	orrs	r3, r0
 8001564:	2a38      	cmp	r2, #56	; 0x38
 8001566:	dd00      	ble.n	800156a <__aeabi_dadd+0x2ca>
 8001568:	e143      	b.n	80017f2 <__aeabi_dadd+0x552>
 800156a:	2a1f      	cmp	r2, #31
 800156c:	dd00      	ble.n	8001570 <__aeabi_dadd+0x2d0>
 800156e:	e1db      	b.n	8001928 <__aeabi_dadd+0x688>
 8001570:	2020      	movs	r0, #32
 8001572:	001d      	movs	r5, r3
 8001574:	464e      	mov	r6, r9
 8001576:	1a80      	subs	r0, r0, r2
 8001578:	4085      	lsls	r5, r0
 800157a:	40d6      	lsrs	r6, r2
 800157c:	4335      	orrs	r5, r6
 800157e:	464e      	mov	r6, r9
 8001580:	4086      	lsls	r6, r0
 8001582:	0030      	movs	r0, r6
 8001584:	40d3      	lsrs	r3, r2
 8001586:	1e46      	subs	r6, r0, #1
 8001588:	41b0      	sbcs	r0, r6
 800158a:	449c      	add	ip, r3
 800158c:	4305      	orrs	r5, r0
 800158e:	19ed      	adds	r5, r5, r7
 8001590:	42bd      	cmp	r5, r7
 8001592:	419b      	sbcs	r3, r3
 8001594:	425b      	negs	r3, r3
 8001596:	4463      	add	r3, ip
 8001598:	4698      	mov	r8, r3
 800159a:	000e      	movs	r6, r1
 800159c:	e07f      	b.n	800169e <__aeabi_dadd+0x3fe>
 800159e:	4a1e      	ldr	r2, [pc, #120]	; (8001618 <__aeabi_dadd+0x378>)
 80015a0:	1a76      	subs	r6, r6, r1
 80015a2:	4013      	ands	r3, r2
 80015a4:	4698      	mov	r8, r3
 80015a6:	e6f5      	b.n	8001394 <__aeabi_dadd+0xf4>
 80015a8:	0028      	movs	r0, r5
 80015aa:	f001 fd61 	bl	8003070 <__clzsi2>
 80015ae:	0001      	movs	r1, r0
 80015b0:	3118      	adds	r1, #24
 80015b2:	291f      	cmp	r1, #31
 80015b4:	dc00      	bgt.n	80015b8 <__aeabi_dadd+0x318>
 80015b6:	e6cf      	b.n	8001358 <__aeabi_dadd+0xb8>
 80015b8:	002b      	movs	r3, r5
 80015ba:	3808      	subs	r0, #8
 80015bc:	4083      	lsls	r3, r0
 80015be:	2500      	movs	r5, #0
 80015c0:	e6d2      	b.n	8001368 <__aeabi_dadd+0xc8>
 80015c2:	4662      	mov	r2, ip
 80015c4:	433a      	orrs	r2, r7
 80015c6:	0011      	movs	r1, r2
 80015c8:	1e4f      	subs	r7, r1, #1
 80015ca:	41b9      	sbcs	r1, r7
 80015cc:	e6ac      	b.n	8001328 <__aeabi_dadd+0x88>
 80015ce:	4649      	mov	r1, r9
 80015d0:	0758      	lsls	r0, r3, #29
 80015d2:	08c9      	lsrs	r1, r1, #3
 80015d4:	4301      	orrs	r1, r0
 80015d6:	08db      	lsrs	r3, r3, #3
 80015d8:	e787      	b.n	80014ea <__aeabi_dadd+0x24a>
 80015da:	4649      	mov	r1, r9
 80015dc:	075a      	lsls	r2, r3, #29
 80015de:	08c9      	lsrs	r1, r1, #3
 80015e0:	4311      	orrs	r1, r2
 80015e2:	08db      	lsrs	r3, r3, #3
 80015e4:	e7a6      	b.n	8001534 <__aeabi_dadd+0x294>
 80015e6:	490d      	ldr	r1, [pc, #52]	; (800161c <__aeabi_dadd+0x37c>)
 80015e8:	1c70      	adds	r0, r6, #1
 80015ea:	4208      	tst	r0, r1
 80015ec:	d000      	beq.n	80015f0 <__aeabi_dadd+0x350>
 80015ee:	e0bb      	b.n	8001768 <__aeabi_dadd+0x4c8>
 80015f0:	2e00      	cmp	r6, #0
 80015f2:	d000      	beq.n	80015f6 <__aeabi_dadd+0x356>
 80015f4:	e114      	b.n	8001820 <__aeabi_dadd+0x580>
 80015f6:	4649      	mov	r1, r9
 80015f8:	4319      	orrs	r1, r3
 80015fa:	d100      	bne.n	80015fe <__aeabi_dadd+0x35e>
 80015fc:	e175      	b.n	80018ea <__aeabi_dadd+0x64a>
 80015fe:	0029      	movs	r1, r5
 8001600:	4339      	orrs	r1, r7
 8001602:	d000      	beq.n	8001606 <__aeabi_dadd+0x366>
 8001604:	e17e      	b.n	8001904 <__aeabi_dadd+0x664>
 8001606:	4649      	mov	r1, r9
 8001608:	0758      	lsls	r0, r3, #29
 800160a:	08c9      	lsrs	r1, r1, #3
 800160c:	4301      	orrs	r1, r0
 800160e:	08db      	lsrs	r3, r3, #3
 8001610:	e76e      	b.n	80014f0 <__aeabi_dadd+0x250>
 8001612:	46c0      	nop			; (mov r8, r8)
 8001614:	000007ff 	.word	0x000007ff
 8001618:	ff7fffff 	.word	0xff7fffff
 800161c:	000007fe 	.word	0x000007fe
 8001620:	4649      	mov	r1, r9
 8001622:	1bcd      	subs	r5, r1, r7
 8001624:	4661      	mov	r1, ip
 8001626:	1a58      	subs	r0, r3, r1
 8001628:	45a9      	cmp	r9, r5
 800162a:	4189      	sbcs	r1, r1
 800162c:	4249      	negs	r1, r1
 800162e:	4688      	mov	r8, r1
 8001630:	0001      	movs	r1, r0
 8001632:	4640      	mov	r0, r8
 8001634:	1a09      	subs	r1, r1, r0
 8001636:	4688      	mov	r8, r1
 8001638:	0209      	lsls	r1, r1, #8
 800163a:	d500      	bpl.n	800163e <__aeabi_dadd+0x39e>
 800163c:	e0a6      	b.n	800178c <__aeabi_dadd+0x4ec>
 800163e:	4641      	mov	r1, r8
 8001640:	4329      	orrs	r1, r5
 8001642:	d000      	beq.n	8001646 <__aeabi_dadd+0x3a6>
 8001644:	e67f      	b.n	8001346 <__aeabi_dadd+0xa6>
 8001646:	2300      	movs	r3, #0
 8001648:	2400      	movs	r4, #0
 800164a:	e751      	b.n	80014f0 <__aeabi_dadd+0x250>
 800164c:	4cc7      	ldr	r4, [pc, #796]	; (800196c <__aeabi_dadd+0x6cc>)
 800164e:	42a1      	cmp	r1, r4
 8001650:	d100      	bne.n	8001654 <__aeabi_dadd+0x3b4>
 8001652:	e0c7      	b.n	80017e4 <__aeabi_dadd+0x544>
 8001654:	2480      	movs	r4, #128	; 0x80
 8001656:	0424      	lsls	r4, r4, #16
 8001658:	4323      	orrs	r3, r4
 800165a:	2a38      	cmp	r2, #56	; 0x38
 800165c:	dc54      	bgt.n	8001708 <__aeabi_dadd+0x468>
 800165e:	2a1f      	cmp	r2, #31
 8001660:	dd00      	ble.n	8001664 <__aeabi_dadd+0x3c4>
 8001662:	e0cc      	b.n	80017fe <__aeabi_dadd+0x55e>
 8001664:	2420      	movs	r4, #32
 8001666:	4648      	mov	r0, r9
 8001668:	1aa4      	subs	r4, r4, r2
 800166a:	001d      	movs	r5, r3
 800166c:	464e      	mov	r6, r9
 800166e:	40a0      	lsls	r0, r4
 8001670:	40d6      	lsrs	r6, r2
 8001672:	40a5      	lsls	r5, r4
 8001674:	0004      	movs	r4, r0
 8001676:	40d3      	lsrs	r3, r2
 8001678:	4662      	mov	r2, ip
 800167a:	4335      	orrs	r5, r6
 800167c:	1e66      	subs	r6, r4, #1
 800167e:	41b4      	sbcs	r4, r6
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	469c      	mov	ip, r3
 8001684:	4325      	orrs	r5, r4
 8001686:	e044      	b.n	8001712 <__aeabi_dadd+0x472>
 8001688:	4662      	mov	r2, ip
 800168a:	433a      	orrs	r2, r7
 800168c:	0015      	movs	r5, r2
 800168e:	1e6f      	subs	r7, r5, #1
 8001690:	41bd      	sbcs	r5, r7
 8001692:	444d      	add	r5, r9
 8001694:	454d      	cmp	r5, r9
 8001696:	4189      	sbcs	r1, r1
 8001698:	4249      	negs	r1, r1
 800169a:	4688      	mov	r8, r1
 800169c:	4498      	add	r8, r3
 800169e:	4643      	mov	r3, r8
 80016a0:	021b      	lsls	r3, r3, #8
 80016a2:	d400      	bmi.n	80016a6 <__aeabi_dadd+0x406>
 80016a4:	e718      	b.n	80014d8 <__aeabi_dadd+0x238>
 80016a6:	4bb1      	ldr	r3, [pc, #708]	; (800196c <__aeabi_dadd+0x6cc>)
 80016a8:	3601      	adds	r6, #1
 80016aa:	429e      	cmp	r6, r3
 80016ac:	d049      	beq.n	8001742 <__aeabi_dadd+0x4a2>
 80016ae:	4642      	mov	r2, r8
 80016b0:	4baf      	ldr	r3, [pc, #700]	; (8001970 <__aeabi_dadd+0x6d0>)
 80016b2:	2101      	movs	r1, #1
 80016b4:	401a      	ands	r2, r3
 80016b6:	0013      	movs	r3, r2
 80016b8:	086a      	lsrs	r2, r5, #1
 80016ba:	400d      	ands	r5, r1
 80016bc:	4315      	orrs	r5, r2
 80016be:	07d9      	lsls	r1, r3, #31
 80016c0:	085b      	lsrs	r3, r3, #1
 80016c2:	4698      	mov	r8, r3
 80016c4:	430d      	orrs	r5, r1
 80016c6:	e665      	b.n	8001394 <__aeabi_dadd+0xf4>
 80016c8:	0018      	movs	r0, r3
 80016ca:	3e1f      	subs	r6, #31
 80016cc:	40f0      	lsrs	r0, r6
 80016ce:	2a20      	cmp	r2, #32
 80016d0:	d003      	beq.n	80016da <__aeabi_dadd+0x43a>
 80016d2:	2140      	movs	r1, #64	; 0x40
 80016d4:	1a8a      	subs	r2, r1, r2
 80016d6:	4093      	lsls	r3, r2
 80016d8:	431d      	orrs	r5, r3
 80016da:	1e69      	subs	r1, r5, #1
 80016dc:	418d      	sbcs	r5, r1
 80016de:	2300      	movs	r3, #0
 80016e0:	2600      	movs	r6, #0
 80016e2:	4698      	mov	r8, r3
 80016e4:	4305      	orrs	r5, r0
 80016e6:	e6f7      	b.n	80014d8 <__aeabi_dadd+0x238>
 80016e8:	0011      	movs	r1, r2
 80016ea:	4665      	mov	r5, ip
 80016ec:	3920      	subs	r1, #32
 80016ee:	40cd      	lsrs	r5, r1
 80016f0:	2a20      	cmp	r2, #32
 80016f2:	d004      	beq.n	80016fe <__aeabi_dadd+0x45e>
 80016f4:	2040      	movs	r0, #64	; 0x40
 80016f6:	4661      	mov	r1, ip
 80016f8:	1a82      	subs	r2, r0, r2
 80016fa:	4091      	lsls	r1, r2
 80016fc:	430f      	orrs	r7, r1
 80016fe:	0039      	movs	r1, r7
 8001700:	1e4f      	subs	r7, r1, #1
 8001702:	41b9      	sbcs	r1, r7
 8001704:	4329      	orrs	r1, r5
 8001706:	e60f      	b.n	8001328 <__aeabi_dadd+0x88>
 8001708:	464a      	mov	r2, r9
 800170a:	4313      	orrs	r3, r2
 800170c:	001d      	movs	r5, r3
 800170e:	1e6b      	subs	r3, r5, #1
 8001710:	419d      	sbcs	r5, r3
 8001712:	1b7d      	subs	r5, r7, r5
 8001714:	42af      	cmp	r7, r5
 8001716:	419b      	sbcs	r3, r3
 8001718:	4662      	mov	r2, ip
 800171a:	425b      	negs	r3, r3
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	4698      	mov	r8, r3
 8001720:	4654      	mov	r4, sl
 8001722:	000e      	movs	r6, r1
 8001724:	e607      	b.n	8001336 <__aeabi_dadd+0x96>
 8001726:	4648      	mov	r0, r9
 8001728:	4318      	orrs	r0, r3
 800172a:	d100      	bne.n	800172e <__aeabi_dadd+0x48e>
 800172c:	e0b3      	b.n	8001896 <__aeabi_dadd+0x5f6>
 800172e:	1e50      	subs	r0, r2, #1
 8001730:	2a01      	cmp	r2, #1
 8001732:	d100      	bne.n	8001736 <__aeabi_dadd+0x496>
 8001734:	e10d      	b.n	8001952 <__aeabi_dadd+0x6b2>
 8001736:	4d8d      	ldr	r5, [pc, #564]	; (800196c <__aeabi_dadd+0x6cc>)
 8001738:	42aa      	cmp	r2, r5
 800173a:	d100      	bne.n	800173e <__aeabi_dadd+0x49e>
 800173c:	e0a5      	b.n	800188a <__aeabi_dadd+0x5ea>
 800173e:	0002      	movs	r2, r0
 8001740:	e710      	b.n	8001564 <__aeabi_dadd+0x2c4>
 8001742:	0032      	movs	r2, r6
 8001744:	2300      	movs	r3, #0
 8001746:	2100      	movs	r1, #0
 8001748:	e644      	b.n	80013d4 <__aeabi_dadd+0x134>
 800174a:	2120      	movs	r1, #32
 800174c:	0038      	movs	r0, r7
 800174e:	1a89      	subs	r1, r1, r2
 8001750:	4665      	mov	r5, ip
 8001752:	408f      	lsls	r7, r1
 8001754:	408d      	lsls	r5, r1
 8001756:	40d0      	lsrs	r0, r2
 8001758:	1e79      	subs	r1, r7, #1
 800175a:	418f      	sbcs	r7, r1
 800175c:	4305      	orrs	r5, r0
 800175e:	433d      	orrs	r5, r7
 8001760:	4667      	mov	r7, ip
 8001762:	40d7      	lsrs	r7, r2
 8001764:	19db      	adds	r3, r3, r7
 8001766:	e794      	b.n	8001692 <__aeabi_dadd+0x3f2>
 8001768:	4a80      	ldr	r2, [pc, #512]	; (800196c <__aeabi_dadd+0x6cc>)
 800176a:	4290      	cmp	r0, r2
 800176c:	d100      	bne.n	8001770 <__aeabi_dadd+0x4d0>
 800176e:	e0ec      	b.n	800194a <__aeabi_dadd+0x6aa>
 8001770:	0039      	movs	r1, r7
 8001772:	4449      	add	r1, r9
 8001774:	4549      	cmp	r1, r9
 8001776:	4192      	sbcs	r2, r2
 8001778:	4463      	add	r3, ip
 800177a:	4252      	negs	r2, r2
 800177c:	189b      	adds	r3, r3, r2
 800177e:	07dd      	lsls	r5, r3, #31
 8001780:	0849      	lsrs	r1, r1, #1
 8001782:	085b      	lsrs	r3, r3, #1
 8001784:	4698      	mov	r8, r3
 8001786:	0006      	movs	r6, r0
 8001788:	430d      	orrs	r5, r1
 800178a:	e6a5      	b.n	80014d8 <__aeabi_dadd+0x238>
 800178c:	464a      	mov	r2, r9
 800178e:	1abd      	subs	r5, r7, r2
 8001790:	42af      	cmp	r7, r5
 8001792:	4189      	sbcs	r1, r1
 8001794:	4662      	mov	r2, ip
 8001796:	4249      	negs	r1, r1
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	1a5b      	subs	r3, r3, r1
 800179c:	4698      	mov	r8, r3
 800179e:	4654      	mov	r4, sl
 80017a0:	e5d1      	b.n	8001346 <__aeabi_dadd+0xa6>
 80017a2:	076c      	lsls	r4, r5, #29
 80017a4:	08f9      	lsrs	r1, r7, #3
 80017a6:	4321      	orrs	r1, r4
 80017a8:	08eb      	lsrs	r3, r5, #3
 80017aa:	0004      	movs	r4, r0
 80017ac:	e69d      	b.n	80014ea <__aeabi_dadd+0x24a>
 80017ae:	464a      	mov	r2, r9
 80017b0:	431a      	orrs	r2, r3
 80017b2:	d175      	bne.n	80018a0 <__aeabi_dadd+0x600>
 80017b4:	4661      	mov	r1, ip
 80017b6:	4339      	orrs	r1, r7
 80017b8:	d114      	bne.n	80017e4 <__aeabi_dadd+0x544>
 80017ba:	2380      	movs	r3, #128	; 0x80
 80017bc:	2400      	movs	r4, #0
 80017be:	031b      	lsls	r3, r3, #12
 80017c0:	e6bc      	b.n	800153c <__aeabi_dadd+0x29c>
 80017c2:	464a      	mov	r2, r9
 80017c4:	1bd5      	subs	r5, r2, r7
 80017c6:	45a9      	cmp	r9, r5
 80017c8:	4189      	sbcs	r1, r1
 80017ca:	4662      	mov	r2, ip
 80017cc:	4249      	negs	r1, r1
 80017ce:	1a9b      	subs	r3, r3, r2
 80017d0:	1a5b      	subs	r3, r3, r1
 80017d2:	4698      	mov	r8, r3
 80017d4:	2601      	movs	r6, #1
 80017d6:	e5ae      	b.n	8001336 <__aeabi_dadd+0x96>
 80017d8:	464a      	mov	r2, r9
 80017da:	08d1      	lsrs	r1, r2, #3
 80017dc:	075a      	lsls	r2, r3, #29
 80017de:	4311      	orrs	r1, r2
 80017e0:	08db      	lsrs	r3, r3, #3
 80017e2:	e6a7      	b.n	8001534 <__aeabi_dadd+0x294>
 80017e4:	4663      	mov	r3, ip
 80017e6:	08f9      	lsrs	r1, r7, #3
 80017e8:	075a      	lsls	r2, r3, #29
 80017ea:	4654      	mov	r4, sl
 80017ec:	4311      	orrs	r1, r2
 80017ee:	08db      	lsrs	r3, r3, #3
 80017f0:	e6a0      	b.n	8001534 <__aeabi_dadd+0x294>
 80017f2:	464a      	mov	r2, r9
 80017f4:	4313      	orrs	r3, r2
 80017f6:	001d      	movs	r5, r3
 80017f8:	1e6b      	subs	r3, r5, #1
 80017fa:	419d      	sbcs	r5, r3
 80017fc:	e6c7      	b.n	800158e <__aeabi_dadd+0x2ee>
 80017fe:	0014      	movs	r4, r2
 8001800:	001e      	movs	r6, r3
 8001802:	3c20      	subs	r4, #32
 8001804:	40e6      	lsrs	r6, r4
 8001806:	2a20      	cmp	r2, #32
 8001808:	d005      	beq.n	8001816 <__aeabi_dadd+0x576>
 800180a:	2440      	movs	r4, #64	; 0x40
 800180c:	1aa2      	subs	r2, r4, r2
 800180e:	4093      	lsls	r3, r2
 8001810:	464a      	mov	r2, r9
 8001812:	431a      	orrs	r2, r3
 8001814:	4691      	mov	r9, r2
 8001816:	464d      	mov	r5, r9
 8001818:	1e6b      	subs	r3, r5, #1
 800181a:	419d      	sbcs	r5, r3
 800181c:	4335      	orrs	r5, r6
 800181e:	e778      	b.n	8001712 <__aeabi_dadd+0x472>
 8001820:	464a      	mov	r2, r9
 8001822:	431a      	orrs	r2, r3
 8001824:	d000      	beq.n	8001828 <__aeabi_dadd+0x588>
 8001826:	e66b      	b.n	8001500 <__aeabi_dadd+0x260>
 8001828:	076b      	lsls	r3, r5, #29
 800182a:	08f9      	lsrs	r1, r7, #3
 800182c:	4319      	orrs	r1, r3
 800182e:	08eb      	lsrs	r3, r5, #3
 8001830:	e680      	b.n	8001534 <__aeabi_dadd+0x294>
 8001832:	4661      	mov	r1, ip
 8001834:	4339      	orrs	r1, r7
 8001836:	d054      	beq.n	80018e2 <__aeabi_dadd+0x642>
 8001838:	4663      	mov	r3, ip
 800183a:	08f9      	lsrs	r1, r7, #3
 800183c:	075c      	lsls	r4, r3, #29
 800183e:	4321      	orrs	r1, r4
 8001840:	08db      	lsrs	r3, r3, #3
 8001842:	0004      	movs	r4, r0
 8001844:	e654      	b.n	80014f0 <__aeabi_dadd+0x250>
 8001846:	464a      	mov	r2, r9
 8001848:	1abd      	subs	r5, r7, r2
 800184a:	42af      	cmp	r7, r5
 800184c:	4189      	sbcs	r1, r1
 800184e:	4662      	mov	r2, ip
 8001850:	4249      	negs	r1, r1
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	1a5b      	subs	r3, r3, r1
 8001856:	4698      	mov	r8, r3
 8001858:	0004      	movs	r4, r0
 800185a:	2601      	movs	r6, #1
 800185c:	e56b      	b.n	8001336 <__aeabi_dadd+0x96>
 800185e:	464a      	mov	r2, r9
 8001860:	1bd5      	subs	r5, r2, r7
 8001862:	45a9      	cmp	r9, r5
 8001864:	4189      	sbcs	r1, r1
 8001866:	4662      	mov	r2, ip
 8001868:	4249      	negs	r1, r1
 800186a:	1a9a      	subs	r2, r3, r2
 800186c:	1a52      	subs	r2, r2, r1
 800186e:	4690      	mov	r8, r2
 8001870:	0212      	lsls	r2, r2, #8
 8001872:	d532      	bpl.n	80018da <__aeabi_dadd+0x63a>
 8001874:	464a      	mov	r2, r9
 8001876:	1abd      	subs	r5, r7, r2
 8001878:	42af      	cmp	r7, r5
 800187a:	4189      	sbcs	r1, r1
 800187c:	4662      	mov	r2, ip
 800187e:	4249      	negs	r1, r1
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	1a5b      	subs	r3, r3, r1
 8001884:	4698      	mov	r8, r3
 8001886:	0004      	movs	r4, r0
 8001888:	e584      	b.n	8001394 <__aeabi_dadd+0xf4>
 800188a:	4663      	mov	r3, ip
 800188c:	08f9      	lsrs	r1, r7, #3
 800188e:	075a      	lsls	r2, r3, #29
 8001890:	4311      	orrs	r1, r2
 8001892:	08db      	lsrs	r3, r3, #3
 8001894:	e64e      	b.n	8001534 <__aeabi_dadd+0x294>
 8001896:	08f9      	lsrs	r1, r7, #3
 8001898:	0768      	lsls	r0, r5, #29
 800189a:	4301      	orrs	r1, r0
 800189c:	08eb      	lsrs	r3, r5, #3
 800189e:	e624      	b.n	80014ea <__aeabi_dadd+0x24a>
 80018a0:	4662      	mov	r2, ip
 80018a2:	433a      	orrs	r2, r7
 80018a4:	d100      	bne.n	80018a8 <__aeabi_dadd+0x608>
 80018a6:	e698      	b.n	80015da <__aeabi_dadd+0x33a>
 80018a8:	464a      	mov	r2, r9
 80018aa:	08d1      	lsrs	r1, r2, #3
 80018ac:	075a      	lsls	r2, r3, #29
 80018ae:	4311      	orrs	r1, r2
 80018b0:	08da      	lsrs	r2, r3, #3
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	031b      	lsls	r3, r3, #12
 80018b6:	421a      	tst	r2, r3
 80018b8:	d008      	beq.n	80018cc <__aeabi_dadd+0x62c>
 80018ba:	4660      	mov	r0, ip
 80018bc:	08c5      	lsrs	r5, r0, #3
 80018be:	421d      	tst	r5, r3
 80018c0:	d104      	bne.n	80018cc <__aeabi_dadd+0x62c>
 80018c2:	4654      	mov	r4, sl
 80018c4:	002a      	movs	r2, r5
 80018c6:	08f9      	lsrs	r1, r7, #3
 80018c8:	0743      	lsls	r3, r0, #29
 80018ca:	4319      	orrs	r1, r3
 80018cc:	0f4b      	lsrs	r3, r1, #29
 80018ce:	00c9      	lsls	r1, r1, #3
 80018d0:	075b      	lsls	r3, r3, #29
 80018d2:	08c9      	lsrs	r1, r1, #3
 80018d4:	4319      	orrs	r1, r3
 80018d6:	0013      	movs	r3, r2
 80018d8:	e62c      	b.n	8001534 <__aeabi_dadd+0x294>
 80018da:	4641      	mov	r1, r8
 80018dc:	4329      	orrs	r1, r5
 80018de:	d000      	beq.n	80018e2 <__aeabi_dadd+0x642>
 80018e0:	e5fa      	b.n	80014d8 <__aeabi_dadd+0x238>
 80018e2:	2300      	movs	r3, #0
 80018e4:	000a      	movs	r2, r1
 80018e6:	2400      	movs	r4, #0
 80018e8:	e602      	b.n	80014f0 <__aeabi_dadd+0x250>
 80018ea:	076b      	lsls	r3, r5, #29
 80018ec:	08f9      	lsrs	r1, r7, #3
 80018ee:	4319      	orrs	r1, r3
 80018f0:	08eb      	lsrs	r3, r5, #3
 80018f2:	e5fd      	b.n	80014f0 <__aeabi_dadd+0x250>
 80018f4:	4663      	mov	r3, ip
 80018f6:	08f9      	lsrs	r1, r7, #3
 80018f8:	075b      	lsls	r3, r3, #29
 80018fa:	4319      	orrs	r1, r3
 80018fc:	4663      	mov	r3, ip
 80018fe:	0004      	movs	r4, r0
 8001900:	08db      	lsrs	r3, r3, #3
 8001902:	e617      	b.n	8001534 <__aeabi_dadd+0x294>
 8001904:	003d      	movs	r5, r7
 8001906:	444d      	add	r5, r9
 8001908:	4463      	add	r3, ip
 800190a:	454d      	cmp	r5, r9
 800190c:	4189      	sbcs	r1, r1
 800190e:	4698      	mov	r8, r3
 8001910:	4249      	negs	r1, r1
 8001912:	4488      	add	r8, r1
 8001914:	4643      	mov	r3, r8
 8001916:	021b      	lsls	r3, r3, #8
 8001918:	d400      	bmi.n	800191c <__aeabi_dadd+0x67c>
 800191a:	e5dd      	b.n	80014d8 <__aeabi_dadd+0x238>
 800191c:	4642      	mov	r2, r8
 800191e:	4b14      	ldr	r3, [pc, #80]	; (8001970 <__aeabi_dadd+0x6d0>)
 8001920:	2601      	movs	r6, #1
 8001922:	401a      	ands	r2, r3
 8001924:	4690      	mov	r8, r2
 8001926:	e5d7      	b.n	80014d8 <__aeabi_dadd+0x238>
 8001928:	0010      	movs	r0, r2
 800192a:	001e      	movs	r6, r3
 800192c:	3820      	subs	r0, #32
 800192e:	40c6      	lsrs	r6, r0
 8001930:	2a20      	cmp	r2, #32
 8001932:	d005      	beq.n	8001940 <__aeabi_dadd+0x6a0>
 8001934:	2040      	movs	r0, #64	; 0x40
 8001936:	1a82      	subs	r2, r0, r2
 8001938:	4093      	lsls	r3, r2
 800193a:	464a      	mov	r2, r9
 800193c:	431a      	orrs	r2, r3
 800193e:	4691      	mov	r9, r2
 8001940:	464d      	mov	r5, r9
 8001942:	1e6b      	subs	r3, r5, #1
 8001944:	419d      	sbcs	r5, r3
 8001946:	4335      	orrs	r5, r6
 8001948:	e621      	b.n	800158e <__aeabi_dadd+0x2ee>
 800194a:	0002      	movs	r2, r0
 800194c:	2300      	movs	r3, #0
 800194e:	2100      	movs	r1, #0
 8001950:	e540      	b.n	80013d4 <__aeabi_dadd+0x134>
 8001952:	464a      	mov	r2, r9
 8001954:	19d5      	adds	r5, r2, r7
 8001956:	42bd      	cmp	r5, r7
 8001958:	4189      	sbcs	r1, r1
 800195a:	4463      	add	r3, ip
 800195c:	4698      	mov	r8, r3
 800195e:	4249      	negs	r1, r1
 8001960:	4488      	add	r8, r1
 8001962:	e5b3      	b.n	80014cc <__aeabi_dadd+0x22c>
 8001964:	2100      	movs	r1, #0
 8001966:	4a01      	ldr	r2, [pc, #4]	; (800196c <__aeabi_dadd+0x6cc>)
 8001968:	000b      	movs	r3, r1
 800196a:	e533      	b.n	80013d4 <__aeabi_dadd+0x134>
 800196c:	000007ff 	.word	0x000007ff
 8001970:	ff7fffff 	.word	0xff7fffff

08001974 <__aeabi_ddiv>:
 8001974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001976:	4657      	mov	r7, sl
 8001978:	464e      	mov	r6, r9
 800197a:	4645      	mov	r5, r8
 800197c:	46de      	mov	lr, fp
 800197e:	b5e0      	push	{r5, r6, r7, lr}
 8001980:	4681      	mov	r9, r0
 8001982:	0005      	movs	r5, r0
 8001984:	030c      	lsls	r4, r1, #12
 8001986:	0048      	lsls	r0, r1, #1
 8001988:	4692      	mov	sl, r2
 800198a:	001f      	movs	r7, r3
 800198c:	b085      	sub	sp, #20
 800198e:	0b24      	lsrs	r4, r4, #12
 8001990:	0d40      	lsrs	r0, r0, #21
 8001992:	0fce      	lsrs	r6, r1, #31
 8001994:	2800      	cmp	r0, #0
 8001996:	d059      	beq.n	8001a4c <__aeabi_ddiv+0xd8>
 8001998:	4b87      	ldr	r3, [pc, #540]	; (8001bb8 <__aeabi_ddiv+0x244>)
 800199a:	4298      	cmp	r0, r3
 800199c:	d100      	bne.n	80019a0 <__aeabi_ddiv+0x2c>
 800199e:	e098      	b.n	8001ad2 <__aeabi_ddiv+0x15e>
 80019a0:	0f6b      	lsrs	r3, r5, #29
 80019a2:	00e4      	lsls	r4, r4, #3
 80019a4:	431c      	orrs	r4, r3
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	041b      	lsls	r3, r3, #16
 80019aa:	4323      	orrs	r3, r4
 80019ac:	4698      	mov	r8, r3
 80019ae:	4b83      	ldr	r3, [pc, #524]	; (8001bbc <__aeabi_ddiv+0x248>)
 80019b0:	00ed      	lsls	r5, r5, #3
 80019b2:	469b      	mov	fp, r3
 80019b4:	2300      	movs	r3, #0
 80019b6:	4699      	mov	r9, r3
 80019b8:	4483      	add	fp, r0
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	033c      	lsls	r4, r7, #12
 80019be:	007b      	lsls	r3, r7, #1
 80019c0:	4650      	mov	r0, sl
 80019c2:	0b24      	lsrs	r4, r4, #12
 80019c4:	0d5b      	lsrs	r3, r3, #21
 80019c6:	0fff      	lsrs	r7, r7, #31
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d067      	beq.n	8001a9c <__aeabi_ddiv+0x128>
 80019cc:	4a7a      	ldr	r2, [pc, #488]	; (8001bb8 <__aeabi_ddiv+0x244>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d018      	beq.n	8001a04 <__aeabi_ddiv+0x90>
 80019d2:	497a      	ldr	r1, [pc, #488]	; (8001bbc <__aeabi_ddiv+0x248>)
 80019d4:	0f42      	lsrs	r2, r0, #29
 80019d6:	468c      	mov	ip, r1
 80019d8:	00e4      	lsls	r4, r4, #3
 80019da:	4659      	mov	r1, fp
 80019dc:	4314      	orrs	r4, r2
 80019de:	2280      	movs	r2, #128	; 0x80
 80019e0:	4463      	add	r3, ip
 80019e2:	0412      	lsls	r2, r2, #16
 80019e4:	1acb      	subs	r3, r1, r3
 80019e6:	4314      	orrs	r4, r2
 80019e8:	469b      	mov	fp, r3
 80019ea:	00c2      	lsls	r2, r0, #3
 80019ec:	2000      	movs	r0, #0
 80019ee:	0033      	movs	r3, r6
 80019f0:	407b      	eors	r3, r7
 80019f2:	469a      	mov	sl, r3
 80019f4:	464b      	mov	r3, r9
 80019f6:	2b0f      	cmp	r3, #15
 80019f8:	d900      	bls.n	80019fc <__aeabi_ddiv+0x88>
 80019fa:	e0ef      	b.n	8001bdc <__aeabi_ddiv+0x268>
 80019fc:	4970      	ldr	r1, [pc, #448]	; (8001bc0 <__aeabi_ddiv+0x24c>)
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	58cb      	ldr	r3, [r1, r3]
 8001a02:	469f      	mov	pc, r3
 8001a04:	4b6f      	ldr	r3, [pc, #444]	; (8001bc4 <__aeabi_ddiv+0x250>)
 8001a06:	4652      	mov	r2, sl
 8001a08:	469c      	mov	ip, r3
 8001a0a:	4322      	orrs	r2, r4
 8001a0c:	44e3      	add	fp, ip
 8001a0e:	2a00      	cmp	r2, #0
 8001a10:	d000      	beq.n	8001a14 <__aeabi_ddiv+0xa0>
 8001a12:	e095      	b.n	8001b40 <__aeabi_ddiv+0x1cc>
 8001a14:	4649      	mov	r1, r9
 8001a16:	2302      	movs	r3, #2
 8001a18:	4319      	orrs	r1, r3
 8001a1a:	4689      	mov	r9, r1
 8001a1c:	2400      	movs	r4, #0
 8001a1e:	2002      	movs	r0, #2
 8001a20:	e7e5      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001a22:	2300      	movs	r3, #0
 8001a24:	2400      	movs	r4, #0
 8001a26:	2500      	movs	r5, #0
 8001a28:	4652      	mov	r2, sl
 8001a2a:	051b      	lsls	r3, r3, #20
 8001a2c:	4323      	orrs	r3, r4
 8001a2e:	07d2      	lsls	r2, r2, #31
 8001a30:	4313      	orrs	r3, r2
 8001a32:	0028      	movs	r0, r5
 8001a34:	0019      	movs	r1, r3
 8001a36:	b005      	add	sp, #20
 8001a38:	bcf0      	pop	{r4, r5, r6, r7}
 8001a3a:	46bb      	mov	fp, r7
 8001a3c:	46b2      	mov	sl, r6
 8001a3e:	46a9      	mov	r9, r5
 8001a40:	46a0      	mov	r8, r4
 8001a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a44:	2400      	movs	r4, #0
 8001a46:	2500      	movs	r5, #0
 8001a48:	4b5b      	ldr	r3, [pc, #364]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001a4a:	e7ed      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001a4c:	464b      	mov	r3, r9
 8001a4e:	4323      	orrs	r3, r4
 8001a50:	4698      	mov	r8, r3
 8001a52:	d100      	bne.n	8001a56 <__aeabi_ddiv+0xe2>
 8001a54:	e089      	b.n	8001b6a <__aeabi_ddiv+0x1f6>
 8001a56:	2c00      	cmp	r4, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_ddiv+0xe8>
 8001a5a:	e1e0      	b.n	8001e1e <__aeabi_ddiv+0x4aa>
 8001a5c:	0020      	movs	r0, r4
 8001a5e:	f001 fb07 	bl	8003070 <__clzsi2>
 8001a62:	0001      	movs	r1, r0
 8001a64:	0002      	movs	r2, r0
 8001a66:	390b      	subs	r1, #11
 8001a68:	231d      	movs	r3, #29
 8001a6a:	1a5b      	subs	r3, r3, r1
 8001a6c:	4649      	mov	r1, r9
 8001a6e:	0010      	movs	r0, r2
 8001a70:	40d9      	lsrs	r1, r3
 8001a72:	3808      	subs	r0, #8
 8001a74:	4084      	lsls	r4, r0
 8001a76:	000b      	movs	r3, r1
 8001a78:	464d      	mov	r5, r9
 8001a7a:	4323      	orrs	r3, r4
 8001a7c:	4698      	mov	r8, r3
 8001a7e:	4085      	lsls	r5, r0
 8001a80:	4851      	ldr	r0, [pc, #324]	; (8001bc8 <__aeabi_ddiv+0x254>)
 8001a82:	033c      	lsls	r4, r7, #12
 8001a84:	1a83      	subs	r3, r0, r2
 8001a86:	469b      	mov	fp, r3
 8001a88:	2300      	movs	r3, #0
 8001a8a:	4699      	mov	r9, r3
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	007b      	lsls	r3, r7, #1
 8001a90:	4650      	mov	r0, sl
 8001a92:	0b24      	lsrs	r4, r4, #12
 8001a94:	0d5b      	lsrs	r3, r3, #21
 8001a96:	0fff      	lsrs	r7, r7, #31
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d197      	bne.n	80019cc <__aeabi_ddiv+0x58>
 8001a9c:	4652      	mov	r2, sl
 8001a9e:	4322      	orrs	r2, r4
 8001aa0:	d055      	beq.n	8001b4e <__aeabi_ddiv+0x1da>
 8001aa2:	2c00      	cmp	r4, #0
 8001aa4:	d100      	bne.n	8001aa8 <__aeabi_ddiv+0x134>
 8001aa6:	e1ca      	b.n	8001e3e <__aeabi_ddiv+0x4ca>
 8001aa8:	0020      	movs	r0, r4
 8001aaa:	f001 fae1 	bl	8003070 <__clzsi2>
 8001aae:	0002      	movs	r2, r0
 8001ab0:	3a0b      	subs	r2, #11
 8001ab2:	231d      	movs	r3, #29
 8001ab4:	0001      	movs	r1, r0
 8001ab6:	1a9b      	subs	r3, r3, r2
 8001ab8:	4652      	mov	r2, sl
 8001aba:	3908      	subs	r1, #8
 8001abc:	40da      	lsrs	r2, r3
 8001abe:	408c      	lsls	r4, r1
 8001ac0:	4314      	orrs	r4, r2
 8001ac2:	4652      	mov	r2, sl
 8001ac4:	408a      	lsls	r2, r1
 8001ac6:	4b41      	ldr	r3, [pc, #260]	; (8001bcc <__aeabi_ddiv+0x258>)
 8001ac8:	4458      	add	r0, fp
 8001aca:	469b      	mov	fp, r3
 8001acc:	4483      	add	fp, r0
 8001ace:	2000      	movs	r0, #0
 8001ad0:	e78d      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001ad2:	464b      	mov	r3, r9
 8001ad4:	4323      	orrs	r3, r4
 8001ad6:	4698      	mov	r8, r3
 8001ad8:	d140      	bne.n	8001b5c <__aeabi_ddiv+0x1e8>
 8001ada:	2308      	movs	r3, #8
 8001adc:	4699      	mov	r9, r3
 8001ade:	3b06      	subs	r3, #6
 8001ae0:	2500      	movs	r5, #0
 8001ae2:	4683      	mov	fp, r0
 8001ae4:	9300      	str	r3, [sp, #0]
 8001ae6:	e769      	b.n	80019bc <__aeabi_ddiv+0x48>
 8001ae8:	46b2      	mov	sl, r6
 8001aea:	9b00      	ldr	r3, [sp, #0]
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d0a9      	beq.n	8001a44 <__aeabi_ddiv+0xd0>
 8001af0:	2b03      	cmp	r3, #3
 8001af2:	d100      	bne.n	8001af6 <__aeabi_ddiv+0x182>
 8001af4:	e211      	b.n	8001f1a <__aeabi_ddiv+0x5a6>
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d093      	beq.n	8001a22 <__aeabi_ddiv+0xae>
 8001afa:	4a35      	ldr	r2, [pc, #212]	; (8001bd0 <__aeabi_ddiv+0x25c>)
 8001afc:	445a      	add	r2, fp
 8001afe:	2a00      	cmp	r2, #0
 8001b00:	dc00      	bgt.n	8001b04 <__aeabi_ddiv+0x190>
 8001b02:	e13c      	b.n	8001d7e <__aeabi_ddiv+0x40a>
 8001b04:	076b      	lsls	r3, r5, #29
 8001b06:	d000      	beq.n	8001b0a <__aeabi_ddiv+0x196>
 8001b08:	e1a7      	b.n	8001e5a <__aeabi_ddiv+0x4e6>
 8001b0a:	08ed      	lsrs	r5, r5, #3
 8001b0c:	4643      	mov	r3, r8
 8001b0e:	01db      	lsls	r3, r3, #7
 8001b10:	d506      	bpl.n	8001b20 <__aeabi_ddiv+0x1ac>
 8001b12:	4642      	mov	r2, r8
 8001b14:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <__aeabi_ddiv+0x260>)
 8001b16:	401a      	ands	r2, r3
 8001b18:	4690      	mov	r8, r2
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	00d2      	lsls	r2, r2, #3
 8001b1e:	445a      	add	r2, fp
 8001b20:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <__aeabi_ddiv+0x264>)
 8001b22:	429a      	cmp	r2, r3
 8001b24:	dc8e      	bgt.n	8001a44 <__aeabi_ddiv+0xd0>
 8001b26:	4643      	mov	r3, r8
 8001b28:	0552      	lsls	r2, r2, #21
 8001b2a:	0758      	lsls	r0, r3, #29
 8001b2c:	025c      	lsls	r4, r3, #9
 8001b2e:	4305      	orrs	r5, r0
 8001b30:	0b24      	lsrs	r4, r4, #12
 8001b32:	0d53      	lsrs	r3, r2, #21
 8001b34:	e778      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001b36:	46ba      	mov	sl, r7
 8001b38:	46a0      	mov	r8, r4
 8001b3a:	0015      	movs	r5, r2
 8001b3c:	9000      	str	r0, [sp, #0]
 8001b3e:	e7d4      	b.n	8001aea <__aeabi_ddiv+0x176>
 8001b40:	464a      	mov	r2, r9
 8001b42:	2303      	movs	r3, #3
 8001b44:	431a      	orrs	r2, r3
 8001b46:	4691      	mov	r9, r2
 8001b48:	2003      	movs	r0, #3
 8001b4a:	4652      	mov	r2, sl
 8001b4c:	e74f      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001b4e:	4649      	mov	r1, r9
 8001b50:	2301      	movs	r3, #1
 8001b52:	4319      	orrs	r1, r3
 8001b54:	4689      	mov	r9, r1
 8001b56:	2400      	movs	r4, #0
 8001b58:	2001      	movs	r0, #1
 8001b5a:	e748      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001b5c:	230c      	movs	r3, #12
 8001b5e:	4699      	mov	r9, r3
 8001b60:	3b09      	subs	r3, #9
 8001b62:	46a0      	mov	r8, r4
 8001b64:	4683      	mov	fp, r0
 8001b66:	9300      	str	r3, [sp, #0]
 8001b68:	e728      	b.n	80019bc <__aeabi_ddiv+0x48>
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	4699      	mov	r9, r3
 8001b6e:	2300      	movs	r3, #0
 8001b70:	469b      	mov	fp, r3
 8001b72:	3301      	adds	r3, #1
 8001b74:	2500      	movs	r5, #0
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	e720      	b.n	80019bc <__aeabi_ddiv+0x48>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2480      	movs	r4, #128	; 0x80
 8001b7e:	469a      	mov	sl, r3
 8001b80:	2500      	movs	r5, #0
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001b84:	0324      	lsls	r4, r4, #12
 8001b86:	e74f      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	4641      	mov	r1, r8
 8001b8c:	031b      	lsls	r3, r3, #12
 8001b8e:	4219      	tst	r1, r3
 8001b90:	d008      	beq.n	8001ba4 <__aeabi_ddiv+0x230>
 8001b92:	421c      	tst	r4, r3
 8001b94:	d106      	bne.n	8001ba4 <__aeabi_ddiv+0x230>
 8001b96:	431c      	orrs	r4, r3
 8001b98:	0324      	lsls	r4, r4, #12
 8001b9a:	46ba      	mov	sl, r7
 8001b9c:	0015      	movs	r5, r2
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001ba0:	0b24      	lsrs	r4, r4, #12
 8001ba2:	e741      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001ba4:	2480      	movs	r4, #128	; 0x80
 8001ba6:	4643      	mov	r3, r8
 8001ba8:	0324      	lsls	r4, r4, #12
 8001baa:	431c      	orrs	r4, r3
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	46b2      	mov	sl, r6
 8001bb0:	4b01      	ldr	r3, [pc, #4]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e738      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	000007ff 	.word	0x000007ff
 8001bbc:	fffffc01 	.word	0xfffffc01
 8001bc0:	0800ff6c 	.word	0x0800ff6c
 8001bc4:	fffff801 	.word	0xfffff801
 8001bc8:	fffffc0d 	.word	0xfffffc0d
 8001bcc:	000003f3 	.word	0x000003f3
 8001bd0:	000003ff 	.word	0x000003ff
 8001bd4:	feffffff 	.word	0xfeffffff
 8001bd8:	000007fe 	.word	0x000007fe
 8001bdc:	4544      	cmp	r4, r8
 8001bde:	d200      	bcs.n	8001be2 <__aeabi_ddiv+0x26e>
 8001be0:	e116      	b.n	8001e10 <__aeabi_ddiv+0x49c>
 8001be2:	d100      	bne.n	8001be6 <__aeabi_ddiv+0x272>
 8001be4:	e111      	b.n	8001e0a <__aeabi_ddiv+0x496>
 8001be6:	2301      	movs	r3, #1
 8001be8:	425b      	negs	r3, r3
 8001bea:	469c      	mov	ip, r3
 8001bec:	002e      	movs	r6, r5
 8001bee:	4640      	mov	r0, r8
 8001bf0:	2500      	movs	r5, #0
 8001bf2:	44e3      	add	fp, ip
 8001bf4:	0223      	lsls	r3, r4, #8
 8001bf6:	0e14      	lsrs	r4, r2, #24
 8001bf8:	431c      	orrs	r4, r3
 8001bfa:	0c1b      	lsrs	r3, r3, #16
 8001bfc:	4699      	mov	r9, r3
 8001bfe:	0423      	lsls	r3, r4, #16
 8001c00:	0c1f      	lsrs	r7, r3, #16
 8001c02:	0212      	lsls	r2, r2, #8
 8001c04:	4649      	mov	r1, r9
 8001c06:	9200      	str	r2, [sp, #0]
 8001c08:	9701      	str	r7, [sp, #4]
 8001c0a:	f7fe fb1b 	bl	8000244 <__aeabi_uidivmod>
 8001c0e:	0002      	movs	r2, r0
 8001c10:	437a      	muls	r2, r7
 8001c12:	040b      	lsls	r3, r1, #16
 8001c14:	0c31      	lsrs	r1, r6, #16
 8001c16:	4680      	mov	r8, r0
 8001c18:	4319      	orrs	r1, r3
 8001c1a:	428a      	cmp	r2, r1
 8001c1c:	d90b      	bls.n	8001c36 <__aeabi_ddiv+0x2c2>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	425b      	negs	r3, r3
 8001c22:	469c      	mov	ip, r3
 8001c24:	1909      	adds	r1, r1, r4
 8001c26:	44e0      	add	r8, ip
 8001c28:	428c      	cmp	r4, r1
 8001c2a:	d804      	bhi.n	8001c36 <__aeabi_ddiv+0x2c2>
 8001c2c:	428a      	cmp	r2, r1
 8001c2e:	d902      	bls.n	8001c36 <__aeabi_ddiv+0x2c2>
 8001c30:	1e83      	subs	r3, r0, #2
 8001c32:	4698      	mov	r8, r3
 8001c34:	1909      	adds	r1, r1, r4
 8001c36:	1a88      	subs	r0, r1, r2
 8001c38:	4649      	mov	r1, r9
 8001c3a:	f7fe fb03 	bl	8000244 <__aeabi_uidivmod>
 8001c3e:	0409      	lsls	r1, r1, #16
 8001c40:	468c      	mov	ip, r1
 8001c42:	0431      	lsls	r1, r6, #16
 8001c44:	4666      	mov	r6, ip
 8001c46:	9a01      	ldr	r2, [sp, #4]
 8001c48:	0c09      	lsrs	r1, r1, #16
 8001c4a:	4342      	muls	r2, r0
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	4331      	orrs	r1, r6
 8001c50:	428a      	cmp	r2, r1
 8001c52:	d904      	bls.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001c54:	1909      	adds	r1, r1, r4
 8001c56:	3b01      	subs	r3, #1
 8001c58:	428c      	cmp	r4, r1
 8001c5a:	d800      	bhi.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001c5c:	e111      	b.n	8001e82 <__aeabi_ddiv+0x50e>
 8001c5e:	1a89      	subs	r1, r1, r2
 8001c60:	4642      	mov	r2, r8
 8001c62:	9e00      	ldr	r6, [sp, #0]
 8001c64:	0412      	lsls	r2, r2, #16
 8001c66:	431a      	orrs	r2, r3
 8001c68:	0c33      	lsrs	r3, r6, #16
 8001c6a:	001f      	movs	r7, r3
 8001c6c:	0c10      	lsrs	r0, r2, #16
 8001c6e:	4690      	mov	r8, r2
 8001c70:	9302      	str	r3, [sp, #8]
 8001c72:	0413      	lsls	r3, r2, #16
 8001c74:	0432      	lsls	r2, r6, #16
 8001c76:	0c16      	lsrs	r6, r2, #16
 8001c78:	0032      	movs	r2, r6
 8001c7a:	0c1b      	lsrs	r3, r3, #16
 8001c7c:	435a      	muls	r2, r3
 8001c7e:	9603      	str	r6, [sp, #12]
 8001c80:	437b      	muls	r3, r7
 8001c82:	4346      	muls	r6, r0
 8001c84:	4378      	muls	r0, r7
 8001c86:	0c17      	lsrs	r7, r2, #16
 8001c88:	46bc      	mov	ip, r7
 8001c8a:	199b      	adds	r3, r3, r6
 8001c8c:	4463      	add	r3, ip
 8001c8e:	429e      	cmp	r6, r3
 8001c90:	d903      	bls.n	8001c9a <__aeabi_ddiv+0x326>
 8001c92:	2680      	movs	r6, #128	; 0x80
 8001c94:	0276      	lsls	r6, r6, #9
 8001c96:	46b4      	mov	ip, r6
 8001c98:	4460      	add	r0, ip
 8001c9a:	0c1e      	lsrs	r6, r3, #16
 8001c9c:	1830      	adds	r0, r6, r0
 8001c9e:	0416      	lsls	r6, r2, #16
 8001ca0:	041b      	lsls	r3, r3, #16
 8001ca2:	0c36      	lsrs	r6, r6, #16
 8001ca4:	199e      	adds	r6, r3, r6
 8001ca6:	4281      	cmp	r1, r0
 8001ca8:	d200      	bcs.n	8001cac <__aeabi_ddiv+0x338>
 8001caa:	e09c      	b.n	8001de6 <__aeabi_ddiv+0x472>
 8001cac:	d100      	bne.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001cae:	e097      	b.n	8001de0 <__aeabi_ddiv+0x46c>
 8001cb0:	1bae      	subs	r6, r5, r6
 8001cb2:	1a09      	subs	r1, r1, r0
 8001cb4:	42b5      	cmp	r5, r6
 8001cb6:	4180      	sbcs	r0, r0
 8001cb8:	4240      	negs	r0, r0
 8001cba:	1a08      	subs	r0, r1, r0
 8001cbc:	4284      	cmp	r4, r0
 8001cbe:	d100      	bne.n	8001cc2 <__aeabi_ddiv+0x34e>
 8001cc0:	e111      	b.n	8001ee6 <__aeabi_ddiv+0x572>
 8001cc2:	4649      	mov	r1, r9
 8001cc4:	f7fe fabe 	bl	8000244 <__aeabi_uidivmod>
 8001cc8:	9a01      	ldr	r2, [sp, #4]
 8001cca:	040b      	lsls	r3, r1, #16
 8001ccc:	4342      	muls	r2, r0
 8001cce:	0c31      	lsrs	r1, r6, #16
 8001cd0:	0005      	movs	r5, r0
 8001cd2:	4319      	orrs	r1, r3
 8001cd4:	428a      	cmp	r2, r1
 8001cd6:	d907      	bls.n	8001ce8 <__aeabi_ddiv+0x374>
 8001cd8:	1909      	adds	r1, r1, r4
 8001cda:	3d01      	subs	r5, #1
 8001cdc:	428c      	cmp	r4, r1
 8001cde:	d803      	bhi.n	8001ce8 <__aeabi_ddiv+0x374>
 8001ce0:	428a      	cmp	r2, r1
 8001ce2:	d901      	bls.n	8001ce8 <__aeabi_ddiv+0x374>
 8001ce4:	1e85      	subs	r5, r0, #2
 8001ce6:	1909      	adds	r1, r1, r4
 8001ce8:	1a88      	subs	r0, r1, r2
 8001cea:	4649      	mov	r1, r9
 8001cec:	f7fe faaa 	bl	8000244 <__aeabi_uidivmod>
 8001cf0:	0409      	lsls	r1, r1, #16
 8001cf2:	468c      	mov	ip, r1
 8001cf4:	0431      	lsls	r1, r6, #16
 8001cf6:	4666      	mov	r6, ip
 8001cf8:	9a01      	ldr	r2, [sp, #4]
 8001cfa:	0c09      	lsrs	r1, r1, #16
 8001cfc:	4342      	muls	r2, r0
 8001cfe:	0003      	movs	r3, r0
 8001d00:	4331      	orrs	r1, r6
 8001d02:	428a      	cmp	r2, r1
 8001d04:	d907      	bls.n	8001d16 <__aeabi_ddiv+0x3a2>
 8001d06:	1909      	adds	r1, r1, r4
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	428c      	cmp	r4, r1
 8001d0c:	d803      	bhi.n	8001d16 <__aeabi_ddiv+0x3a2>
 8001d0e:	428a      	cmp	r2, r1
 8001d10:	d901      	bls.n	8001d16 <__aeabi_ddiv+0x3a2>
 8001d12:	1e83      	subs	r3, r0, #2
 8001d14:	1909      	adds	r1, r1, r4
 8001d16:	9e03      	ldr	r6, [sp, #12]
 8001d18:	1a89      	subs	r1, r1, r2
 8001d1a:	0032      	movs	r2, r6
 8001d1c:	042d      	lsls	r5, r5, #16
 8001d1e:	431d      	orrs	r5, r3
 8001d20:	9f02      	ldr	r7, [sp, #8]
 8001d22:	042b      	lsls	r3, r5, #16
 8001d24:	0c1b      	lsrs	r3, r3, #16
 8001d26:	435a      	muls	r2, r3
 8001d28:	437b      	muls	r3, r7
 8001d2a:	469c      	mov	ip, r3
 8001d2c:	0c28      	lsrs	r0, r5, #16
 8001d2e:	4346      	muls	r6, r0
 8001d30:	0c13      	lsrs	r3, r2, #16
 8001d32:	44b4      	add	ip, r6
 8001d34:	4463      	add	r3, ip
 8001d36:	4378      	muls	r0, r7
 8001d38:	429e      	cmp	r6, r3
 8001d3a:	d903      	bls.n	8001d44 <__aeabi_ddiv+0x3d0>
 8001d3c:	2680      	movs	r6, #128	; 0x80
 8001d3e:	0276      	lsls	r6, r6, #9
 8001d40:	46b4      	mov	ip, r6
 8001d42:	4460      	add	r0, ip
 8001d44:	0c1e      	lsrs	r6, r3, #16
 8001d46:	0412      	lsls	r2, r2, #16
 8001d48:	041b      	lsls	r3, r3, #16
 8001d4a:	0c12      	lsrs	r2, r2, #16
 8001d4c:	1830      	adds	r0, r6, r0
 8001d4e:	189b      	adds	r3, r3, r2
 8001d50:	4281      	cmp	r1, r0
 8001d52:	d306      	bcc.n	8001d62 <__aeabi_ddiv+0x3ee>
 8001d54:	d002      	beq.n	8001d5c <__aeabi_ddiv+0x3e8>
 8001d56:	2301      	movs	r3, #1
 8001d58:	431d      	orrs	r5, r3
 8001d5a:	e6ce      	b.n	8001afa <__aeabi_ddiv+0x186>
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d100      	bne.n	8001d62 <__aeabi_ddiv+0x3ee>
 8001d60:	e6cb      	b.n	8001afa <__aeabi_ddiv+0x186>
 8001d62:	1861      	adds	r1, r4, r1
 8001d64:	1e6e      	subs	r6, r5, #1
 8001d66:	42a1      	cmp	r1, r4
 8001d68:	d200      	bcs.n	8001d6c <__aeabi_ddiv+0x3f8>
 8001d6a:	e0a4      	b.n	8001eb6 <__aeabi_ddiv+0x542>
 8001d6c:	4281      	cmp	r1, r0
 8001d6e:	d200      	bcs.n	8001d72 <__aeabi_ddiv+0x3fe>
 8001d70:	e0c9      	b.n	8001f06 <__aeabi_ddiv+0x592>
 8001d72:	d100      	bne.n	8001d76 <__aeabi_ddiv+0x402>
 8001d74:	e0d9      	b.n	8001f2a <__aeabi_ddiv+0x5b6>
 8001d76:	0035      	movs	r5, r6
 8001d78:	e7ed      	b.n	8001d56 <__aeabi_ddiv+0x3e2>
 8001d7a:	2501      	movs	r5, #1
 8001d7c:	426d      	negs	r5, r5
 8001d7e:	2101      	movs	r1, #1
 8001d80:	1a89      	subs	r1, r1, r2
 8001d82:	2938      	cmp	r1, #56	; 0x38
 8001d84:	dd00      	ble.n	8001d88 <__aeabi_ddiv+0x414>
 8001d86:	e64c      	b.n	8001a22 <__aeabi_ddiv+0xae>
 8001d88:	291f      	cmp	r1, #31
 8001d8a:	dc00      	bgt.n	8001d8e <__aeabi_ddiv+0x41a>
 8001d8c:	e07f      	b.n	8001e8e <__aeabi_ddiv+0x51a>
 8001d8e:	231f      	movs	r3, #31
 8001d90:	425b      	negs	r3, r3
 8001d92:	1a9a      	subs	r2, r3, r2
 8001d94:	4643      	mov	r3, r8
 8001d96:	40d3      	lsrs	r3, r2
 8001d98:	2920      	cmp	r1, #32
 8001d9a:	d004      	beq.n	8001da6 <__aeabi_ddiv+0x432>
 8001d9c:	4644      	mov	r4, r8
 8001d9e:	4a65      	ldr	r2, [pc, #404]	; (8001f34 <__aeabi_ddiv+0x5c0>)
 8001da0:	445a      	add	r2, fp
 8001da2:	4094      	lsls	r4, r2
 8001da4:	4325      	orrs	r5, r4
 8001da6:	1e6a      	subs	r2, r5, #1
 8001da8:	4195      	sbcs	r5, r2
 8001daa:	2207      	movs	r2, #7
 8001dac:	432b      	orrs	r3, r5
 8001dae:	0015      	movs	r5, r2
 8001db0:	2400      	movs	r4, #0
 8001db2:	401d      	ands	r5, r3
 8001db4:	421a      	tst	r2, r3
 8001db6:	d100      	bne.n	8001dba <__aeabi_ddiv+0x446>
 8001db8:	e0a1      	b.n	8001efe <__aeabi_ddiv+0x58a>
 8001dba:	220f      	movs	r2, #15
 8001dbc:	2400      	movs	r4, #0
 8001dbe:	401a      	ands	r2, r3
 8001dc0:	2a04      	cmp	r2, #4
 8001dc2:	d100      	bne.n	8001dc6 <__aeabi_ddiv+0x452>
 8001dc4:	e098      	b.n	8001ef8 <__aeabi_ddiv+0x584>
 8001dc6:	1d1a      	adds	r2, r3, #4
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	419b      	sbcs	r3, r3
 8001dcc:	425b      	negs	r3, r3
 8001dce:	18e4      	adds	r4, r4, r3
 8001dd0:	0013      	movs	r3, r2
 8001dd2:	0222      	lsls	r2, r4, #8
 8001dd4:	d400      	bmi.n	8001dd8 <__aeabi_ddiv+0x464>
 8001dd6:	e08f      	b.n	8001ef8 <__aeabi_ddiv+0x584>
 8001dd8:	2301      	movs	r3, #1
 8001dda:	2400      	movs	r4, #0
 8001ddc:	2500      	movs	r5, #0
 8001dde:	e623      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001de0:	42b5      	cmp	r5, r6
 8001de2:	d300      	bcc.n	8001de6 <__aeabi_ddiv+0x472>
 8001de4:	e764      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001de6:	4643      	mov	r3, r8
 8001de8:	1e5a      	subs	r2, r3, #1
 8001dea:	9b00      	ldr	r3, [sp, #0]
 8001dec:	469c      	mov	ip, r3
 8001dee:	4465      	add	r5, ip
 8001df0:	001f      	movs	r7, r3
 8001df2:	429d      	cmp	r5, r3
 8001df4:	419b      	sbcs	r3, r3
 8001df6:	425b      	negs	r3, r3
 8001df8:	191b      	adds	r3, r3, r4
 8001dfa:	18c9      	adds	r1, r1, r3
 8001dfc:	428c      	cmp	r4, r1
 8001dfe:	d23a      	bcs.n	8001e76 <__aeabi_ddiv+0x502>
 8001e00:	4288      	cmp	r0, r1
 8001e02:	d863      	bhi.n	8001ecc <__aeabi_ddiv+0x558>
 8001e04:	d060      	beq.n	8001ec8 <__aeabi_ddiv+0x554>
 8001e06:	4690      	mov	r8, r2
 8001e08:	e752      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001e0a:	42aa      	cmp	r2, r5
 8001e0c:	d900      	bls.n	8001e10 <__aeabi_ddiv+0x49c>
 8001e0e:	e6ea      	b.n	8001be6 <__aeabi_ddiv+0x272>
 8001e10:	4643      	mov	r3, r8
 8001e12:	07de      	lsls	r6, r3, #31
 8001e14:	0858      	lsrs	r0, r3, #1
 8001e16:	086b      	lsrs	r3, r5, #1
 8001e18:	431e      	orrs	r6, r3
 8001e1a:	07ed      	lsls	r5, r5, #31
 8001e1c:	e6ea      	b.n	8001bf4 <__aeabi_ddiv+0x280>
 8001e1e:	4648      	mov	r0, r9
 8001e20:	f001 f926 	bl	8003070 <__clzsi2>
 8001e24:	0001      	movs	r1, r0
 8001e26:	0002      	movs	r2, r0
 8001e28:	3115      	adds	r1, #21
 8001e2a:	3220      	adds	r2, #32
 8001e2c:	291c      	cmp	r1, #28
 8001e2e:	dc00      	bgt.n	8001e32 <__aeabi_ddiv+0x4be>
 8001e30:	e61a      	b.n	8001a68 <__aeabi_ddiv+0xf4>
 8001e32:	464b      	mov	r3, r9
 8001e34:	3808      	subs	r0, #8
 8001e36:	4083      	lsls	r3, r0
 8001e38:	2500      	movs	r5, #0
 8001e3a:	4698      	mov	r8, r3
 8001e3c:	e620      	b.n	8001a80 <__aeabi_ddiv+0x10c>
 8001e3e:	f001 f917 	bl	8003070 <__clzsi2>
 8001e42:	0003      	movs	r3, r0
 8001e44:	001a      	movs	r2, r3
 8001e46:	3215      	adds	r2, #21
 8001e48:	3020      	adds	r0, #32
 8001e4a:	2a1c      	cmp	r2, #28
 8001e4c:	dc00      	bgt.n	8001e50 <__aeabi_ddiv+0x4dc>
 8001e4e:	e630      	b.n	8001ab2 <__aeabi_ddiv+0x13e>
 8001e50:	4654      	mov	r4, sl
 8001e52:	3b08      	subs	r3, #8
 8001e54:	2200      	movs	r2, #0
 8001e56:	409c      	lsls	r4, r3
 8001e58:	e635      	b.n	8001ac6 <__aeabi_ddiv+0x152>
 8001e5a:	230f      	movs	r3, #15
 8001e5c:	402b      	ands	r3, r5
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	d100      	bne.n	8001e64 <__aeabi_ddiv+0x4f0>
 8001e62:	e652      	b.n	8001b0a <__aeabi_ddiv+0x196>
 8001e64:	2305      	movs	r3, #5
 8001e66:	425b      	negs	r3, r3
 8001e68:	42ab      	cmp	r3, r5
 8001e6a:	419b      	sbcs	r3, r3
 8001e6c:	3504      	adds	r5, #4
 8001e6e:	425b      	negs	r3, r3
 8001e70:	08ed      	lsrs	r5, r5, #3
 8001e72:	4498      	add	r8, r3
 8001e74:	e64a      	b.n	8001b0c <__aeabi_ddiv+0x198>
 8001e76:	428c      	cmp	r4, r1
 8001e78:	d1c5      	bne.n	8001e06 <__aeabi_ddiv+0x492>
 8001e7a:	42af      	cmp	r7, r5
 8001e7c:	d9c0      	bls.n	8001e00 <__aeabi_ddiv+0x48c>
 8001e7e:	4690      	mov	r8, r2
 8001e80:	e716      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001e82:	428a      	cmp	r2, r1
 8001e84:	d800      	bhi.n	8001e88 <__aeabi_ddiv+0x514>
 8001e86:	e6ea      	b.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001e88:	1e83      	subs	r3, r0, #2
 8001e8a:	1909      	adds	r1, r1, r4
 8001e8c:	e6e7      	b.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001e8e:	4a2a      	ldr	r2, [pc, #168]	; (8001f38 <__aeabi_ddiv+0x5c4>)
 8001e90:	0028      	movs	r0, r5
 8001e92:	445a      	add	r2, fp
 8001e94:	4643      	mov	r3, r8
 8001e96:	4095      	lsls	r5, r2
 8001e98:	4093      	lsls	r3, r2
 8001e9a:	40c8      	lsrs	r0, r1
 8001e9c:	1e6a      	subs	r2, r5, #1
 8001e9e:	4195      	sbcs	r5, r2
 8001ea0:	4644      	mov	r4, r8
 8001ea2:	4303      	orrs	r3, r0
 8001ea4:	432b      	orrs	r3, r5
 8001ea6:	40cc      	lsrs	r4, r1
 8001ea8:	075a      	lsls	r2, r3, #29
 8001eaa:	d092      	beq.n	8001dd2 <__aeabi_ddiv+0x45e>
 8001eac:	220f      	movs	r2, #15
 8001eae:	401a      	ands	r2, r3
 8001eb0:	2a04      	cmp	r2, #4
 8001eb2:	d188      	bne.n	8001dc6 <__aeabi_ddiv+0x452>
 8001eb4:	e78d      	b.n	8001dd2 <__aeabi_ddiv+0x45e>
 8001eb6:	0035      	movs	r5, r6
 8001eb8:	4281      	cmp	r1, r0
 8001eba:	d000      	beq.n	8001ebe <__aeabi_ddiv+0x54a>
 8001ebc:	e74b      	b.n	8001d56 <__aeabi_ddiv+0x3e2>
 8001ebe:	9a00      	ldr	r2, [sp, #0]
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d000      	beq.n	8001ec6 <__aeabi_ddiv+0x552>
 8001ec4:	e747      	b.n	8001d56 <__aeabi_ddiv+0x3e2>
 8001ec6:	e618      	b.n	8001afa <__aeabi_ddiv+0x186>
 8001ec8:	42ae      	cmp	r6, r5
 8001eca:	d99c      	bls.n	8001e06 <__aeabi_ddiv+0x492>
 8001ecc:	2302      	movs	r3, #2
 8001ece:	425b      	negs	r3, r3
 8001ed0:	469c      	mov	ip, r3
 8001ed2:	9b00      	ldr	r3, [sp, #0]
 8001ed4:	44e0      	add	r8, ip
 8001ed6:	469c      	mov	ip, r3
 8001ed8:	4465      	add	r5, ip
 8001eda:	429d      	cmp	r5, r3
 8001edc:	419b      	sbcs	r3, r3
 8001ede:	425b      	negs	r3, r3
 8001ee0:	191b      	adds	r3, r3, r4
 8001ee2:	18c9      	adds	r1, r1, r3
 8001ee4:	e6e4      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001ee6:	4a15      	ldr	r2, [pc, #84]	; (8001f3c <__aeabi_ddiv+0x5c8>)
 8001ee8:	445a      	add	r2, fp
 8001eea:	2a00      	cmp	r2, #0
 8001eec:	dc00      	bgt.n	8001ef0 <__aeabi_ddiv+0x57c>
 8001eee:	e744      	b.n	8001d7a <__aeabi_ddiv+0x406>
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	2500      	movs	r5, #0
 8001ef4:	4498      	add	r8, r3
 8001ef6:	e609      	b.n	8001b0c <__aeabi_ddiv+0x198>
 8001ef8:	0765      	lsls	r5, r4, #29
 8001efa:	0264      	lsls	r4, r4, #9
 8001efc:	0b24      	lsrs	r4, r4, #12
 8001efe:	08db      	lsrs	r3, r3, #3
 8001f00:	431d      	orrs	r5, r3
 8001f02:	2300      	movs	r3, #0
 8001f04:	e590      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001f06:	9e00      	ldr	r6, [sp, #0]
 8001f08:	3d02      	subs	r5, #2
 8001f0a:	0072      	lsls	r2, r6, #1
 8001f0c:	42b2      	cmp	r2, r6
 8001f0e:	41bf      	sbcs	r7, r7
 8001f10:	427f      	negs	r7, r7
 8001f12:	193c      	adds	r4, r7, r4
 8001f14:	1909      	adds	r1, r1, r4
 8001f16:	9200      	str	r2, [sp, #0]
 8001f18:	e7ce      	b.n	8001eb8 <__aeabi_ddiv+0x544>
 8001f1a:	2480      	movs	r4, #128	; 0x80
 8001f1c:	4643      	mov	r3, r8
 8001f1e:	0324      	lsls	r4, r4, #12
 8001f20:	431c      	orrs	r4, r3
 8001f22:	0324      	lsls	r4, r4, #12
 8001f24:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <__aeabi_ddiv+0x5cc>)
 8001f26:	0b24      	lsrs	r4, r4, #12
 8001f28:	e57e      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001f2a:	9a00      	ldr	r2, [sp, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d3ea      	bcc.n	8001f06 <__aeabi_ddiv+0x592>
 8001f30:	0035      	movs	r5, r6
 8001f32:	e7c4      	b.n	8001ebe <__aeabi_ddiv+0x54a>
 8001f34:	0000043e 	.word	0x0000043e
 8001f38:	0000041e 	.word	0x0000041e
 8001f3c:	000003ff 	.word	0x000003ff
 8001f40:	000007ff 	.word	0x000007ff

08001f44 <__eqdf2>:
 8001f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f46:	464f      	mov	r7, r9
 8001f48:	4646      	mov	r6, r8
 8001f4a:	46d6      	mov	lr, sl
 8001f4c:	4694      	mov	ip, r2
 8001f4e:	4691      	mov	r9, r2
 8001f50:	031a      	lsls	r2, r3, #12
 8001f52:	0b12      	lsrs	r2, r2, #12
 8001f54:	4d18      	ldr	r5, [pc, #96]	; (8001fb8 <__eqdf2+0x74>)
 8001f56:	b5c0      	push	{r6, r7, lr}
 8001f58:	004c      	lsls	r4, r1, #1
 8001f5a:	030f      	lsls	r7, r1, #12
 8001f5c:	4692      	mov	sl, r2
 8001f5e:	005a      	lsls	r2, r3, #1
 8001f60:	0006      	movs	r6, r0
 8001f62:	4680      	mov	r8, r0
 8001f64:	0b3f      	lsrs	r7, r7, #12
 8001f66:	2001      	movs	r0, #1
 8001f68:	0d64      	lsrs	r4, r4, #21
 8001f6a:	0fc9      	lsrs	r1, r1, #31
 8001f6c:	0d52      	lsrs	r2, r2, #21
 8001f6e:	0fdb      	lsrs	r3, r3, #31
 8001f70:	42ac      	cmp	r4, r5
 8001f72:	d00a      	beq.n	8001f8a <__eqdf2+0x46>
 8001f74:	42aa      	cmp	r2, r5
 8001f76:	d003      	beq.n	8001f80 <__eqdf2+0x3c>
 8001f78:	4294      	cmp	r4, r2
 8001f7a:	d101      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f7c:	4557      	cmp	r7, sl
 8001f7e:	d00d      	beq.n	8001f9c <__eqdf2+0x58>
 8001f80:	bce0      	pop	{r5, r6, r7}
 8001f82:	46ba      	mov	sl, r7
 8001f84:	46b1      	mov	r9, r6
 8001f86:	46a8      	mov	r8, r5
 8001f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f8a:	003d      	movs	r5, r7
 8001f8c:	4335      	orrs	r5, r6
 8001f8e:	d1f7      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f90:	42a2      	cmp	r2, r4
 8001f92:	d1f5      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f94:	4652      	mov	r2, sl
 8001f96:	4665      	mov	r5, ip
 8001f98:	432a      	orrs	r2, r5
 8001f9a:	d1f1      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	45c8      	cmp	r8, r9
 8001fa0:	d1ee      	bne.n	8001f80 <__eqdf2+0x3c>
 8001fa2:	4299      	cmp	r1, r3
 8001fa4:	d006      	beq.n	8001fb4 <__eqdf2+0x70>
 8001fa6:	2c00      	cmp	r4, #0
 8001fa8:	d1ea      	bne.n	8001f80 <__eqdf2+0x3c>
 8001faa:	433e      	orrs	r6, r7
 8001fac:	0030      	movs	r0, r6
 8001fae:	1e46      	subs	r6, r0, #1
 8001fb0:	41b0      	sbcs	r0, r6
 8001fb2:	e7e5      	b.n	8001f80 <__eqdf2+0x3c>
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	e7e3      	b.n	8001f80 <__eqdf2+0x3c>
 8001fb8:	000007ff 	.word	0x000007ff

08001fbc <__gedf2>:
 8001fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fbe:	464e      	mov	r6, r9
 8001fc0:	4645      	mov	r5, r8
 8001fc2:	4657      	mov	r7, sl
 8001fc4:	46de      	mov	lr, fp
 8001fc6:	0004      	movs	r4, r0
 8001fc8:	0018      	movs	r0, r3
 8001fca:	b5e0      	push	{r5, r6, r7, lr}
 8001fcc:	0016      	movs	r6, r2
 8001fce:	031b      	lsls	r3, r3, #12
 8001fd0:	0b1b      	lsrs	r3, r3, #12
 8001fd2:	4d32      	ldr	r5, [pc, #200]	; (800209c <__gedf2+0xe0>)
 8001fd4:	030f      	lsls	r7, r1, #12
 8001fd6:	004a      	lsls	r2, r1, #1
 8001fd8:	4699      	mov	r9, r3
 8001fda:	0043      	lsls	r3, r0, #1
 8001fdc:	46a4      	mov	ip, r4
 8001fde:	46b0      	mov	r8, r6
 8001fe0:	0b3f      	lsrs	r7, r7, #12
 8001fe2:	0d52      	lsrs	r2, r2, #21
 8001fe4:	0fc9      	lsrs	r1, r1, #31
 8001fe6:	0d5b      	lsrs	r3, r3, #21
 8001fe8:	0fc0      	lsrs	r0, r0, #31
 8001fea:	42aa      	cmp	r2, r5
 8001fec:	d029      	beq.n	8002042 <__gedf2+0x86>
 8001fee:	42ab      	cmp	r3, r5
 8001ff0:	d018      	beq.n	8002024 <__gedf2+0x68>
 8001ff2:	2a00      	cmp	r2, #0
 8001ff4:	d12a      	bne.n	800204c <__gedf2+0x90>
 8001ff6:	433c      	orrs	r4, r7
 8001ff8:	46a3      	mov	fp, r4
 8001ffa:	4265      	negs	r5, r4
 8001ffc:	4165      	adcs	r5, r4
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d102      	bne.n	8002008 <__gedf2+0x4c>
 8002002:	464c      	mov	r4, r9
 8002004:	4326      	orrs	r6, r4
 8002006:	d027      	beq.n	8002058 <__gedf2+0x9c>
 8002008:	2d00      	cmp	r5, #0
 800200a:	d115      	bne.n	8002038 <__gedf2+0x7c>
 800200c:	4281      	cmp	r1, r0
 800200e:	d028      	beq.n	8002062 <__gedf2+0xa6>
 8002010:	2002      	movs	r0, #2
 8002012:	3901      	subs	r1, #1
 8002014:	4008      	ands	r0, r1
 8002016:	3801      	subs	r0, #1
 8002018:	bcf0      	pop	{r4, r5, r6, r7}
 800201a:	46bb      	mov	fp, r7
 800201c:	46b2      	mov	sl, r6
 800201e:	46a9      	mov	r9, r5
 8002020:	46a0      	mov	r8, r4
 8002022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002024:	464d      	mov	r5, r9
 8002026:	432e      	orrs	r6, r5
 8002028:	d12f      	bne.n	800208a <__gedf2+0xce>
 800202a:	2a00      	cmp	r2, #0
 800202c:	d1ee      	bne.n	800200c <__gedf2+0x50>
 800202e:	433c      	orrs	r4, r7
 8002030:	4265      	negs	r5, r4
 8002032:	4165      	adcs	r5, r4
 8002034:	2d00      	cmp	r5, #0
 8002036:	d0e9      	beq.n	800200c <__gedf2+0x50>
 8002038:	2800      	cmp	r0, #0
 800203a:	d1ed      	bne.n	8002018 <__gedf2+0x5c>
 800203c:	2001      	movs	r0, #1
 800203e:	4240      	negs	r0, r0
 8002040:	e7ea      	b.n	8002018 <__gedf2+0x5c>
 8002042:	003d      	movs	r5, r7
 8002044:	4325      	orrs	r5, r4
 8002046:	d120      	bne.n	800208a <__gedf2+0xce>
 8002048:	4293      	cmp	r3, r2
 800204a:	d0eb      	beq.n	8002024 <__gedf2+0x68>
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1dd      	bne.n	800200c <__gedf2+0x50>
 8002050:	464c      	mov	r4, r9
 8002052:	4326      	orrs	r6, r4
 8002054:	d1da      	bne.n	800200c <__gedf2+0x50>
 8002056:	e7db      	b.n	8002010 <__gedf2+0x54>
 8002058:	465b      	mov	r3, fp
 800205a:	2000      	movs	r0, #0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0db      	beq.n	8002018 <__gedf2+0x5c>
 8002060:	e7d6      	b.n	8002010 <__gedf2+0x54>
 8002062:	429a      	cmp	r2, r3
 8002064:	dc0a      	bgt.n	800207c <__gedf2+0xc0>
 8002066:	dbe7      	blt.n	8002038 <__gedf2+0x7c>
 8002068:	454f      	cmp	r7, r9
 800206a:	d8d1      	bhi.n	8002010 <__gedf2+0x54>
 800206c:	d010      	beq.n	8002090 <__gedf2+0xd4>
 800206e:	2000      	movs	r0, #0
 8002070:	454f      	cmp	r7, r9
 8002072:	d2d1      	bcs.n	8002018 <__gedf2+0x5c>
 8002074:	2900      	cmp	r1, #0
 8002076:	d0e1      	beq.n	800203c <__gedf2+0x80>
 8002078:	0008      	movs	r0, r1
 800207a:	e7cd      	b.n	8002018 <__gedf2+0x5c>
 800207c:	4243      	negs	r3, r0
 800207e:	4158      	adcs	r0, r3
 8002080:	2302      	movs	r3, #2
 8002082:	4240      	negs	r0, r0
 8002084:	4018      	ands	r0, r3
 8002086:	3801      	subs	r0, #1
 8002088:	e7c6      	b.n	8002018 <__gedf2+0x5c>
 800208a:	2002      	movs	r0, #2
 800208c:	4240      	negs	r0, r0
 800208e:	e7c3      	b.n	8002018 <__gedf2+0x5c>
 8002090:	45c4      	cmp	ip, r8
 8002092:	d8bd      	bhi.n	8002010 <__gedf2+0x54>
 8002094:	2000      	movs	r0, #0
 8002096:	45c4      	cmp	ip, r8
 8002098:	d2be      	bcs.n	8002018 <__gedf2+0x5c>
 800209a:	e7eb      	b.n	8002074 <__gedf2+0xb8>
 800209c:	000007ff 	.word	0x000007ff

080020a0 <__ledf2>:
 80020a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a2:	464e      	mov	r6, r9
 80020a4:	4645      	mov	r5, r8
 80020a6:	4657      	mov	r7, sl
 80020a8:	46de      	mov	lr, fp
 80020aa:	0004      	movs	r4, r0
 80020ac:	0018      	movs	r0, r3
 80020ae:	b5e0      	push	{r5, r6, r7, lr}
 80020b0:	0016      	movs	r6, r2
 80020b2:	031b      	lsls	r3, r3, #12
 80020b4:	0b1b      	lsrs	r3, r3, #12
 80020b6:	4d31      	ldr	r5, [pc, #196]	; (800217c <__ledf2+0xdc>)
 80020b8:	030f      	lsls	r7, r1, #12
 80020ba:	004a      	lsls	r2, r1, #1
 80020bc:	4699      	mov	r9, r3
 80020be:	0043      	lsls	r3, r0, #1
 80020c0:	46a4      	mov	ip, r4
 80020c2:	46b0      	mov	r8, r6
 80020c4:	0b3f      	lsrs	r7, r7, #12
 80020c6:	0d52      	lsrs	r2, r2, #21
 80020c8:	0fc9      	lsrs	r1, r1, #31
 80020ca:	0d5b      	lsrs	r3, r3, #21
 80020cc:	0fc0      	lsrs	r0, r0, #31
 80020ce:	42aa      	cmp	r2, r5
 80020d0:	d011      	beq.n	80020f6 <__ledf2+0x56>
 80020d2:	42ab      	cmp	r3, r5
 80020d4:	d014      	beq.n	8002100 <__ledf2+0x60>
 80020d6:	2a00      	cmp	r2, #0
 80020d8:	d12f      	bne.n	800213a <__ledf2+0x9a>
 80020da:	433c      	orrs	r4, r7
 80020dc:	46a3      	mov	fp, r4
 80020de:	4265      	negs	r5, r4
 80020e0:	4165      	adcs	r5, r4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d114      	bne.n	8002110 <__ledf2+0x70>
 80020e6:	464c      	mov	r4, r9
 80020e8:	4326      	orrs	r6, r4
 80020ea:	d111      	bne.n	8002110 <__ledf2+0x70>
 80020ec:	465b      	mov	r3, fp
 80020ee:	2000      	movs	r0, #0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d017      	beq.n	8002124 <__ledf2+0x84>
 80020f4:	e010      	b.n	8002118 <__ledf2+0x78>
 80020f6:	003d      	movs	r5, r7
 80020f8:	4325      	orrs	r5, r4
 80020fa:	d112      	bne.n	8002122 <__ledf2+0x82>
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d11c      	bne.n	800213a <__ledf2+0x9a>
 8002100:	464d      	mov	r5, r9
 8002102:	432e      	orrs	r6, r5
 8002104:	d10d      	bne.n	8002122 <__ledf2+0x82>
 8002106:	2a00      	cmp	r2, #0
 8002108:	d104      	bne.n	8002114 <__ledf2+0x74>
 800210a:	433c      	orrs	r4, r7
 800210c:	4265      	negs	r5, r4
 800210e:	4165      	adcs	r5, r4
 8002110:	2d00      	cmp	r5, #0
 8002112:	d10d      	bne.n	8002130 <__ledf2+0x90>
 8002114:	4281      	cmp	r1, r0
 8002116:	d016      	beq.n	8002146 <__ledf2+0xa6>
 8002118:	2002      	movs	r0, #2
 800211a:	3901      	subs	r1, #1
 800211c:	4008      	ands	r0, r1
 800211e:	3801      	subs	r0, #1
 8002120:	e000      	b.n	8002124 <__ledf2+0x84>
 8002122:	2002      	movs	r0, #2
 8002124:	bcf0      	pop	{r4, r5, r6, r7}
 8002126:	46bb      	mov	fp, r7
 8002128:	46b2      	mov	sl, r6
 800212a:	46a9      	mov	r9, r5
 800212c:	46a0      	mov	r8, r4
 800212e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002130:	2800      	cmp	r0, #0
 8002132:	d1f7      	bne.n	8002124 <__ledf2+0x84>
 8002134:	2001      	movs	r0, #1
 8002136:	4240      	negs	r0, r0
 8002138:	e7f4      	b.n	8002124 <__ledf2+0x84>
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1ea      	bne.n	8002114 <__ledf2+0x74>
 800213e:	464c      	mov	r4, r9
 8002140:	4326      	orrs	r6, r4
 8002142:	d1e7      	bne.n	8002114 <__ledf2+0x74>
 8002144:	e7e8      	b.n	8002118 <__ledf2+0x78>
 8002146:	429a      	cmp	r2, r3
 8002148:	dd06      	ble.n	8002158 <__ledf2+0xb8>
 800214a:	4243      	negs	r3, r0
 800214c:	4158      	adcs	r0, r3
 800214e:	2302      	movs	r3, #2
 8002150:	4240      	negs	r0, r0
 8002152:	4018      	ands	r0, r3
 8002154:	3801      	subs	r0, #1
 8002156:	e7e5      	b.n	8002124 <__ledf2+0x84>
 8002158:	429a      	cmp	r2, r3
 800215a:	dbe9      	blt.n	8002130 <__ledf2+0x90>
 800215c:	454f      	cmp	r7, r9
 800215e:	d8db      	bhi.n	8002118 <__ledf2+0x78>
 8002160:	d006      	beq.n	8002170 <__ledf2+0xd0>
 8002162:	2000      	movs	r0, #0
 8002164:	454f      	cmp	r7, r9
 8002166:	d2dd      	bcs.n	8002124 <__ledf2+0x84>
 8002168:	2900      	cmp	r1, #0
 800216a:	d0e3      	beq.n	8002134 <__ledf2+0x94>
 800216c:	0008      	movs	r0, r1
 800216e:	e7d9      	b.n	8002124 <__ledf2+0x84>
 8002170:	45c4      	cmp	ip, r8
 8002172:	d8d1      	bhi.n	8002118 <__ledf2+0x78>
 8002174:	2000      	movs	r0, #0
 8002176:	45c4      	cmp	ip, r8
 8002178:	d2d4      	bcs.n	8002124 <__ledf2+0x84>
 800217a:	e7f5      	b.n	8002168 <__ledf2+0xc8>
 800217c:	000007ff 	.word	0x000007ff

08002180 <__aeabi_dmul>:
 8002180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002182:	4657      	mov	r7, sl
 8002184:	464e      	mov	r6, r9
 8002186:	4645      	mov	r5, r8
 8002188:	46de      	mov	lr, fp
 800218a:	b5e0      	push	{r5, r6, r7, lr}
 800218c:	4698      	mov	r8, r3
 800218e:	030c      	lsls	r4, r1, #12
 8002190:	004b      	lsls	r3, r1, #1
 8002192:	0006      	movs	r6, r0
 8002194:	4692      	mov	sl, r2
 8002196:	b087      	sub	sp, #28
 8002198:	0b24      	lsrs	r4, r4, #12
 800219a:	0d5b      	lsrs	r3, r3, #21
 800219c:	0fcf      	lsrs	r7, r1, #31
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d06c      	beq.n	800227c <__aeabi_dmul+0xfc>
 80021a2:	4add      	ldr	r2, [pc, #884]	; (8002518 <__aeabi_dmul+0x398>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d100      	bne.n	80021aa <__aeabi_dmul+0x2a>
 80021a8:	e086      	b.n	80022b8 <__aeabi_dmul+0x138>
 80021aa:	0f42      	lsrs	r2, r0, #29
 80021ac:	00e4      	lsls	r4, r4, #3
 80021ae:	4314      	orrs	r4, r2
 80021b0:	2280      	movs	r2, #128	; 0x80
 80021b2:	0412      	lsls	r2, r2, #16
 80021b4:	4314      	orrs	r4, r2
 80021b6:	4ad9      	ldr	r2, [pc, #868]	; (800251c <__aeabi_dmul+0x39c>)
 80021b8:	00c5      	lsls	r5, r0, #3
 80021ba:	4694      	mov	ip, r2
 80021bc:	4463      	add	r3, ip
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	2300      	movs	r3, #0
 80021c2:	4699      	mov	r9, r3
 80021c4:	469b      	mov	fp, r3
 80021c6:	4643      	mov	r3, r8
 80021c8:	4642      	mov	r2, r8
 80021ca:	031e      	lsls	r6, r3, #12
 80021cc:	0fd2      	lsrs	r2, r2, #31
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	4650      	mov	r0, sl
 80021d2:	4690      	mov	r8, r2
 80021d4:	0b36      	lsrs	r6, r6, #12
 80021d6:	0d5b      	lsrs	r3, r3, #21
 80021d8:	d100      	bne.n	80021dc <__aeabi_dmul+0x5c>
 80021da:	e078      	b.n	80022ce <__aeabi_dmul+0x14e>
 80021dc:	4ace      	ldr	r2, [pc, #824]	; (8002518 <__aeabi_dmul+0x398>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d01d      	beq.n	800221e <__aeabi_dmul+0x9e>
 80021e2:	49ce      	ldr	r1, [pc, #824]	; (800251c <__aeabi_dmul+0x39c>)
 80021e4:	0f42      	lsrs	r2, r0, #29
 80021e6:	468c      	mov	ip, r1
 80021e8:	9900      	ldr	r1, [sp, #0]
 80021ea:	4463      	add	r3, ip
 80021ec:	00f6      	lsls	r6, r6, #3
 80021ee:	468c      	mov	ip, r1
 80021f0:	4316      	orrs	r6, r2
 80021f2:	2280      	movs	r2, #128	; 0x80
 80021f4:	449c      	add	ip, r3
 80021f6:	0412      	lsls	r2, r2, #16
 80021f8:	4663      	mov	r3, ip
 80021fa:	4316      	orrs	r6, r2
 80021fc:	00c2      	lsls	r2, r0, #3
 80021fe:	2000      	movs	r0, #0
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	9900      	ldr	r1, [sp, #0]
 8002204:	4643      	mov	r3, r8
 8002206:	3101      	adds	r1, #1
 8002208:	468c      	mov	ip, r1
 800220a:	4649      	mov	r1, r9
 800220c:	407b      	eors	r3, r7
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	290f      	cmp	r1, #15
 8002212:	d900      	bls.n	8002216 <__aeabi_dmul+0x96>
 8002214:	e07e      	b.n	8002314 <__aeabi_dmul+0x194>
 8002216:	4bc2      	ldr	r3, [pc, #776]	; (8002520 <__aeabi_dmul+0x3a0>)
 8002218:	0089      	lsls	r1, r1, #2
 800221a:	5859      	ldr	r1, [r3, r1]
 800221c:	468f      	mov	pc, r1
 800221e:	4652      	mov	r2, sl
 8002220:	9b00      	ldr	r3, [sp, #0]
 8002222:	4332      	orrs	r2, r6
 8002224:	d000      	beq.n	8002228 <__aeabi_dmul+0xa8>
 8002226:	e156      	b.n	80024d6 <__aeabi_dmul+0x356>
 8002228:	49bb      	ldr	r1, [pc, #748]	; (8002518 <__aeabi_dmul+0x398>)
 800222a:	2600      	movs	r6, #0
 800222c:	468c      	mov	ip, r1
 800222e:	4463      	add	r3, ip
 8002230:	4649      	mov	r1, r9
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	2302      	movs	r3, #2
 8002236:	4319      	orrs	r1, r3
 8002238:	4689      	mov	r9, r1
 800223a:	2002      	movs	r0, #2
 800223c:	e7e1      	b.n	8002202 <__aeabi_dmul+0x82>
 800223e:	4643      	mov	r3, r8
 8002240:	9301      	str	r3, [sp, #4]
 8002242:	0034      	movs	r4, r6
 8002244:	0015      	movs	r5, r2
 8002246:	4683      	mov	fp, r0
 8002248:	465b      	mov	r3, fp
 800224a:	2b02      	cmp	r3, #2
 800224c:	d05e      	beq.n	800230c <__aeabi_dmul+0x18c>
 800224e:	2b03      	cmp	r3, #3
 8002250:	d100      	bne.n	8002254 <__aeabi_dmul+0xd4>
 8002252:	e1f3      	b.n	800263c <__aeabi_dmul+0x4bc>
 8002254:	2b01      	cmp	r3, #1
 8002256:	d000      	beq.n	800225a <__aeabi_dmul+0xda>
 8002258:	e118      	b.n	800248c <__aeabi_dmul+0x30c>
 800225a:	2200      	movs	r2, #0
 800225c:	2400      	movs	r4, #0
 800225e:	2500      	movs	r5, #0
 8002260:	9b01      	ldr	r3, [sp, #4]
 8002262:	0512      	lsls	r2, r2, #20
 8002264:	4322      	orrs	r2, r4
 8002266:	07db      	lsls	r3, r3, #31
 8002268:	431a      	orrs	r2, r3
 800226a:	0028      	movs	r0, r5
 800226c:	0011      	movs	r1, r2
 800226e:	b007      	add	sp, #28
 8002270:	bcf0      	pop	{r4, r5, r6, r7}
 8002272:	46bb      	mov	fp, r7
 8002274:	46b2      	mov	sl, r6
 8002276:	46a9      	mov	r9, r5
 8002278:	46a0      	mov	r8, r4
 800227a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800227c:	0025      	movs	r5, r4
 800227e:	4305      	orrs	r5, r0
 8002280:	d100      	bne.n	8002284 <__aeabi_dmul+0x104>
 8002282:	e141      	b.n	8002508 <__aeabi_dmul+0x388>
 8002284:	2c00      	cmp	r4, #0
 8002286:	d100      	bne.n	800228a <__aeabi_dmul+0x10a>
 8002288:	e1ad      	b.n	80025e6 <__aeabi_dmul+0x466>
 800228a:	0020      	movs	r0, r4
 800228c:	f000 fef0 	bl	8003070 <__clzsi2>
 8002290:	0001      	movs	r1, r0
 8002292:	0002      	movs	r2, r0
 8002294:	390b      	subs	r1, #11
 8002296:	231d      	movs	r3, #29
 8002298:	0010      	movs	r0, r2
 800229a:	1a5b      	subs	r3, r3, r1
 800229c:	0031      	movs	r1, r6
 800229e:	0035      	movs	r5, r6
 80022a0:	3808      	subs	r0, #8
 80022a2:	4084      	lsls	r4, r0
 80022a4:	40d9      	lsrs	r1, r3
 80022a6:	4085      	lsls	r5, r0
 80022a8:	430c      	orrs	r4, r1
 80022aa:	489e      	ldr	r0, [pc, #632]	; (8002524 <__aeabi_dmul+0x3a4>)
 80022ac:	1a83      	subs	r3, r0, r2
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2300      	movs	r3, #0
 80022b2:	4699      	mov	r9, r3
 80022b4:	469b      	mov	fp, r3
 80022b6:	e786      	b.n	80021c6 <__aeabi_dmul+0x46>
 80022b8:	0005      	movs	r5, r0
 80022ba:	4325      	orrs	r5, r4
 80022bc:	d000      	beq.n	80022c0 <__aeabi_dmul+0x140>
 80022be:	e11c      	b.n	80024fa <__aeabi_dmul+0x37a>
 80022c0:	2208      	movs	r2, #8
 80022c2:	9300      	str	r3, [sp, #0]
 80022c4:	2302      	movs	r3, #2
 80022c6:	2400      	movs	r4, #0
 80022c8:	4691      	mov	r9, r2
 80022ca:	469b      	mov	fp, r3
 80022cc:	e77b      	b.n	80021c6 <__aeabi_dmul+0x46>
 80022ce:	4652      	mov	r2, sl
 80022d0:	4332      	orrs	r2, r6
 80022d2:	d100      	bne.n	80022d6 <__aeabi_dmul+0x156>
 80022d4:	e10a      	b.n	80024ec <__aeabi_dmul+0x36c>
 80022d6:	2e00      	cmp	r6, #0
 80022d8:	d100      	bne.n	80022dc <__aeabi_dmul+0x15c>
 80022da:	e176      	b.n	80025ca <__aeabi_dmul+0x44a>
 80022dc:	0030      	movs	r0, r6
 80022de:	f000 fec7 	bl	8003070 <__clzsi2>
 80022e2:	0002      	movs	r2, r0
 80022e4:	3a0b      	subs	r2, #11
 80022e6:	231d      	movs	r3, #29
 80022e8:	0001      	movs	r1, r0
 80022ea:	1a9b      	subs	r3, r3, r2
 80022ec:	4652      	mov	r2, sl
 80022ee:	3908      	subs	r1, #8
 80022f0:	40da      	lsrs	r2, r3
 80022f2:	408e      	lsls	r6, r1
 80022f4:	4316      	orrs	r6, r2
 80022f6:	4652      	mov	r2, sl
 80022f8:	408a      	lsls	r2, r1
 80022fa:	9b00      	ldr	r3, [sp, #0]
 80022fc:	4989      	ldr	r1, [pc, #548]	; (8002524 <__aeabi_dmul+0x3a4>)
 80022fe:	1a18      	subs	r0, r3, r0
 8002300:	0003      	movs	r3, r0
 8002302:	468c      	mov	ip, r1
 8002304:	4463      	add	r3, ip
 8002306:	2000      	movs	r0, #0
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	e77a      	b.n	8002202 <__aeabi_dmul+0x82>
 800230c:	2400      	movs	r4, #0
 800230e:	2500      	movs	r5, #0
 8002310:	4a81      	ldr	r2, [pc, #516]	; (8002518 <__aeabi_dmul+0x398>)
 8002312:	e7a5      	b.n	8002260 <__aeabi_dmul+0xe0>
 8002314:	0c2f      	lsrs	r7, r5, #16
 8002316:	042d      	lsls	r5, r5, #16
 8002318:	0c2d      	lsrs	r5, r5, #16
 800231a:	002b      	movs	r3, r5
 800231c:	0c11      	lsrs	r1, r2, #16
 800231e:	0412      	lsls	r2, r2, #16
 8002320:	0c12      	lsrs	r2, r2, #16
 8002322:	4353      	muls	r3, r2
 8002324:	4698      	mov	r8, r3
 8002326:	0013      	movs	r3, r2
 8002328:	0028      	movs	r0, r5
 800232a:	437b      	muls	r3, r7
 800232c:	4699      	mov	r9, r3
 800232e:	4348      	muls	r0, r1
 8002330:	4448      	add	r0, r9
 8002332:	4683      	mov	fp, r0
 8002334:	4640      	mov	r0, r8
 8002336:	000b      	movs	r3, r1
 8002338:	0c00      	lsrs	r0, r0, #16
 800233a:	4682      	mov	sl, r0
 800233c:	4658      	mov	r0, fp
 800233e:	437b      	muls	r3, r7
 8002340:	4450      	add	r0, sl
 8002342:	9302      	str	r3, [sp, #8]
 8002344:	4581      	cmp	r9, r0
 8002346:	d906      	bls.n	8002356 <__aeabi_dmul+0x1d6>
 8002348:	469a      	mov	sl, r3
 800234a:	2380      	movs	r3, #128	; 0x80
 800234c:	025b      	lsls	r3, r3, #9
 800234e:	4699      	mov	r9, r3
 8002350:	44ca      	add	sl, r9
 8002352:	4653      	mov	r3, sl
 8002354:	9302      	str	r3, [sp, #8]
 8002356:	0c03      	lsrs	r3, r0, #16
 8002358:	469b      	mov	fp, r3
 800235a:	4643      	mov	r3, r8
 800235c:	041b      	lsls	r3, r3, #16
 800235e:	0400      	lsls	r0, r0, #16
 8002360:	0c1b      	lsrs	r3, r3, #16
 8002362:	4698      	mov	r8, r3
 8002364:	0003      	movs	r3, r0
 8002366:	4443      	add	r3, r8
 8002368:	9304      	str	r3, [sp, #16]
 800236a:	0c33      	lsrs	r3, r6, #16
 800236c:	4699      	mov	r9, r3
 800236e:	002b      	movs	r3, r5
 8002370:	0436      	lsls	r6, r6, #16
 8002372:	0c36      	lsrs	r6, r6, #16
 8002374:	4373      	muls	r3, r6
 8002376:	4698      	mov	r8, r3
 8002378:	0033      	movs	r3, r6
 800237a:	437b      	muls	r3, r7
 800237c:	469a      	mov	sl, r3
 800237e:	464b      	mov	r3, r9
 8002380:	435d      	muls	r5, r3
 8002382:	435f      	muls	r7, r3
 8002384:	4643      	mov	r3, r8
 8002386:	4455      	add	r5, sl
 8002388:	0c18      	lsrs	r0, r3, #16
 800238a:	1940      	adds	r0, r0, r5
 800238c:	4582      	cmp	sl, r0
 800238e:	d903      	bls.n	8002398 <__aeabi_dmul+0x218>
 8002390:	2380      	movs	r3, #128	; 0x80
 8002392:	025b      	lsls	r3, r3, #9
 8002394:	469a      	mov	sl, r3
 8002396:	4457      	add	r7, sl
 8002398:	0c05      	lsrs	r5, r0, #16
 800239a:	19eb      	adds	r3, r5, r7
 800239c:	9305      	str	r3, [sp, #20]
 800239e:	4643      	mov	r3, r8
 80023a0:	041d      	lsls	r5, r3, #16
 80023a2:	0c2d      	lsrs	r5, r5, #16
 80023a4:	0400      	lsls	r0, r0, #16
 80023a6:	1940      	adds	r0, r0, r5
 80023a8:	0c25      	lsrs	r5, r4, #16
 80023aa:	0424      	lsls	r4, r4, #16
 80023ac:	0c24      	lsrs	r4, r4, #16
 80023ae:	0027      	movs	r7, r4
 80023b0:	4357      	muls	r7, r2
 80023b2:	436a      	muls	r2, r5
 80023b4:	4690      	mov	r8, r2
 80023b6:	002a      	movs	r2, r5
 80023b8:	0c3b      	lsrs	r3, r7, #16
 80023ba:	469a      	mov	sl, r3
 80023bc:	434a      	muls	r2, r1
 80023be:	4361      	muls	r1, r4
 80023c0:	4441      	add	r1, r8
 80023c2:	4451      	add	r1, sl
 80023c4:	4483      	add	fp, r0
 80023c6:	4588      	cmp	r8, r1
 80023c8:	d903      	bls.n	80023d2 <__aeabi_dmul+0x252>
 80023ca:	2380      	movs	r3, #128	; 0x80
 80023cc:	025b      	lsls	r3, r3, #9
 80023ce:	4698      	mov	r8, r3
 80023d0:	4442      	add	r2, r8
 80023d2:	043f      	lsls	r7, r7, #16
 80023d4:	0c0b      	lsrs	r3, r1, #16
 80023d6:	0c3f      	lsrs	r7, r7, #16
 80023d8:	0409      	lsls	r1, r1, #16
 80023da:	19c9      	adds	r1, r1, r7
 80023dc:	0027      	movs	r7, r4
 80023de:	4698      	mov	r8, r3
 80023e0:	464b      	mov	r3, r9
 80023e2:	4377      	muls	r7, r6
 80023e4:	435c      	muls	r4, r3
 80023e6:	436e      	muls	r6, r5
 80023e8:	435d      	muls	r5, r3
 80023ea:	0c3b      	lsrs	r3, r7, #16
 80023ec:	4699      	mov	r9, r3
 80023ee:	19a4      	adds	r4, r4, r6
 80023f0:	444c      	add	r4, r9
 80023f2:	4442      	add	r2, r8
 80023f4:	9503      	str	r5, [sp, #12]
 80023f6:	42a6      	cmp	r6, r4
 80023f8:	d904      	bls.n	8002404 <__aeabi_dmul+0x284>
 80023fa:	2380      	movs	r3, #128	; 0x80
 80023fc:	025b      	lsls	r3, r3, #9
 80023fe:	4698      	mov	r8, r3
 8002400:	4445      	add	r5, r8
 8002402:	9503      	str	r5, [sp, #12]
 8002404:	9b02      	ldr	r3, [sp, #8]
 8002406:	043f      	lsls	r7, r7, #16
 8002408:	445b      	add	r3, fp
 800240a:	001e      	movs	r6, r3
 800240c:	4283      	cmp	r3, r0
 800240e:	4180      	sbcs	r0, r0
 8002410:	0423      	lsls	r3, r4, #16
 8002412:	4698      	mov	r8, r3
 8002414:	9b05      	ldr	r3, [sp, #20]
 8002416:	0c3f      	lsrs	r7, r7, #16
 8002418:	4447      	add	r7, r8
 800241a:	4698      	mov	r8, r3
 800241c:	1876      	adds	r6, r6, r1
 800241e:	428e      	cmp	r6, r1
 8002420:	4189      	sbcs	r1, r1
 8002422:	4447      	add	r7, r8
 8002424:	4240      	negs	r0, r0
 8002426:	183d      	adds	r5, r7, r0
 8002428:	46a8      	mov	r8, r5
 800242a:	4693      	mov	fp, r2
 800242c:	4249      	negs	r1, r1
 800242e:	468a      	mov	sl, r1
 8002430:	44c3      	add	fp, r8
 8002432:	429f      	cmp	r7, r3
 8002434:	41bf      	sbcs	r7, r7
 8002436:	4580      	cmp	r8, r0
 8002438:	4180      	sbcs	r0, r0
 800243a:	9b03      	ldr	r3, [sp, #12]
 800243c:	44da      	add	sl, fp
 800243e:	4698      	mov	r8, r3
 8002440:	4653      	mov	r3, sl
 8002442:	4240      	negs	r0, r0
 8002444:	427f      	negs	r7, r7
 8002446:	4307      	orrs	r7, r0
 8002448:	0c24      	lsrs	r4, r4, #16
 800244a:	4593      	cmp	fp, r2
 800244c:	4192      	sbcs	r2, r2
 800244e:	458a      	cmp	sl, r1
 8002450:	4189      	sbcs	r1, r1
 8002452:	193f      	adds	r7, r7, r4
 8002454:	0ddc      	lsrs	r4, r3, #23
 8002456:	9b04      	ldr	r3, [sp, #16]
 8002458:	0275      	lsls	r5, r6, #9
 800245a:	431d      	orrs	r5, r3
 800245c:	1e68      	subs	r0, r5, #1
 800245e:	4185      	sbcs	r5, r0
 8002460:	4653      	mov	r3, sl
 8002462:	4252      	negs	r2, r2
 8002464:	4249      	negs	r1, r1
 8002466:	430a      	orrs	r2, r1
 8002468:	18bf      	adds	r7, r7, r2
 800246a:	4447      	add	r7, r8
 800246c:	0df6      	lsrs	r6, r6, #23
 800246e:	027f      	lsls	r7, r7, #9
 8002470:	4335      	orrs	r5, r6
 8002472:	025a      	lsls	r2, r3, #9
 8002474:	433c      	orrs	r4, r7
 8002476:	4315      	orrs	r5, r2
 8002478:	01fb      	lsls	r3, r7, #7
 800247a:	d400      	bmi.n	800247e <__aeabi_dmul+0x2fe>
 800247c:	e0c1      	b.n	8002602 <__aeabi_dmul+0x482>
 800247e:	2101      	movs	r1, #1
 8002480:	086a      	lsrs	r2, r5, #1
 8002482:	400d      	ands	r5, r1
 8002484:	4315      	orrs	r5, r2
 8002486:	07e2      	lsls	r2, r4, #31
 8002488:	4315      	orrs	r5, r2
 800248a:	0864      	lsrs	r4, r4, #1
 800248c:	4926      	ldr	r1, [pc, #152]	; (8002528 <__aeabi_dmul+0x3a8>)
 800248e:	4461      	add	r1, ip
 8002490:	2900      	cmp	r1, #0
 8002492:	dd56      	ble.n	8002542 <__aeabi_dmul+0x3c2>
 8002494:	076b      	lsls	r3, r5, #29
 8002496:	d009      	beq.n	80024ac <__aeabi_dmul+0x32c>
 8002498:	220f      	movs	r2, #15
 800249a:	402a      	ands	r2, r5
 800249c:	2a04      	cmp	r2, #4
 800249e:	d005      	beq.n	80024ac <__aeabi_dmul+0x32c>
 80024a0:	1d2a      	adds	r2, r5, #4
 80024a2:	42aa      	cmp	r2, r5
 80024a4:	41ad      	sbcs	r5, r5
 80024a6:	426d      	negs	r5, r5
 80024a8:	1964      	adds	r4, r4, r5
 80024aa:	0015      	movs	r5, r2
 80024ac:	01e3      	lsls	r3, r4, #7
 80024ae:	d504      	bpl.n	80024ba <__aeabi_dmul+0x33a>
 80024b0:	2180      	movs	r1, #128	; 0x80
 80024b2:	4a1e      	ldr	r2, [pc, #120]	; (800252c <__aeabi_dmul+0x3ac>)
 80024b4:	00c9      	lsls	r1, r1, #3
 80024b6:	4014      	ands	r4, r2
 80024b8:	4461      	add	r1, ip
 80024ba:	4a1d      	ldr	r2, [pc, #116]	; (8002530 <__aeabi_dmul+0x3b0>)
 80024bc:	4291      	cmp	r1, r2
 80024be:	dd00      	ble.n	80024c2 <__aeabi_dmul+0x342>
 80024c0:	e724      	b.n	800230c <__aeabi_dmul+0x18c>
 80024c2:	0762      	lsls	r2, r4, #29
 80024c4:	08ed      	lsrs	r5, r5, #3
 80024c6:	0264      	lsls	r4, r4, #9
 80024c8:	0549      	lsls	r1, r1, #21
 80024ca:	4315      	orrs	r5, r2
 80024cc:	0b24      	lsrs	r4, r4, #12
 80024ce:	0d4a      	lsrs	r2, r1, #21
 80024d0:	e6c6      	b.n	8002260 <__aeabi_dmul+0xe0>
 80024d2:	9701      	str	r7, [sp, #4]
 80024d4:	e6b8      	b.n	8002248 <__aeabi_dmul+0xc8>
 80024d6:	4a10      	ldr	r2, [pc, #64]	; (8002518 <__aeabi_dmul+0x398>)
 80024d8:	2003      	movs	r0, #3
 80024da:	4694      	mov	ip, r2
 80024dc:	4463      	add	r3, ip
 80024de:	464a      	mov	r2, r9
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	2303      	movs	r3, #3
 80024e4:	431a      	orrs	r2, r3
 80024e6:	4691      	mov	r9, r2
 80024e8:	4652      	mov	r2, sl
 80024ea:	e68a      	b.n	8002202 <__aeabi_dmul+0x82>
 80024ec:	4649      	mov	r1, r9
 80024ee:	2301      	movs	r3, #1
 80024f0:	4319      	orrs	r1, r3
 80024f2:	4689      	mov	r9, r1
 80024f4:	2600      	movs	r6, #0
 80024f6:	2001      	movs	r0, #1
 80024f8:	e683      	b.n	8002202 <__aeabi_dmul+0x82>
 80024fa:	220c      	movs	r2, #12
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	2303      	movs	r3, #3
 8002500:	0005      	movs	r5, r0
 8002502:	4691      	mov	r9, r2
 8002504:	469b      	mov	fp, r3
 8002506:	e65e      	b.n	80021c6 <__aeabi_dmul+0x46>
 8002508:	2304      	movs	r3, #4
 800250a:	4699      	mov	r9, r3
 800250c:	2300      	movs	r3, #0
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	3301      	adds	r3, #1
 8002512:	2400      	movs	r4, #0
 8002514:	469b      	mov	fp, r3
 8002516:	e656      	b.n	80021c6 <__aeabi_dmul+0x46>
 8002518:	000007ff 	.word	0x000007ff
 800251c:	fffffc01 	.word	0xfffffc01
 8002520:	0800ffac 	.word	0x0800ffac
 8002524:	fffffc0d 	.word	0xfffffc0d
 8002528:	000003ff 	.word	0x000003ff
 800252c:	feffffff 	.word	0xfeffffff
 8002530:	000007fe 	.word	0x000007fe
 8002534:	2300      	movs	r3, #0
 8002536:	2480      	movs	r4, #128	; 0x80
 8002538:	2500      	movs	r5, #0
 800253a:	4a44      	ldr	r2, [pc, #272]	; (800264c <__aeabi_dmul+0x4cc>)
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	0324      	lsls	r4, r4, #12
 8002540:	e68e      	b.n	8002260 <__aeabi_dmul+0xe0>
 8002542:	2001      	movs	r0, #1
 8002544:	1a40      	subs	r0, r0, r1
 8002546:	2838      	cmp	r0, #56	; 0x38
 8002548:	dd00      	ble.n	800254c <__aeabi_dmul+0x3cc>
 800254a:	e686      	b.n	800225a <__aeabi_dmul+0xda>
 800254c:	281f      	cmp	r0, #31
 800254e:	dd5b      	ble.n	8002608 <__aeabi_dmul+0x488>
 8002550:	221f      	movs	r2, #31
 8002552:	0023      	movs	r3, r4
 8002554:	4252      	negs	r2, r2
 8002556:	1a51      	subs	r1, r2, r1
 8002558:	40cb      	lsrs	r3, r1
 800255a:	0019      	movs	r1, r3
 800255c:	2820      	cmp	r0, #32
 800255e:	d003      	beq.n	8002568 <__aeabi_dmul+0x3e8>
 8002560:	4a3b      	ldr	r2, [pc, #236]	; (8002650 <__aeabi_dmul+0x4d0>)
 8002562:	4462      	add	r2, ip
 8002564:	4094      	lsls	r4, r2
 8002566:	4325      	orrs	r5, r4
 8002568:	1e6a      	subs	r2, r5, #1
 800256a:	4195      	sbcs	r5, r2
 800256c:	002a      	movs	r2, r5
 800256e:	430a      	orrs	r2, r1
 8002570:	2107      	movs	r1, #7
 8002572:	000d      	movs	r5, r1
 8002574:	2400      	movs	r4, #0
 8002576:	4015      	ands	r5, r2
 8002578:	4211      	tst	r1, r2
 800257a:	d05b      	beq.n	8002634 <__aeabi_dmul+0x4b4>
 800257c:	210f      	movs	r1, #15
 800257e:	2400      	movs	r4, #0
 8002580:	4011      	ands	r1, r2
 8002582:	2904      	cmp	r1, #4
 8002584:	d053      	beq.n	800262e <__aeabi_dmul+0x4ae>
 8002586:	1d11      	adds	r1, r2, #4
 8002588:	4291      	cmp	r1, r2
 800258a:	4192      	sbcs	r2, r2
 800258c:	4252      	negs	r2, r2
 800258e:	18a4      	adds	r4, r4, r2
 8002590:	000a      	movs	r2, r1
 8002592:	0223      	lsls	r3, r4, #8
 8002594:	d54b      	bpl.n	800262e <__aeabi_dmul+0x4ae>
 8002596:	2201      	movs	r2, #1
 8002598:	2400      	movs	r4, #0
 800259a:	2500      	movs	r5, #0
 800259c:	e660      	b.n	8002260 <__aeabi_dmul+0xe0>
 800259e:	2380      	movs	r3, #128	; 0x80
 80025a0:	031b      	lsls	r3, r3, #12
 80025a2:	421c      	tst	r4, r3
 80025a4:	d009      	beq.n	80025ba <__aeabi_dmul+0x43a>
 80025a6:	421e      	tst	r6, r3
 80025a8:	d107      	bne.n	80025ba <__aeabi_dmul+0x43a>
 80025aa:	4333      	orrs	r3, r6
 80025ac:	031c      	lsls	r4, r3, #12
 80025ae:	4643      	mov	r3, r8
 80025b0:	0015      	movs	r5, r2
 80025b2:	0b24      	lsrs	r4, r4, #12
 80025b4:	4a25      	ldr	r2, [pc, #148]	; (800264c <__aeabi_dmul+0x4cc>)
 80025b6:	9301      	str	r3, [sp, #4]
 80025b8:	e652      	b.n	8002260 <__aeabi_dmul+0xe0>
 80025ba:	2280      	movs	r2, #128	; 0x80
 80025bc:	0312      	lsls	r2, r2, #12
 80025be:	4314      	orrs	r4, r2
 80025c0:	0324      	lsls	r4, r4, #12
 80025c2:	4a22      	ldr	r2, [pc, #136]	; (800264c <__aeabi_dmul+0x4cc>)
 80025c4:	0b24      	lsrs	r4, r4, #12
 80025c6:	9701      	str	r7, [sp, #4]
 80025c8:	e64a      	b.n	8002260 <__aeabi_dmul+0xe0>
 80025ca:	f000 fd51 	bl	8003070 <__clzsi2>
 80025ce:	0003      	movs	r3, r0
 80025d0:	001a      	movs	r2, r3
 80025d2:	3215      	adds	r2, #21
 80025d4:	3020      	adds	r0, #32
 80025d6:	2a1c      	cmp	r2, #28
 80025d8:	dc00      	bgt.n	80025dc <__aeabi_dmul+0x45c>
 80025da:	e684      	b.n	80022e6 <__aeabi_dmul+0x166>
 80025dc:	4656      	mov	r6, sl
 80025de:	3b08      	subs	r3, #8
 80025e0:	2200      	movs	r2, #0
 80025e2:	409e      	lsls	r6, r3
 80025e4:	e689      	b.n	80022fa <__aeabi_dmul+0x17a>
 80025e6:	f000 fd43 	bl	8003070 <__clzsi2>
 80025ea:	0001      	movs	r1, r0
 80025ec:	0002      	movs	r2, r0
 80025ee:	3115      	adds	r1, #21
 80025f0:	3220      	adds	r2, #32
 80025f2:	291c      	cmp	r1, #28
 80025f4:	dc00      	bgt.n	80025f8 <__aeabi_dmul+0x478>
 80025f6:	e64e      	b.n	8002296 <__aeabi_dmul+0x116>
 80025f8:	0034      	movs	r4, r6
 80025fa:	3808      	subs	r0, #8
 80025fc:	2500      	movs	r5, #0
 80025fe:	4084      	lsls	r4, r0
 8002600:	e653      	b.n	80022aa <__aeabi_dmul+0x12a>
 8002602:	9b00      	ldr	r3, [sp, #0]
 8002604:	469c      	mov	ip, r3
 8002606:	e741      	b.n	800248c <__aeabi_dmul+0x30c>
 8002608:	4912      	ldr	r1, [pc, #72]	; (8002654 <__aeabi_dmul+0x4d4>)
 800260a:	0022      	movs	r2, r4
 800260c:	4461      	add	r1, ip
 800260e:	002e      	movs	r6, r5
 8002610:	408d      	lsls	r5, r1
 8002612:	408a      	lsls	r2, r1
 8002614:	40c6      	lsrs	r6, r0
 8002616:	1e69      	subs	r1, r5, #1
 8002618:	418d      	sbcs	r5, r1
 800261a:	4332      	orrs	r2, r6
 800261c:	432a      	orrs	r2, r5
 800261e:	40c4      	lsrs	r4, r0
 8002620:	0753      	lsls	r3, r2, #29
 8002622:	d0b6      	beq.n	8002592 <__aeabi_dmul+0x412>
 8002624:	210f      	movs	r1, #15
 8002626:	4011      	ands	r1, r2
 8002628:	2904      	cmp	r1, #4
 800262a:	d1ac      	bne.n	8002586 <__aeabi_dmul+0x406>
 800262c:	e7b1      	b.n	8002592 <__aeabi_dmul+0x412>
 800262e:	0765      	lsls	r5, r4, #29
 8002630:	0264      	lsls	r4, r4, #9
 8002632:	0b24      	lsrs	r4, r4, #12
 8002634:	08d2      	lsrs	r2, r2, #3
 8002636:	4315      	orrs	r5, r2
 8002638:	2200      	movs	r2, #0
 800263a:	e611      	b.n	8002260 <__aeabi_dmul+0xe0>
 800263c:	2280      	movs	r2, #128	; 0x80
 800263e:	0312      	lsls	r2, r2, #12
 8002640:	4314      	orrs	r4, r2
 8002642:	0324      	lsls	r4, r4, #12
 8002644:	4a01      	ldr	r2, [pc, #4]	; (800264c <__aeabi_dmul+0x4cc>)
 8002646:	0b24      	lsrs	r4, r4, #12
 8002648:	e60a      	b.n	8002260 <__aeabi_dmul+0xe0>
 800264a:	46c0      	nop			; (mov r8, r8)
 800264c:	000007ff 	.word	0x000007ff
 8002650:	0000043e 	.word	0x0000043e
 8002654:	0000041e 	.word	0x0000041e

08002658 <__aeabi_dsub>:
 8002658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800265a:	4657      	mov	r7, sl
 800265c:	464e      	mov	r6, r9
 800265e:	4645      	mov	r5, r8
 8002660:	46de      	mov	lr, fp
 8002662:	0004      	movs	r4, r0
 8002664:	b5e0      	push	{r5, r6, r7, lr}
 8002666:	001f      	movs	r7, r3
 8002668:	0010      	movs	r0, r2
 800266a:	030b      	lsls	r3, r1, #12
 800266c:	0f62      	lsrs	r2, r4, #29
 800266e:	004e      	lsls	r6, r1, #1
 8002670:	0fcd      	lsrs	r5, r1, #31
 8002672:	0a5b      	lsrs	r3, r3, #9
 8002674:	0339      	lsls	r1, r7, #12
 8002676:	4313      	orrs	r3, r2
 8002678:	0a49      	lsrs	r1, r1, #9
 800267a:	00e2      	lsls	r2, r4, #3
 800267c:	0f44      	lsrs	r4, r0, #29
 800267e:	4321      	orrs	r1, r4
 8002680:	4cc2      	ldr	r4, [pc, #776]	; (800298c <__aeabi_dsub+0x334>)
 8002682:	4691      	mov	r9, r2
 8002684:	4692      	mov	sl, r2
 8002686:	00c0      	lsls	r0, r0, #3
 8002688:	007a      	lsls	r2, r7, #1
 800268a:	4680      	mov	r8, r0
 800268c:	0d76      	lsrs	r6, r6, #21
 800268e:	0d52      	lsrs	r2, r2, #21
 8002690:	0fff      	lsrs	r7, r7, #31
 8002692:	42a2      	cmp	r2, r4
 8002694:	d100      	bne.n	8002698 <__aeabi_dsub+0x40>
 8002696:	e0b4      	b.n	8002802 <__aeabi_dsub+0x1aa>
 8002698:	2401      	movs	r4, #1
 800269a:	4067      	eors	r7, r4
 800269c:	46bb      	mov	fp, r7
 800269e:	42bd      	cmp	r5, r7
 80026a0:	d100      	bne.n	80026a4 <__aeabi_dsub+0x4c>
 80026a2:	e088      	b.n	80027b6 <__aeabi_dsub+0x15e>
 80026a4:	1ab4      	subs	r4, r6, r2
 80026a6:	46a4      	mov	ip, r4
 80026a8:	2c00      	cmp	r4, #0
 80026aa:	dc00      	bgt.n	80026ae <__aeabi_dsub+0x56>
 80026ac:	e0b2      	b.n	8002814 <__aeabi_dsub+0x1bc>
 80026ae:	2a00      	cmp	r2, #0
 80026b0:	d100      	bne.n	80026b4 <__aeabi_dsub+0x5c>
 80026b2:	e0c5      	b.n	8002840 <__aeabi_dsub+0x1e8>
 80026b4:	4ab5      	ldr	r2, [pc, #724]	; (800298c <__aeabi_dsub+0x334>)
 80026b6:	4296      	cmp	r6, r2
 80026b8:	d100      	bne.n	80026bc <__aeabi_dsub+0x64>
 80026ba:	e28b      	b.n	8002bd4 <__aeabi_dsub+0x57c>
 80026bc:	2280      	movs	r2, #128	; 0x80
 80026be:	0412      	lsls	r2, r2, #16
 80026c0:	4311      	orrs	r1, r2
 80026c2:	4662      	mov	r2, ip
 80026c4:	2a38      	cmp	r2, #56	; 0x38
 80026c6:	dd00      	ble.n	80026ca <__aeabi_dsub+0x72>
 80026c8:	e1a1      	b.n	8002a0e <__aeabi_dsub+0x3b6>
 80026ca:	2a1f      	cmp	r2, #31
 80026cc:	dd00      	ble.n	80026d0 <__aeabi_dsub+0x78>
 80026ce:	e216      	b.n	8002afe <__aeabi_dsub+0x4a6>
 80026d0:	2720      	movs	r7, #32
 80026d2:	000c      	movs	r4, r1
 80026d4:	1abf      	subs	r7, r7, r2
 80026d6:	40bc      	lsls	r4, r7
 80026d8:	0002      	movs	r2, r0
 80026da:	46a0      	mov	r8, r4
 80026dc:	4664      	mov	r4, ip
 80026de:	40b8      	lsls	r0, r7
 80026e0:	40e2      	lsrs	r2, r4
 80026e2:	4644      	mov	r4, r8
 80026e4:	4314      	orrs	r4, r2
 80026e6:	0002      	movs	r2, r0
 80026e8:	1e50      	subs	r0, r2, #1
 80026ea:	4182      	sbcs	r2, r0
 80026ec:	4660      	mov	r0, ip
 80026ee:	40c1      	lsrs	r1, r0
 80026f0:	4322      	orrs	r2, r4
 80026f2:	1a5b      	subs	r3, r3, r1
 80026f4:	4649      	mov	r1, r9
 80026f6:	1a8c      	subs	r4, r1, r2
 80026f8:	45a1      	cmp	r9, r4
 80026fa:	4192      	sbcs	r2, r2
 80026fc:	4252      	negs	r2, r2
 80026fe:	1a9b      	subs	r3, r3, r2
 8002700:	4698      	mov	r8, r3
 8002702:	4643      	mov	r3, r8
 8002704:	021b      	lsls	r3, r3, #8
 8002706:	d400      	bmi.n	800270a <__aeabi_dsub+0xb2>
 8002708:	e117      	b.n	800293a <__aeabi_dsub+0x2e2>
 800270a:	4643      	mov	r3, r8
 800270c:	025b      	lsls	r3, r3, #9
 800270e:	0a5b      	lsrs	r3, r3, #9
 8002710:	4698      	mov	r8, r3
 8002712:	4643      	mov	r3, r8
 8002714:	2b00      	cmp	r3, #0
 8002716:	d100      	bne.n	800271a <__aeabi_dsub+0xc2>
 8002718:	e16c      	b.n	80029f4 <__aeabi_dsub+0x39c>
 800271a:	4640      	mov	r0, r8
 800271c:	f000 fca8 	bl	8003070 <__clzsi2>
 8002720:	0002      	movs	r2, r0
 8002722:	3a08      	subs	r2, #8
 8002724:	2120      	movs	r1, #32
 8002726:	0020      	movs	r0, r4
 8002728:	4643      	mov	r3, r8
 800272a:	1a89      	subs	r1, r1, r2
 800272c:	4093      	lsls	r3, r2
 800272e:	40c8      	lsrs	r0, r1
 8002730:	4094      	lsls	r4, r2
 8002732:	4303      	orrs	r3, r0
 8002734:	4296      	cmp	r6, r2
 8002736:	dd00      	ble.n	800273a <__aeabi_dsub+0xe2>
 8002738:	e157      	b.n	80029ea <__aeabi_dsub+0x392>
 800273a:	1b96      	subs	r6, r2, r6
 800273c:	1c71      	adds	r1, r6, #1
 800273e:	291f      	cmp	r1, #31
 8002740:	dd00      	ble.n	8002744 <__aeabi_dsub+0xec>
 8002742:	e1cb      	b.n	8002adc <__aeabi_dsub+0x484>
 8002744:	2220      	movs	r2, #32
 8002746:	0018      	movs	r0, r3
 8002748:	0026      	movs	r6, r4
 800274a:	1a52      	subs	r2, r2, r1
 800274c:	4094      	lsls	r4, r2
 800274e:	4090      	lsls	r0, r2
 8002750:	40ce      	lsrs	r6, r1
 8002752:	40cb      	lsrs	r3, r1
 8002754:	1e62      	subs	r2, r4, #1
 8002756:	4194      	sbcs	r4, r2
 8002758:	4330      	orrs	r0, r6
 800275a:	4698      	mov	r8, r3
 800275c:	2600      	movs	r6, #0
 800275e:	4304      	orrs	r4, r0
 8002760:	0763      	lsls	r3, r4, #29
 8002762:	d009      	beq.n	8002778 <__aeabi_dsub+0x120>
 8002764:	230f      	movs	r3, #15
 8002766:	4023      	ands	r3, r4
 8002768:	2b04      	cmp	r3, #4
 800276a:	d005      	beq.n	8002778 <__aeabi_dsub+0x120>
 800276c:	1d23      	adds	r3, r4, #4
 800276e:	42a3      	cmp	r3, r4
 8002770:	41a4      	sbcs	r4, r4
 8002772:	4264      	negs	r4, r4
 8002774:	44a0      	add	r8, r4
 8002776:	001c      	movs	r4, r3
 8002778:	4643      	mov	r3, r8
 800277a:	021b      	lsls	r3, r3, #8
 800277c:	d400      	bmi.n	8002780 <__aeabi_dsub+0x128>
 800277e:	e0df      	b.n	8002940 <__aeabi_dsub+0x2e8>
 8002780:	4b82      	ldr	r3, [pc, #520]	; (800298c <__aeabi_dsub+0x334>)
 8002782:	3601      	adds	r6, #1
 8002784:	429e      	cmp	r6, r3
 8002786:	d100      	bne.n	800278a <__aeabi_dsub+0x132>
 8002788:	e0fb      	b.n	8002982 <__aeabi_dsub+0x32a>
 800278a:	4642      	mov	r2, r8
 800278c:	4b80      	ldr	r3, [pc, #512]	; (8002990 <__aeabi_dsub+0x338>)
 800278e:	08e4      	lsrs	r4, r4, #3
 8002790:	401a      	ands	r2, r3
 8002792:	0013      	movs	r3, r2
 8002794:	0571      	lsls	r1, r6, #21
 8002796:	0752      	lsls	r2, r2, #29
 8002798:	025b      	lsls	r3, r3, #9
 800279a:	4322      	orrs	r2, r4
 800279c:	0b1b      	lsrs	r3, r3, #12
 800279e:	0d49      	lsrs	r1, r1, #21
 80027a0:	0509      	lsls	r1, r1, #20
 80027a2:	07ed      	lsls	r5, r5, #31
 80027a4:	4319      	orrs	r1, r3
 80027a6:	4329      	orrs	r1, r5
 80027a8:	0010      	movs	r0, r2
 80027aa:	bcf0      	pop	{r4, r5, r6, r7}
 80027ac:	46bb      	mov	fp, r7
 80027ae:	46b2      	mov	sl, r6
 80027b0:	46a9      	mov	r9, r5
 80027b2:	46a0      	mov	r8, r4
 80027b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027b6:	1ab4      	subs	r4, r6, r2
 80027b8:	46a4      	mov	ip, r4
 80027ba:	2c00      	cmp	r4, #0
 80027bc:	dd58      	ble.n	8002870 <__aeabi_dsub+0x218>
 80027be:	2a00      	cmp	r2, #0
 80027c0:	d100      	bne.n	80027c4 <__aeabi_dsub+0x16c>
 80027c2:	e09e      	b.n	8002902 <__aeabi_dsub+0x2aa>
 80027c4:	4a71      	ldr	r2, [pc, #452]	; (800298c <__aeabi_dsub+0x334>)
 80027c6:	4296      	cmp	r6, r2
 80027c8:	d100      	bne.n	80027cc <__aeabi_dsub+0x174>
 80027ca:	e13b      	b.n	8002a44 <__aeabi_dsub+0x3ec>
 80027cc:	2280      	movs	r2, #128	; 0x80
 80027ce:	0412      	lsls	r2, r2, #16
 80027d0:	4311      	orrs	r1, r2
 80027d2:	4662      	mov	r2, ip
 80027d4:	2a38      	cmp	r2, #56	; 0x38
 80027d6:	dd00      	ble.n	80027da <__aeabi_dsub+0x182>
 80027d8:	e0c1      	b.n	800295e <__aeabi_dsub+0x306>
 80027da:	2a1f      	cmp	r2, #31
 80027dc:	dc00      	bgt.n	80027e0 <__aeabi_dsub+0x188>
 80027de:	e1bb      	b.n	8002b58 <__aeabi_dsub+0x500>
 80027e0:	000c      	movs	r4, r1
 80027e2:	3a20      	subs	r2, #32
 80027e4:	40d4      	lsrs	r4, r2
 80027e6:	0022      	movs	r2, r4
 80027e8:	4664      	mov	r4, ip
 80027ea:	2c20      	cmp	r4, #32
 80027ec:	d004      	beq.n	80027f8 <__aeabi_dsub+0x1a0>
 80027ee:	2740      	movs	r7, #64	; 0x40
 80027f0:	1b3f      	subs	r7, r7, r4
 80027f2:	40b9      	lsls	r1, r7
 80027f4:	4308      	orrs	r0, r1
 80027f6:	4680      	mov	r8, r0
 80027f8:	4644      	mov	r4, r8
 80027fa:	1e61      	subs	r1, r4, #1
 80027fc:	418c      	sbcs	r4, r1
 80027fe:	4314      	orrs	r4, r2
 8002800:	e0b1      	b.n	8002966 <__aeabi_dsub+0x30e>
 8002802:	000c      	movs	r4, r1
 8002804:	4304      	orrs	r4, r0
 8002806:	d02a      	beq.n	800285e <__aeabi_dsub+0x206>
 8002808:	46bb      	mov	fp, r7
 800280a:	42bd      	cmp	r5, r7
 800280c:	d02d      	beq.n	800286a <__aeabi_dsub+0x212>
 800280e:	4c61      	ldr	r4, [pc, #388]	; (8002994 <__aeabi_dsub+0x33c>)
 8002810:	46a4      	mov	ip, r4
 8002812:	44b4      	add	ip, r6
 8002814:	4664      	mov	r4, ip
 8002816:	2c00      	cmp	r4, #0
 8002818:	d05c      	beq.n	80028d4 <__aeabi_dsub+0x27c>
 800281a:	1b94      	subs	r4, r2, r6
 800281c:	46a4      	mov	ip, r4
 800281e:	2e00      	cmp	r6, #0
 8002820:	d000      	beq.n	8002824 <__aeabi_dsub+0x1cc>
 8002822:	e115      	b.n	8002a50 <__aeabi_dsub+0x3f8>
 8002824:	464d      	mov	r5, r9
 8002826:	431d      	orrs	r5, r3
 8002828:	d100      	bne.n	800282c <__aeabi_dsub+0x1d4>
 800282a:	e1c3      	b.n	8002bb4 <__aeabi_dsub+0x55c>
 800282c:	1e65      	subs	r5, r4, #1
 800282e:	2c01      	cmp	r4, #1
 8002830:	d100      	bne.n	8002834 <__aeabi_dsub+0x1dc>
 8002832:	e20c      	b.n	8002c4e <__aeabi_dsub+0x5f6>
 8002834:	4e55      	ldr	r6, [pc, #340]	; (800298c <__aeabi_dsub+0x334>)
 8002836:	42b4      	cmp	r4, r6
 8002838:	d100      	bne.n	800283c <__aeabi_dsub+0x1e4>
 800283a:	e1f8      	b.n	8002c2e <__aeabi_dsub+0x5d6>
 800283c:	46ac      	mov	ip, r5
 800283e:	e10e      	b.n	8002a5e <__aeabi_dsub+0x406>
 8002840:	000a      	movs	r2, r1
 8002842:	4302      	orrs	r2, r0
 8002844:	d100      	bne.n	8002848 <__aeabi_dsub+0x1f0>
 8002846:	e136      	b.n	8002ab6 <__aeabi_dsub+0x45e>
 8002848:	0022      	movs	r2, r4
 800284a:	3a01      	subs	r2, #1
 800284c:	2c01      	cmp	r4, #1
 800284e:	d100      	bne.n	8002852 <__aeabi_dsub+0x1fa>
 8002850:	e1c6      	b.n	8002be0 <__aeabi_dsub+0x588>
 8002852:	4c4e      	ldr	r4, [pc, #312]	; (800298c <__aeabi_dsub+0x334>)
 8002854:	45a4      	cmp	ip, r4
 8002856:	d100      	bne.n	800285a <__aeabi_dsub+0x202>
 8002858:	e0f4      	b.n	8002a44 <__aeabi_dsub+0x3ec>
 800285a:	4694      	mov	ip, r2
 800285c:	e731      	b.n	80026c2 <__aeabi_dsub+0x6a>
 800285e:	2401      	movs	r4, #1
 8002860:	4067      	eors	r7, r4
 8002862:	46bb      	mov	fp, r7
 8002864:	42bd      	cmp	r5, r7
 8002866:	d000      	beq.n	800286a <__aeabi_dsub+0x212>
 8002868:	e71c      	b.n	80026a4 <__aeabi_dsub+0x4c>
 800286a:	4c4a      	ldr	r4, [pc, #296]	; (8002994 <__aeabi_dsub+0x33c>)
 800286c:	46a4      	mov	ip, r4
 800286e:	44b4      	add	ip, r6
 8002870:	4664      	mov	r4, ip
 8002872:	2c00      	cmp	r4, #0
 8002874:	d100      	bne.n	8002878 <__aeabi_dsub+0x220>
 8002876:	e0cf      	b.n	8002a18 <__aeabi_dsub+0x3c0>
 8002878:	1b94      	subs	r4, r2, r6
 800287a:	46a4      	mov	ip, r4
 800287c:	2e00      	cmp	r6, #0
 800287e:	d100      	bne.n	8002882 <__aeabi_dsub+0x22a>
 8002880:	e15c      	b.n	8002b3c <__aeabi_dsub+0x4e4>
 8002882:	4e42      	ldr	r6, [pc, #264]	; (800298c <__aeabi_dsub+0x334>)
 8002884:	42b2      	cmp	r2, r6
 8002886:	d100      	bne.n	800288a <__aeabi_dsub+0x232>
 8002888:	e1ec      	b.n	8002c64 <__aeabi_dsub+0x60c>
 800288a:	2680      	movs	r6, #128	; 0x80
 800288c:	0436      	lsls	r6, r6, #16
 800288e:	4333      	orrs	r3, r6
 8002890:	4664      	mov	r4, ip
 8002892:	2c38      	cmp	r4, #56	; 0x38
 8002894:	dd00      	ble.n	8002898 <__aeabi_dsub+0x240>
 8002896:	e1b3      	b.n	8002c00 <__aeabi_dsub+0x5a8>
 8002898:	2c1f      	cmp	r4, #31
 800289a:	dd00      	ble.n	800289e <__aeabi_dsub+0x246>
 800289c:	e238      	b.n	8002d10 <__aeabi_dsub+0x6b8>
 800289e:	2620      	movs	r6, #32
 80028a0:	1b36      	subs	r6, r6, r4
 80028a2:	001c      	movs	r4, r3
 80028a4:	40b4      	lsls	r4, r6
 80028a6:	464f      	mov	r7, r9
 80028a8:	46a0      	mov	r8, r4
 80028aa:	4664      	mov	r4, ip
 80028ac:	40e7      	lsrs	r7, r4
 80028ae:	4644      	mov	r4, r8
 80028b0:	433c      	orrs	r4, r7
 80028b2:	464f      	mov	r7, r9
 80028b4:	40b7      	lsls	r7, r6
 80028b6:	003e      	movs	r6, r7
 80028b8:	1e77      	subs	r7, r6, #1
 80028ba:	41be      	sbcs	r6, r7
 80028bc:	4334      	orrs	r4, r6
 80028be:	4666      	mov	r6, ip
 80028c0:	40f3      	lsrs	r3, r6
 80028c2:	18c9      	adds	r1, r1, r3
 80028c4:	1824      	adds	r4, r4, r0
 80028c6:	4284      	cmp	r4, r0
 80028c8:	419b      	sbcs	r3, r3
 80028ca:	425b      	negs	r3, r3
 80028cc:	4698      	mov	r8, r3
 80028ce:	0016      	movs	r6, r2
 80028d0:	4488      	add	r8, r1
 80028d2:	e04e      	b.n	8002972 <__aeabi_dsub+0x31a>
 80028d4:	4a30      	ldr	r2, [pc, #192]	; (8002998 <__aeabi_dsub+0x340>)
 80028d6:	1c74      	adds	r4, r6, #1
 80028d8:	4214      	tst	r4, r2
 80028da:	d000      	beq.n	80028de <__aeabi_dsub+0x286>
 80028dc:	e0d6      	b.n	8002a8c <__aeabi_dsub+0x434>
 80028de:	464a      	mov	r2, r9
 80028e0:	431a      	orrs	r2, r3
 80028e2:	2e00      	cmp	r6, #0
 80028e4:	d000      	beq.n	80028e8 <__aeabi_dsub+0x290>
 80028e6:	e15b      	b.n	8002ba0 <__aeabi_dsub+0x548>
 80028e8:	2a00      	cmp	r2, #0
 80028ea:	d100      	bne.n	80028ee <__aeabi_dsub+0x296>
 80028ec:	e1a5      	b.n	8002c3a <__aeabi_dsub+0x5e2>
 80028ee:	000a      	movs	r2, r1
 80028f0:	4302      	orrs	r2, r0
 80028f2:	d000      	beq.n	80028f6 <__aeabi_dsub+0x29e>
 80028f4:	e1bb      	b.n	8002c6e <__aeabi_dsub+0x616>
 80028f6:	464a      	mov	r2, r9
 80028f8:	0759      	lsls	r1, r3, #29
 80028fa:	08d2      	lsrs	r2, r2, #3
 80028fc:	430a      	orrs	r2, r1
 80028fe:	08db      	lsrs	r3, r3, #3
 8002900:	e027      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002902:	000a      	movs	r2, r1
 8002904:	4302      	orrs	r2, r0
 8002906:	d100      	bne.n	800290a <__aeabi_dsub+0x2b2>
 8002908:	e174      	b.n	8002bf4 <__aeabi_dsub+0x59c>
 800290a:	0022      	movs	r2, r4
 800290c:	3a01      	subs	r2, #1
 800290e:	2c01      	cmp	r4, #1
 8002910:	d005      	beq.n	800291e <__aeabi_dsub+0x2c6>
 8002912:	4c1e      	ldr	r4, [pc, #120]	; (800298c <__aeabi_dsub+0x334>)
 8002914:	45a4      	cmp	ip, r4
 8002916:	d100      	bne.n	800291a <__aeabi_dsub+0x2c2>
 8002918:	e094      	b.n	8002a44 <__aeabi_dsub+0x3ec>
 800291a:	4694      	mov	ip, r2
 800291c:	e759      	b.n	80027d2 <__aeabi_dsub+0x17a>
 800291e:	4448      	add	r0, r9
 8002920:	4548      	cmp	r0, r9
 8002922:	4192      	sbcs	r2, r2
 8002924:	185b      	adds	r3, r3, r1
 8002926:	4698      	mov	r8, r3
 8002928:	0004      	movs	r4, r0
 800292a:	4252      	negs	r2, r2
 800292c:	4490      	add	r8, r2
 800292e:	4643      	mov	r3, r8
 8002930:	2602      	movs	r6, #2
 8002932:	021b      	lsls	r3, r3, #8
 8002934:	d500      	bpl.n	8002938 <__aeabi_dsub+0x2e0>
 8002936:	e0c4      	b.n	8002ac2 <__aeabi_dsub+0x46a>
 8002938:	3e01      	subs	r6, #1
 800293a:	0763      	lsls	r3, r4, #29
 800293c:	d000      	beq.n	8002940 <__aeabi_dsub+0x2e8>
 800293e:	e711      	b.n	8002764 <__aeabi_dsub+0x10c>
 8002940:	4643      	mov	r3, r8
 8002942:	46b4      	mov	ip, r6
 8002944:	0759      	lsls	r1, r3, #29
 8002946:	08e2      	lsrs	r2, r4, #3
 8002948:	430a      	orrs	r2, r1
 800294a:	08db      	lsrs	r3, r3, #3
 800294c:	490f      	ldr	r1, [pc, #60]	; (800298c <__aeabi_dsub+0x334>)
 800294e:	458c      	cmp	ip, r1
 8002950:	d040      	beq.n	80029d4 <__aeabi_dsub+0x37c>
 8002952:	4661      	mov	r1, ip
 8002954:	031b      	lsls	r3, r3, #12
 8002956:	0549      	lsls	r1, r1, #21
 8002958:	0b1b      	lsrs	r3, r3, #12
 800295a:	0d49      	lsrs	r1, r1, #21
 800295c:	e720      	b.n	80027a0 <__aeabi_dsub+0x148>
 800295e:	4301      	orrs	r1, r0
 8002960:	000c      	movs	r4, r1
 8002962:	1e61      	subs	r1, r4, #1
 8002964:	418c      	sbcs	r4, r1
 8002966:	444c      	add	r4, r9
 8002968:	454c      	cmp	r4, r9
 800296a:	4192      	sbcs	r2, r2
 800296c:	4252      	negs	r2, r2
 800296e:	4690      	mov	r8, r2
 8002970:	4498      	add	r8, r3
 8002972:	4643      	mov	r3, r8
 8002974:	021b      	lsls	r3, r3, #8
 8002976:	d5e0      	bpl.n	800293a <__aeabi_dsub+0x2e2>
 8002978:	4b04      	ldr	r3, [pc, #16]	; (800298c <__aeabi_dsub+0x334>)
 800297a:	3601      	adds	r6, #1
 800297c:	429e      	cmp	r6, r3
 800297e:	d000      	beq.n	8002982 <__aeabi_dsub+0x32a>
 8002980:	e09f      	b.n	8002ac2 <__aeabi_dsub+0x46a>
 8002982:	0031      	movs	r1, r6
 8002984:	2300      	movs	r3, #0
 8002986:	2200      	movs	r2, #0
 8002988:	e70a      	b.n	80027a0 <__aeabi_dsub+0x148>
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	000007ff 	.word	0x000007ff
 8002990:	ff7fffff 	.word	0xff7fffff
 8002994:	fffff801 	.word	0xfffff801
 8002998:	000007fe 	.word	0x000007fe
 800299c:	2a00      	cmp	r2, #0
 800299e:	d100      	bne.n	80029a2 <__aeabi_dsub+0x34a>
 80029a0:	e160      	b.n	8002c64 <__aeabi_dsub+0x60c>
 80029a2:	000a      	movs	r2, r1
 80029a4:	4302      	orrs	r2, r0
 80029a6:	d04d      	beq.n	8002a44 <__aeabi_dsub+0x3ec>
 80029a8:	464a      	mov	r2, r9
 80029aa:	075c      	lsls	r4, r3, #29
 80029ac:	08d2      	lsrs	r2, r2, #3
 80029ae:	4322      	orrs	r2, r4
 80029b0:	2480      	movs	r4, #128	; 0x80
 80029b2:	08db      	lsrs	r3, r3, #3
 80029b4:	0324      	lsls	r4, r4, #12
 80029b6:	4223      	tst	r3, r4
 80029b8:	d007      	beq.n	80029ca <__aeabi_dsub+0x372>
 80029ba:	08ce      	lsrs	r6, r1, #3
 80029bc:	4226      	tst	r6, r4
 80029be:	d104      	bne.n	80029ca <__aeabi_dsub+0x372>
 80029c0:	465d      	mov	r5, fp
 80029c2:	0033      	movs	r3, r6
 80029c4:	08c2      	lsrs	r2, r0, #3
 80029c6:	0749      	lsls	r1, r1, #29
 80029c8:	430a      	orrs	r2, r1
 80029ca:	0f51      	lsrs	r1, r2, #29
 80029cc:	00d2      	lsls	r2, r2, #3
 80029ce:	08d2      	lsrs	r2, r2, #3
 80029d0:	0749      	lsls	r1, r1, #29
 80029d2:	430a      	orrs	r2, r1
 80029d4:	0011      	movs	r1, r2
 80029d6:	4319      	orrs	r1, r3
 80029d8:	d100      	bne.n	80029dc <__aeabi_dsub+0x384>
 80029da:	e1c8      	b.n	8002d6e <__aeabi_dsub+0x716>
 80029dc:	2180      	movs	r1, #128	; 0x80
 80029de:	0309      	lsls	r1, r1, #12
 80029e0:	430b      	orrs	r3, r1
 80029e2:	031b      	lsls	r3, r3, #12
 80029e4:	49d5      	ldr	r1, [pc, #852]	; (8002d3c <__aeabi_dsub+0x6e4>)
 80029e6:	0b1b      	lsrs	r3, r3, #12
 80029e8:	e6da      	b.n	80027a0 <__aeabi_dsub+0x148>
 80029ea:	49d5      	ldr	r1, [pc, #852]	; (8002d40 <__aeabi_dsub+0x6e8>)
 80029ec:	1ab6      	subs	r6, r6, r2
 80029ee:	400b      	ands	r3, r1
 80029f0:	4698      	mov	r8, r3
 80029f2:	e6b5      	b.n	8002760 <__aeabi_dsub+0x108>
 80029f4:	0020      	movs	r0, r4
 80029f6:	f000 fb3b 	bl	8003070 <__clzsi2>
 80029fa:	0002      	movs	r2, r0
 80029fc:	3218      	adds	r2, #24
 80029fe:	2a1f      	cmp	r2, #31
 8002a00:	dc00      	bgt.n	8002a04 <__aeabi_dsub+0x3ac>
 8002a02:	e68f      	b.n	8002724 <__aeabi_dsub+0xcc>
 8002a04:	0023      	movs	r3, r4
 8002a06:	3808      	subs	r0, #8
 8002a08:	4083      	lsls	r3, r0
 8002a0a:	2400      	movs	r4, #0
 8002a0c:	e692      	b.n	8002734 <__aeabi_dsub+0xdc>
 8002a0e:	4308      	orrs	r0, r1
 8002a10:	0002      	movs	r2, r0
 8002a12:	1e50      	subs	r0, r2, #1
 8002a14:	4182      	sbcs	r2, r0
 8002a16:	e66d      	b.n	80026f4 <__aeabi_dsub+0x9c>
 8002a18:	4cca      	ldr	r4, [pc, #808]	; (8002d44 <__aeabi_dsub+0x6ec>)
 8002a1a:	1c72      	adds	r2, r6, #1
 8002a1c:	4222      	tst	r2, r4
 8002a1e:	d000      	beq.n	8002a22 <__aeabi_dsub+0x3ca>
 8002a20:	e0ad      	b.n	8002b7e <__aeabi_dsub+0x526>
 8002a22:	464a      	mov	r2, r9
 8002a24:	431a      	orrs	r2, r3
 8002a26:	2e00      	cmp	r6, #0
 8002a28:	d1b8      	bne.n	800299c <__aeabi_dsub+0x344>
 8002a2a:	2a00      	cmp	r2, #0
 8002a2c:	d100      	bne.n	8002a30 <__aeabi_dsub+0x3d8>
 8002a2e:	e158      	b.n	8002ce2 <__aeabi_dsub+0x68a>
 8002a30:	000a      	movs	r2, r1
 8002a32:	4302      	orrs	r2, r0
 8002a34:	d000      	beq.n	8002a38 <__aeabi_dsub+0x3e0>
 8002a36:	e159      	b.n	8002cec <__aeabi_dsub+0x694>
 8002a38:	464a      	mov	r2, r9
 8002a3a:	0759      	lsls	r1, r3, #29
 8002a3c:	08d2      	lsrs	r2, r2, #3
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	08db      	lsrs	r3, r3, #3
 8002a42:	e786      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002a44:	464a      	mov	r2, r9
 8002a46:	0759      	lsls	r1, r3, #29
 8002a48:	08d2      	lsrs	r2, r2, #3
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	08db      	lsrs	r3, r3, #3
 8002a4e:	e7c1      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002a50:	4dba      	ldr	r5, [pc, #744]	; (8002d3c <__aeabi_dsub+0x6e4>)
 8002a52:	42aa      	cmp	r2, r5
 8002a54:	d100      	bne.n	8002a58 <__aeabi_dsub+0x400>
 8002a56:	e11e      	b.n	8002c96 <__aeabi_dsub+0x63e>
 8002a58:	2580      	movs	r5, #128	; 0x80
 8002a5a:	042d      	lsls	r5, r5, #16
 8002a5c:	432b      	orrs	r3, r5
 8002a5e:	4664      	mov	r4, ip
 8002a60:	2c38      	cmp	r4, #56	; 0x38
 8002a62:	dc5d      	bgt.n	8002b20 <__aeabi_dsub+0x4c8>
 8002a64:	2c1f      	cmp	r4, #31
 8002a66:	dd00      	ble.n	8002a6a <__aeabi_dsub+0x412>
 8002a68:	e0d0      	b.n	8002c0c <__aeabi_dsub+0x5b4>
 8002a6a:	2520      	movs	r5, #32
 8002a6c:	4667      	mov	r7, ip
 8002a6e:	1b2d      	subs	r5, r5, r4
 8002a70:	464e      	mov	r6, r9
 8002a72:	001c      	movs	r4, r3
 8002a74:	40fe      	lsrs	r6, r7
 8002a76:	40ac      	lsls	r4, r5
 8002a78:	4334      	orrs	r4, r6
 8002a7a:	464e      	mov	r6, r9
 8002a7c:	40ae      	lsls	r6, r5
 8002a7e:	0035      	movs	r5, r6
 8002a80:	40fb      	lsrs	r3, r7
 8002a82:	1e6e      	subs	r6, r5, #1
 8002a84:	41b5      	sbcs	r5, r6
 8002a86:	1ac9      	subs	r1, r1, r3
 8002a88:	432c      	orrs	r4, r5
 8002a8a:	e04e      	b.n	8002b2a <__aeabi_dsub+0x4d2>
 8002a8c:	464a      	mov	r2, r9
 8002a8e:	1a14      	subs	r4, r2, r0
 8002a90:	45a1      	cmp	r9, r4
 8002a92:	4192      	sbcs	r2, r2
 8002a94:	4252      	negs	r2, r2
 8002a96:	4690      	mov	r8, r2
 8002a98:	1a5f      	subs	r7, r3, r1
 8002a9a:	003a      	movs	r2, r7
 8002a9c:	4647      	mov	r7, r8
 8002a9e:	1bd2      	subs	r2, r2, r7
 8002aa0:	4690      	mov	r8, r2
 8002aa2:	0212      	lsls	r2, r2, #8
 8002aa4:	d500      	bpl.n	8002aa8 <__aeabi_dsub+0x450>
 8002aa6:	e08b      	b.n	8002bc0 <__aeabi_dsub+0x568>
 8002aa8:	4642      	mov	r2, r8
 8002aaa:	4322      	orrs	r2, r4
 8002aac:	d000      	beq.n	8002ab0 <__aeabi_dsub+0x458>
 8002aae:	e630      	b.n	8002712 <__aeabi_dsub+0xba>
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	2500      	movs	r5, #0
 8002ab4:	e74d      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002ab6:	464a      	mov	r2, r9
 8002ab8:	0759      	lsls	r1, r3, #29
 8002aba:	08d2      	lsrs	r2, r2, #3
 8002abc:	430a      	orrs	r2, r1
 8002abe:	08db      	lsrs	r3, r3, #3
 8002ac0:	e744      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002ac2:	4642      	mov	r2, r8
 8002ac4:	4b9e      	ldr	r3, [pc, #632]	; (8002d40 <__aeabi_dsub+0x6e8>)
 8002ac6:	0861      	lsrs	r1, r4, #1
 8002ac8:	401a      	ands	r2, r3
 8002aca:	0013      	movs	r3, r2
 8002acc:	2201      	movs	r2, #1
 8002ace:	4014      	ands	r4, r2
 8002ad0:	430c      	orrs	r4, r1
 8002ad2:	07da      	lsls	r2, r3, #31
 8002ad4:	085b      	lsrs	r3, r3, #1
 8002ad6:	4698      	mov	r8, r3
 8002ad8:	4314      	orrs	r4, r2
 8002ada:	e641      	b.n	8002760 <__aeabi_dsub+0x108>
 8002adc:	001a      	movs	r2, r3
 8002ade:	3e1f      	subs	r6, #31
 8002ae0:	40f2      	lsrs	r2, r6
 8002ae2:	0016      	movs	r6, r2
 8002ae4:	2920      	cmp	r1, #32
 8002ae6:	d003      	beq.n	8002af0 <__aeabi_dsub+0x498>
 8002ae8:	2240      	movs	r2, #64	; 0x40
 8002aea:	1a51      	subs	r1, r2, r1
 8002aec:	408b      	lsls	r3, r1
 8002aee:	431c      	orrs	r4, r3
 8002af0:	1e62      	subs	r2, r4, #1
 8002af2:	4194      	sbcs	r4, r2
 8002af4:	2300      	movs	r3, #0
 8002af6:	4334      	orrs	r4, r6
 8002af8:	4698      	mov	r8, r3
 8002afa:	2600      	movs	r6, #0
 8002afc:	e71d      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002afe:	000c      	movs	r4, r1
 8002b00:	3a20      	subs	r2, #32
 8002b02:	40d4      	lsrs	r4, r2
 8002b04:	0022      	movs	r2, r4
 8002b06:	4664      	mov	r4, ip
 8002b08:	2c20      	cmp	r4, #32
 8002b0a:	d004      	beq.n	8002b16 <__aeabi_dsub+0x4be>
 8002b0c:	2740      	movs	r7, #64	; 0x40
 8002b0e:	1b3f      	subs	r7, r7, r4
 8002b10:	40b9      	lsls	r1, r7
 8002b12:	4308      	orrs	r0, r1
 8002b14:	4680      	mov	r8, r0
 8002b16:	4644      	mov	r4, r8
 8002b18:	1e61      	subs	r1, r4, #1
 8002b1a:	418c      	sbcs	r4, r1
 8002b1c:	4322      	orrs	r2, r4
 8002b1e:	e5e9      	b.n	80026f4 <__aeabi_dsub+0x9c>
 8002b20:	464c      	mov	r4, r9
 8002b22:	4323      	orrs	r3, r4
 8002b24:	001c      	movs	r4, r3
 8002b26:	1e63      	subs	r3, r4, #1
 8002b28:	419c      	sbcs	r4, r3
 8002b2a:	1b04      	subs	r4, r0, r4
 8002b2c:	42a0      	cmp	r0, r4
 8002b2e:	419b      	sbcs	r3, r3
 8002b30:	425b      	negs	r3, r3
 8002b32:	1acb      	subs	r3, r1, r3
 8002b34:	4698      	mov	r8, r3
 8002b36:	465d      	mov	r5, fp
 8002b38:	0016      	movs	r6, r2
 8002b3a:	e5e2      	b.n	8002702 <__aeabi_dsub+0xaa>
 8002b3c:	464e      	mov	r6, r9
 8002b3e:	431e      	orrs	r6, r3
 8002b40:	d100      	bne.n	8002b44 <__aeabi_dsub+0x4ec>
 8002b42:	e0ae      	b.n	8002ca2 <__aeabi_dsub+0x64a>
 8002b44:	1e66      	subs	r6, r4, #1
 8002b46:	2c01      	cmp	r4, #1
 8002b48:	d100      	bne.n	8002b4c <__aeabi_dsub+0x4f4>
 8002b4a:	e0fd      	b.n	8002d48 <__aeabi_dsub+0x6f0>
 8002b4c:	4f7b      	ldr	r7, [pc, #492]	; (8002d3c <__aeabi_dsub+0x6e4>)
 8002b4e:	42bc      	cmp	r4, r7
 8002b50:	d100      	bne.n	8002b54 <__aeabi_dsub+0x4fc>
 8002b52:	e107      	b.n	8002d64 <__aeabi_dsub+0x70c>
 8002b54:	46b4      	mov	ip, r6
 8002b56:	e69b      	b.n	8002890 <__aeabi_dsub+0x238>
 8002b58:	4664      	mov	r4, ip
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	1b12      	subs	r2, r2, r4
 8002b5e:	000c      	movs	r4, r1
 8002b60:	4094      	lsls	r4, r2
 8002b62:	0007      	movs	r7, r0
 8002b64:	4090      	lsls	r0, r2
 8002b66:	46a0      	mov	r8, r4
 8002b68:	4664      	mov	r4, ip
 8002b6a:	1e42      	subs	r2, r0, #1
 8002b6c:	4190      	sbcs	r0, r2
 8002b6e:	4662      	mov	r2, ip
 8002b70:	40e7      	lsrs	r7, r4
 8002b72:	4644      	mov	r4, r8
 8002b74:	40d1      	lsrs	r1, r2
 8002b76:	433c      	orrs	r4, r7
 8002b78:	4304      	orrs	r4, r0
 8002b7a:	185b      	adds	r3, r3, r1
 8002b7c:	e6f3      	b.n	8002966 <__aeabi_dsub+0x30e>
 8002b7e:	4c6f      	ldr	r4, [pc, #444]	; (8002d3c <__aeabi_dsub+0x6e4>)
 8002b80:	42a2      	cmp	r2, r4
 8002b82:	d100      	bne.n	8002b86 <__aeabi_dsub+0x52e>
 8002b84:	e0d5      	b.n	8002d32 <__aeabi_dsub+0x6da>
 8002b86:	4448      	add	r0, r9
 8002b88:	185b      	adds	r3, r3, r1
 8002b8a:	4548      	cmp	r0, r9
 8002b8c:	4189      	sbcs	r1, r1
 8002b8e:	4249      	negs	r1, r1
 8002b90:	185b      	adds	r3, r3, r1
 8002b92:	07dc      	lsls	r4, r3, #31
 8002b94:	0840      	lsrs	r0, r0, #1
 8002b96:	085b      	lsrs	r3, r3, #1
 8002b98:	4698      	mov	r8, r3
 8002b9a:	0016      	movs	r6, r2
 8002b9c:	4304      	orrs	r4, r0
 8002b9e:	e6cc      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002ba0:	2a00      	cmp	r2, #0
 8002ba2:	d000      	beq.n	8002ba6 <__aeabi_dsub+0x54e>
 8002ba4:	e082      	b.n	8002cac <__aeabi_dsub+0x654>
 8002ba6:	000a      	movs	r2, r1
 8002ba8:	4302      	orrs	r2, r0
 8002baa:	d140      	bne.n	8002c2e <__aeabi_dsub+0x5d6>
 8002bac:	2380      	movs	r3, #128	; 0x80
 8002bae:	2500      	movs	r5, #0
 8002bb0:	031b      	lsls	r3, r3, #12
 8002bb2:	e713      	b.n	80029dc <__aeabi_dsub+0x384>
 8002bb4:	074b      	lsls	r3, r1, #29
 8002bb6:	08c2      	lsrs	r2, r0, #3
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	465d      	mov	r5, fp
 8002bbc:	08cb      	lsrs	r3, r1, #3
 8002bbe:	e6c5      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002bc0:	464a      	mov	r2, r9
 8002bc2:	1a84      	subs	r4, r0, r2
 8002bc4:	42a0      	cmp	r0, r4
 8002bc6:	4192      	sbcs	r2, r2
 8002bc8:	1acb      	subs	r3, r1, r3
 8002bca:	4252      	negs	r2, r2
 8002bcc:	1a9b      	subs	r3, r3, r2
 8002bce:	4698      	mov	r8, r3
 8002bd0:	465d      	mov	r5, fp
 8002bd2:	e59e      	b.n	8002712 <__aeabi_dsub+0xba>
 8002bd4:	464a      	mov	r2, r9
 8002bd6:	0759      	lsls	r1, r3, #29
 8002bd8:	08d2      	lsrs	r2, r2, #3
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	08db      	lsrs	r3, r3, #3
 8002bde:	e6f9      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002be0:	464a      	mov	r2, r9
 8002be2:	1a14      	subs	r4, r2, r0
 8002be4:	45a1      	cmp	r9, r4
 8002be6:	4192      	sbcs	r2, r2
 8002be8:	1a5b      	subs	r3, r3, r1
 8002bea:	4252      	negs	r2, r2
 8002bec:	1a9b      	subs	r3, r3, r2
 8002bee:	4698      	mov	r8, r3
 8002bf0:	2601      	movs	r6, #1
 8002bf2:	e586      	b.n	8002702 <__aeabi_dsub+0xaa>
 8002bf4:	464a      	mov	r2, r9
 8002bf6:	0759      	lsls	r1, r3, #29
 8002bf8:	08d2      	lsrs	r2, r2, #3
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	08db      	lsrs	r3, r3, #3
 8002bfe:	e6a5      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002c00:	464c      	mov	r4, r9
 8002c02:	4323      	orrs	r3, r4
 8002c04:	001c      	movs	r4, r3
 8002c06:	1e63      	subs	r3, r4, #1
 8002c08:	419c      	sbcs	r4, r3
 8002c0a:	e65b      	b.n	80028c4 <__aeabi_dsub+0x26c>
 8002c0c:	4665      	mov	r5, ip
 8002c0e:	001e      	movs	r6, r3
 8002c10:	3d20      	subs	r5, #32
 8002c12:	40ee      	lsrs	r6, r5
 8002c14:	2c20      	cmp	r4, #32
 8002c16:	d005      	beq.n	8002c24 <__aeabi_dsub+0x5cc>
 8002c18:	2540      	movs	r5, #64	; 0x40
 8002c1a:	1b2d      	subs	r5, r5, r4
 8002c1c:	40ab      	lsls	r3, r5
 8002c1e:	464c      	mov	r4, r9
 8002c20:	431c      	orrs	r4, r3
 8002c22:	46a2      	mov	sl, r4
 8002c24:	4654      	mov	r4, sl
 8002c26:	1e63      	subs	r3, r4, #1
 8002c28:	419c      	sbcs	r4, r3
 8002c2a:	4334      	orrs	r4, r6
 8002c2c:	e77d      	b.n	8002b2a <__aeabi_dsub+0x4d2>
 8002c2e:	074b      	lsls	r3, r1, #29
 8002c30:	08c2      	lsrs	r2, r0, #3
 8002c32:	431a      	orrs	r2, r3
 8002c34:	465d      	mov	r5, fp
 8002c36:	08cb      	lsrs	r3, r1, #3
 8002c38:	e6cc      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002c3a:	000a      	movs	r2, r1
 8002c3c:	4302      	orrs	r2, r0
 8002c3e:	d100      	bne.n	8002c42 <__aeabi_dsub+0x5ea>
 8002c40:	e736      	b.n	8002ab0 <__aeabi_dsub+0x458>
 8002c42:	074b      	lsls	r3, r1, #29
 8002c44:	08c2      	lsrs	r2, r0, #3
 8002c46:	431a      	orrs	r2, r3
 8002c48:	465d      	mov	r5, fp
 8002c4a:	08cb      	lsrs	r3, r1, #3
 8002c4c:	e681      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002c4e:	464a      	mov	r2, r9
 8002c50:	1a84      	subs	r4, r0, r2
 8002c52:	42a0      	cmp	r0, r4
 8002c54:	4192      	sbcs	r2, r2
 8002c56:	1acb      	subs	r3, r1, r3
 8002c58:	4252      	negs	r2, r2
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	4698      	mov	r8, r3
 8002c5e:	465d      	mov	r5, fp
 8002c60:	2601      	movs	r6, #1
 8002c62:	e54e      	b.n	8002702 <__aeabi_dsub+0xaa>
 8002c64:	074b      	lsls	r3, r1, #29
 8002c66:	08c2      	lsrs	r2, r0, #3
 8002c68:	431a      	orrs	r2, r3
 8002c6a:	08cb      	lsrs	r3, r1, #3
 8002c6c:	e6b2      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002c6e:	464a      	mov	r2, r9
 8002c70:	1a14      	subs	r4, r2, r0
 8002c72:	45a1      	cmp	r9, r4
 8002c74:	4192      	sbcs	r2, r2
 8002c76:	1a5f      	subs	r7, r3, r1
 8002c78:	4252      	negs	r2, r2
 8002c7a:	1aba      	subs	r2, r7, r2
 8002c7c:	4690      	mov	r8, r2
 8002c7e:	0212      	lsls	r2, r2, #8
 8002c80:	d56b      	bpl.n	8002d5a <__aeabi_dsub+0x702>
 8002c82:	464a      	mov	r2, r9
 8002c84:	1a84      	subs	r4, r0, r2
 8002c86:	42a0      	cmp	r0, r4
 8002c88:	4192      	sbcs	r2, r2
 8002c8a:	1acb      	subs	r3, r1, r3
 8002c8c:	4252      	negs	r2, r2
 8002c8e:	1a9b      	subs	r3, r3, r2
 8002c90:	4698      	mov	r8, r3
 8002c92:	465d      	mov	r5, fp
 8002c94:	e564      	b.n	8002760 <__aeabi_dsub+0x108>
 8002c96:	074b      	lsls	r3, r1, #29
 8002c98:	08c2      	lsrs	r2, r0, #3
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	465d      	mov	r5, fp
 8002c9e:	08cb      	lsrs	r3, r1, #3
 8002ca0:	e698      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002ca2:	074b      	lsls	r3, r1, #29
 8002ca4:	08c2      	lsrs	r2, r0, #3
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	08cb      	lsrs	r3, r1, #3
 8002caa:	e64f      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002cac:	000a      	movs	r2, r1
 8002cae:	4302      	orrs	r2, r0
 8002cb0:	d090      	beq.n	8002bd4 <__aeabi_dsub+0x57c>
 8002cb2:	464a      	mov	r2, r9
 8002cb4:	075c      	lsls	r4, r3, #29
 8002cb6:	08d2      	lsrs	r2, r2, #3
 8002cb8:	4314      	orrs	r4, r2
 8002cba:	2280      	movs	r2, #128	; 0x80
 8002cbc:	08db      	lsrs	r3, r3, #3
 8002cbe:	0312      	lsls	r2, r2, #12
 8002cc0:	4213      	tst	r3, r2
 8002cc2:	d008      	beq.n	8002cd6 <__aeabi_dsub+0x67e>
 8002cc4:	08ce      	lsrs	r6, r1, #3
 8002cc6:	4216      	tst	r6, r2
 8002cc8:	d105      	bne.n	8002cd6 <__aeabi_dsub+0x67e>
 8002cca:	08c0      	lsrs	r0, r0, #3
 8002ccc:	0749      	lsls	r1, r1, #29
 8002cce:	4308      	orrs	r0, r1
 8002cd0:	0004      	movs	r4, r0
 8002cd2:	465d      	mov	r5, fp
 8002cd4:	0033      	movs	r3, r6
 8002cd6:	0f61      	lsrs	r1, r4, #29
 8002cd8:	00e2      	lsls	r2, r4, #3
 8002cda:	0749      	lsls	r1, r1, #29
 8002cdc:	08d2      	lsrs	r2, r2, #3
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	e678      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002ce2:	074b      	lsls	r3, r1, #29
 8002ce4:	08c2      	lsrs	r2, r0, #3
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	08cb      	lsrs	r3, r1, #3
 8002cea:	e632      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002cec:	4448      	add	r0, r9
 8002cee:	185b      	adds	r3, r3, r1
 8002cf0:	4548      	cmp	r0, r9
 8002cf2:	4192      	sbcs	r2, r2
 8002cf4:	4698      	mov	r8, r3
 8002cf6:	4252      	negs	r2, r2
 8002cf8:	4490      	add	r8, r2
 8002cfa:	4643      	mov	r3, r8
 8002cfc:	0004      	movs	r4, r0
 8002cfe:	021b      	lsls	r3, r3, #8
 8002d00:	d400      	bmi.n	8002d04 <__aeabi_dsub+0x6ac>
 8002d02:	e61a      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002d04:	4642      	mov	r2, r8
 8002d06:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <__aeabi_dsub+0x6e8>)
 8002d08:	2601      	movs	r6, #1
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	4690      	mov	r8, r2
 8002d0e:	e614      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002d10:	4666      	mov	r6, ip
 8002d12:	001f      	movs	r7, r3
 8002d14:	3e20      	subs	r6, #32
 8002d16:	40f7      	lsrs	r7, r6
 8002d18:	2c20      	cmp	r4, #32
 8002d1a:	d005      	beq.n	8002d28 <__aeabi_dsub+0x6d0>
 8002d1c:	2640      	movs	r6, #64	; 0x40
 8002d1e:	1b36      	subs	r6, r6, r4
 8002d20:	40b3      	lsls	r3, r6
 8002d22:	464c      	mov	r4, r9
 8002d24:	431c      	orrs	r4, r3
 8002d26:	46a2      	mov	sl, r4
 8002d28:	4654      	mov	r4, sl
 8002d2a:	1e63      	subs	r3, r4, #1
 8002d2c:	419c      	sbcs	r4, r3
 8002d2e:	433c      	orrs	r4, r7
 8002d30:	e5c8      	b.n	80028c4 <__aeabi_dsub+0x26c>
 8002d32:	0011      	movs	r1, r2
 8002d34:	2300      	movs	r3, #0
 8002d36:	2200      	movs	r2, #0
 8002d38:	e532      	b.n	80027a0 <__aeabi_dsub+0x148>
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	000007ff 	.word	0x000007ff
 8002d40:	ff7fffff 	.word	0xff7fffff
 8002d44:	000007fe 	.word	0x000007fe
 8002d48:	464a      	mov	r2, r9
 8002d4a:	1814      	adds	r4, r2, r0
 8002d4c:	4284      	cmp	r4, r0
 8002d4e:	4192      	sbcs	r2, r2
 8002d50:	185b      	adds	r3, r3, r1
 8002d52:	4698      	mov	r8, r3
 8002d54:	4252      	negs	r2, r2
 8002d56:	4490      	add	r8, r2
 8002d58:	e5e9      	b.n	800292e <__aeabi_dsub+0x2d6>
 8002d5a:	4642      	mov	r2, r8
 8002d5c:	4322      	orrs	r2, r4
 8002d5e:	d100      	bne.n	8002d62 <__aeabi_dsub+0x70a>
 8002d60:	e6a6      	b.n	8002ab0 <__aeabi_dsub+0x458>
 8002d62:	e5ea      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002d64:	074b      	lsls	r3, r1, #29
 8002d66:	08c2      	lsrs	r2, r0, #3
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	08cb      	lsrs	r3, r1, #3
 8002d6c:	e632      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002d6e:	2200      	movs	r2, #0
 8002d70:	4901      	ldr	r1, [pc, #4]	; (8002d78 <__aeabi_dsub+0x720>)
 8002d72:	0013      	movs	r3, r2
 8002d74:	e514      	b.n	80027a0 <__aeabi_dsub+0x148>
 8002d76:	46c0      	nop			; (mov r8, r8)
 8002d78:	000007ff 	.word	0x000007ff

08002d7c <__aeabi_dcmpun>:
 8002d7c:	b570      	push	{r4, r5, r6, lr}
 8002d7e:	0005      	movs	r5, r0
 8002d80:	480c      	ldr	r0, [pc, #48]	; (8002db4 <__aeabi_dcmpun+0x38>)
 8002d82:	030c      	lsls	r4, r1, #12
 8002d84:	0016      	movs	r6, r2
 8002d86:	0049      	lsls	r1, r1, #1
 8002d88:	031a      	lsls	r2, r3, #12
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	0b24      	lsrs	r4, r4, #12
 8002d8e:	0d49      	lsrs	r1, r1, #21
 8002d90:	0b12      	lsrs	r2, r2, #12
 8002d92:	0d5b      	lsrs	r3, r3, #21
 8002d94:	4281      	cmp	r1, r0
 8002d96:	d008      	beq.n	8002daa <__aeabi_dcmpun+0x2e>
 8002d98:	4906      	ldr	r1, [pc, #24]	; (8002db4 <__aeabi_dcmpun+0x38>)
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	428b      	cmp	r3, r1
 8002d9e:	d103      	bne.n	8002da8 <__aeabi_dcmpun+0x2c>
 8002da0:	4332      	orrs	r2, r6
 8002da2:	0010      	movs	r0, r2
 8002da4:	1e42      	subs	r2, r0, #1
 8002da6:	4190      	sbcs	r0, r2
 8002da8:	bd70      	pop	{r4, r5, r6, pc}
 8002daa:	2001      	movs	r0, #1
 8002dac:	432c      	orrs	r4, r5
 8002dae:	d1fb      	bne.n	8002da8 <__aeabi_dcmpun+0x2c>
 8002db0:	e7f2      	b.n	8002d98 <__aeabi_dcmpun+0x1c>
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	000007ff 	.word	0x000007ff

08002db8 <__aeabi_d2iz>:
 8002db8:	000a      	movs	r2, r1
 8002dba:	b530      	push	{r4, r5, lr}
 8002dbc:	4c13      	ldr	r4, [pc, #76]	; (8002e0c <__aeabi_d2iz+0x54>)
 8002dbe:	0053      	lsls	r3, r2, #1
 8002dc0:	0309      	lsls	r1, r1, #12
 8002dc2:	0005      	movs	r5, r0
 8002dc4:	0b09      	lsrs	r1, r1, #12
 8002dc6:	2000      	movs	r0, #0
 8002dc8:	0d5b      	lsrs	r3, r3, #21
 8002dca:	0fd2      	lsrs	r2, r2, #31
 8002dcc:	42a3      	cmp	r3, r4
 8002dce:	dd04      	ble.n	8002dda <__aeabi_d2iz+0x22>
 8002dd0:	480f      	ldr	r0, [pc, #60]	; (8002e10 <__aeabi_d2iz+0x58>)
 8002dd2:	4283      	cmp	r3, r0
 8002dd4:	dd02      	ble.n	8002ddc <__aeabi_d2iz+0x24>
 8002dd6:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <__aeabi_d2iz+0x5c>)
 8002dd8:	18d0      	adds	r0, r2, r3
 8002dda:	bd30      	pop	{r4, r5, pc}
 8002ddc:	2080      	movs	r0, #128	; 0x80
 8002dde:	0340      	lsls	r0, r0, #13
 8002de0:	4301      	orrs	r1, r0
 8002de2:	480d      	ldr	r0, [pc, #52]	; (8002e18 <__aeabi_d2iz+0x60>)
 8002de4:	1ac0      	subs	r0, r0, r3
 8002de6:	281f      	cmp	r0, #31
 8002de8:	dd08      	ble.n	8002dfc <__aeabi_d2iz+0x44>
 8002dea:	480c      	ldr	r0, [pc, #48]	; (8002e1c <__aeabi_d2iz+0x64>)
 8002dec:	1ac3      	subs	r3, r0, r3
 8002dee:	40d9      	lsrs	r1, r3
 8002df0:	000b      	movs	r3, r1
 8002df2:	4258      	negs	r0, r3
 8002df4:	2a00      	cmp	r2, #0
 8002df6:	d1f0      	bne.n	8002dda <__aeabi_d2iz+0x22>
 8002df8:	0018      	movs	r0, r3
 8002dfa:	e7ee      	b.n	8002dda <__aeabi_d2iz+0x22>
 8002dfc:	4c08      	ldr	r4, [pc, #32]	; (8002e20 <__aeabi_d2iz+0x68>)
 8002dfe:	40c5      	lsrs	r5, r0
 8002e00:	46a4      	mov	ip, r4
 8002e02:	4463      	add	r3, ip
 8002e04:	4099      	lsls	r1, r3
 8002e06:	000b      	movs	r3, r1
 8002e08:	432b      	orrs	r3, r5
 8002e0a:	e7f2      	b.n	8002df2 <__aeabi_d2iz+0x3a>
 8002e0c:	000003fe 	.word	0x000003fe
 8002e10:	0000041d 	.word	0x0000041d
 8002e14:	7fffffff 	.word	0x7fffffff
 8002e18:	00000433 	.word	0x00000433
 8002e1c:	00000413 	.word	0x00000413
 8002e20:	fffffbed 	.word	0xfffffbed

08002e24 <__aeabi_i2d>:
 8002e24:	b570      	push	{r4, r5, r6, lr}
 8002e26:	2800      	cmp	r0, #0
 8002e28:	d016      	beq.n	8002e58 <__aeabi_i2d+0x34>
 8002e2a:	17c3      	asrs	r3, r0, #31
 8002e2c:	18c5      	adds	r5, r0, r3
 8002e2e:	405d      	eors	r5, r3
 8002e30:	0fc4      	lsrs	r4, r0, #31
 8002e32:	0028      	movs	r0, r5
 8002e34:	f000 f91c 	bl	8003070 <__clzsi2>
 8002e38:	4a11      	ldr	r2, [pc, #68]	; (8002e80 <__aeabi_i2d+0x5c>)
 8002e3a:	1a12      	subs	r2, r2, r0
 8002e3c:	280a      	cmp	r0, #10
 8002e3e:	dc16      	bgt.n	8002e6e <__aeabi_i2d+0x4a>
 8002e40:	0003      	movs	r3, r0
 8002e42:	002e      	movs	r6, r5
 8002e44:	3315      	adds	r3, #21
 8002e46:	409e      	lsls	r6, r3
 8002e48:	230b      	movs	r3, #11
 8002e4a:	1a18      	subs	r0, r3, r0
 8002e4c:	40c5      	lsrs	r5, r0
 8002e4e:	0553      	lsls	r3, r2, #21
 8002e50:	032d      	lsls	r5, r5, #12
 8002e52:	0b2d      	lsrs	r5, r5, #12
 8002e54:	0d5b      	lsrs	r3, r3, #21
 8002e56:	e003      	b.n	8002e60 <__aeabi_i2d+0x3c>
 8002e58:	2400      	movs	r4, #0
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	2500      	movs	r5, #0
 8002e5e:	2600      	movs	r6, #0
 8002e60:	051b      	lsls	r3, r3, #20
 8002e62:	432b      	orrs	r3, r5
 8002e64:	07e4      	lsls	r4, r4, #31
 8002e66:	4323      	orrs	r3, r4
 8002e68:	0030      	movs	r0, r6
 8002e6a:	0019      	movs	r1, r3
 8002e6c:	bd70      	pop	{r4, r5, r6, pc}
 8002e6e:	380b      	subs	r0, #11
 8002e70:	4085      	lsls	r5, r0
 8002e72:	0553      	lsls	r3, r2, #21
 8002e74:	032d      	lsls	r5, r5, #12
 8002e76:	2600      	movs	r6, #0
 8002e78:	0b2d      	lsrs	r5, r5, #12
 8002e7a:	0d5b      	lsrs	r3, r3, #21
 8002e7c:	e7f0      	b.n	8002e60 <__aeabi_i2d+0x3c>
 8002e7e:	46c0      	nop			; (mov r8, r8)
 8002e80:	0000041e 	.word	0x0000041e

08002e84 <__aeabi_ui2d>:
 8002e84:	b510      	push	{r4, lr}
 8002e86:	1e04      	subs	r4, r0, #0
 8002e88:	d010      	beq.n	8002eac <__aeabi_ui2d+0x28>
 8002e8a:	f000 f8f1 	bl	8003070 <__clzsi2>
 8002e8e:	4b0f      	ldr	r3, [pc, #60]	; (8002ecc <__aeabi_ui2d+0x48>)
 8002e90:	1a1b      	subs	r3, r3, r0
 8002e92:	280a      	cmp	r0, #10
 8002e94:	dc11      	bgt.n	8002eba <__aeabi_ui2d+0x36>
 8002e96:	220b      	movs	r2, #11
 8002e98:	0021      	movs	r1, r4
 8002e9a:	1a12      	subs	r2, r2, r0
 8002e9c:	40d1      	lsrs	r1, r2
 8002e9e:	3015      	adds	r0, #21
 8002ea0:	030a      	lsls	r2, r1, #12
 8002ea2:	055b      	lsls	r3, r3, #21
 8002ea4:	4084      	lsls	r4, r0
 8002ea6:	0b12      	lsrs	r2, r2, #12
 8002ea8:	0d5b      	lsrs	r3, r3, #21
 8002eaa:	e001      	b.n	8002eb0 <__aeabi_ui2d+0x2c>
 8002eac:	2300      	movs	r3, #0
 8002eae:	2200      	movs	r2, #0
 8002eb0:	051b      	lsls	r3, r3, #20
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	0020      	movs	r0, r4
 8002eb6:	0019      	movs	r1, r3
 8002eb8:	bd10      	pop	{r4, pc}
 8002eba:	0022      	movs	r2, r4
 8002ebc:	380b      	subs	r0, #11
 8002ebe:	4082      	lsls	r2, r0
 8002ec0:	055b      	lsls	r3, r3, #21
 8002ec2:	0312      	lsls	r2, r2, #12
 8002ec4:	2400      	movs	r4, #0
 8002ec6:	0b12      	lsrs	r2, r2, #12
 8002ec8:	0d5b      	lsrs	r3, r3, #21
 8002eca:	e7f1      	b.n	8002eb0 <__aeabi_ui2d+0x2c>
 8002ecc:	0000041e 	.word	0x0000041e

08002ed0 <__aeabi_f2d>:
 8002ed0:	b570      	push	{r4, r5, r6, lr}
 8002ed2:	0043      	lsls	r3, r0, #1
 8002ed4:	0246      	lsls	r6, r0, #9
 8002ed6:	0fc4      	lsrs	r4, r0, #31
 8002ed8:	20fe      	movs	r0, #254	; 0xfe
 8002eda:	0e1b      	lsrs	r3, r3, #24
 8002edc:	1c59      	adds	r1, r3, #1
 8002ede:	0a75      	lsrs	r5, r6, #9
 8002ee0:	4208      	tst	r0, r1
 8002ee2:	d00c      	beq.n	8002efe <__aeabi_f2d+0x2e>
 8002ee4:	22e0      	movs	r2, #224	; 0xe0
 8002ee6:	0092      	lsls	r2, r2, #2
 8002ee8:	4694      	mov	ip, r2
 8002eea:	076d      	lsls	r5, r5, #29
 8002eec:	0b36      	lsrs	r6, r6, #12
 8002eee:	4463      	add	r3, ip
 8002ef0:	051b      	lsls	r3, r3, #20
 8002ef2:	4333      	orrs	r3, r6
 8002ef4:	07e4      	lsls	r4, r4, #31
 8002ef6:	4323      	orrs	r3, r4
 8002ef8:	0028      	movs	r0, r5
 8002efa:	0019      	movs	r1, r3
 8002efc:	bd70      	pop	{r4, r5, r6, pc}
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d114      	bne.n	8002f2c <__aeabi_f2d+0x5c>
 8002f02:	2d00      	cmp	r5, #0
 8002f04:	d01b      	beq.n	8002f3e <__aeabi_f2d+0x6e>
 8002f06:	0028      	movs	r0, r5
 8002f08:	f000 f8b2 	bl	8003070 <__clzsi2>
 8002f0c:	280a      	cmp	r0, #10
 8002f0e:	dc1c      	bgt.n	8002f4a <__aeabi_f2d+0x7a>
 8002f10:	230b      	movs	r3, #11
 8002f12:	002a      	movs	r2, r5
 8002f14:	1a1b      	subs	r3, r3, r0
 8002f16:	40da      	lsrs	r2, r3
 8002f18:	0003      	movs	r3, r0
 8002f1a:	3315      	adds	r3, #21
 8002f1c:	409d      	lsls	r5, r3
 8002f1e:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <__aeabi_f2d+0x88>)
 8002f20:	0312      	lsls	r2, r2, #12
 8002f22:	1a1b      	subs	r3, r3, r0
 8002f24:	055b      	lsls	r3, r3, #21
 8002f26:	0b16      	lsrs	r6, r2, #12
 8002f28:	0d5b      	lsrs	r3, r3, #21
 8002f2a:	e7e1      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f2c:	2d00      	cmp	r5, #0
 8002f2e:	d009      	beq.n	8002f44 <__aeabi_f2d+0x74>
 8002f30:	0b32      	lsrs	r2, r6, #12
 8002f32:	2680      	movs	r6, #128	; 0x80
 8002f34:	0336      	lsls	r6, r6, #12
 8002f36:	4b09      	ldr	r3, [pc, #36]	; (8002f5c <__aeabi_f2d+0x8c>)
 8002f38:	076d      	lsls	r5, r5, #29
 8002f3a:	4316      	orrs	r6, r2
 8002f3c:	e7d8      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f3e:	2300      	movs	r3, #0
 8002f40:	2600      	movs	r6, #0
 8002f42:	e7d5      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f44:	2600      	movs	r6, #0
 8002f46:	4b05      	ldr	r3, [pc, #20]	; (8002f5c <__aeabi_f2d+0x8c>)
 8002f48:	e7d2      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f4a:	0003      	movs	r3, r0
 8002f4c:	002a      	movs	r2, r5
 8002f4e:	3b0b      	subs	r3, #11
 8002f50:	409a      	lsls	r2, r3
 8002f52:	2500      	movs	r5, #0
 8002f54:	e7e3      	b.n	8002f1e <__aeabi_f2d+0x4e>
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	00000389 	.word	0x00000389
 8002f5c:	000007ff 	.word	0x000007ff

08002f60 <__aeabi_d2f>:
 8002f60:	0002      	movs	r2, r0
 8002f62:	004b      	lsls	r3, r1, #1
 8002f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f66:	0308      	lsls	r0, r1, #12
 8002f68:	0d5b      	lsrs	r3, r3, #21
 8002f6a:	4e3d      	ldr	r6, [pc, #244]	; (8003060 <__aeabi_d2f+0x100>)
 8002f6c:	0fcc      	lsrs	r4, r1, #31
 8002f6e:	0a40      	lsrs	r0, r0, #9
 8002f70:	0f51      	lsrs	r1, r2, #29
 8002f72:	1c5f      	adds	r7, r3, #1
 8002f74:	4308      	orrs	r0, r1
 8002f76:	00d5      	lsls	r5, r2, #3
 8002f78:	4237      	tst	r7, r6
 8002f7a:	d00a      	beq.n	8002f92 <__aeabi_d2f+0x32>
 8002f7c:	4939      	ldr	r1, [pc, #228]	; (8003064 <__aeabi_d2f+0x104>)
 8002f7e:	185e      	adds	r6, r3, r1
 8002f80:	2efe      	cmp	r6, #254	; 0xfe
 8002f82:	dd16      	ble.n	8002fb2 <__aeabi_d2f+0x52>
 8002f84:	23ff      	movs	r3, #255	; 0xff
 8002f86:	2100      	movs	r1, #0
 8002f88:	05db      	lsls	r3, r3, #23
 8002f8a:	430b      	orrs	r3, r1
 8002f8c:	07e0      	lsls	r0, r4, #31
 8002f8e:	4318      	orrs	r0, r3
 8002f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d106      	bne.n	8002fa4 <__aeabi_d2f+0x44>
 8002f96:	4328      	orrs	r0, r5
 8002f98:	d027      	beq.n	8002fea <__aeabi_d2f+0x8a>
 8002f9a:	2105      	movs	r1, #5
 8002f9c:	0189      	lsls	r1, r1, #6
 8002f9e:	0a49      	lsrs	r1, r1, #9
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	e7f1      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002fa4:	4305      	orrs	r5, r0
 8002fa6:	d0ed      	beq.n	8002f84 <__aeabi_d2f+0x24>
 8002fa8:	2180      	movs	r1, #128	; 0x80
 8002faa:	03c9      	lsls	r1, r1, #15
 8002fac:	23ff      	movs	r3, #255	; 0xff
 8002fae:	4301      	orrs	r1, r0
 8002fb0:	e7ea      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002fb2:	2e00      	cmp	r6, #0
 8002fb4:	dd1c      	ble.n	8002ff0 <__aeabi_d2f+0x90>
 8002fb6:	0192      	lsls	r2, r2, #6
 8002fb8:	0011      	movs	r1, r2
 8002fba:	1e4a      	subs	r2, r1, #1
 8002fbc:	4191      	sbcs	r1, r2
 8002fbe:	00c0      	lsls	r0, r0, #3
 8002fc0:	0f6d      	lsrs	r5, r5, #29
 8002fc2:	4301      	orrs	r1, r0
 8002fc4:	4329      	orrs	r1, r5
 8002fc6:	074b      	lsls	r3, r1, #29
 8002fc8:	d048      	beq.n	800305c <__aeabi_d2f+0xfc>
 8002fca:	230f      	movs	r3, #15
 8002fcc:	400b      	ands	r3, r1
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d000      	beq.n	8002fd4 <__aeabi_d2f+0x74>
 8002fd2:	3104      	adds	r1, #4
 8002fd4:	2380      	movs	r3, #128	; 0x80
 8002fd6:	04db      	lsls	r3, r3, #19
 8002fd8:	400b      	ands	r3, r1
 8002fda:	d03f      	beq.n	800305c <__aeabi_d2f+0xfc>
 8002fdc:	1c72      	adds	r2, r6, #1
 8002fde:	2efe      	cmp	r6, #254	; 0xfe
 8002fe0:	d0d0      	beq.n	8002f84 <__aeabi_d2f+0x24>
 8002fe2:	0189      	lsls	r1, r1, #6
 8002fe4:	0a49      	lsrs	r1, r1, #9
 8002fe6:	b2d3      	uxtb	r3, r2
 8002fe8:	e7ce      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002fea:	2300      	movs	r3, #0
 8002fec:	2100      	movs	r1, #0
 8002fee:	e7cb      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002ff0:	0032      	movs	r2, r6
 8002ff2:	3217      	adds	r2, #23
 8002ff4:	db22      	blt.n	800303c <__aeabi_d2f+0xdc>
 8002ff6:	2180      	movs	r1, #128	; 0x80
 8002ff8:	221e      	movs	r2, #30
 8002ffa:	0409      	lsls	r1, r1, #16
 8002ffc:	4308      	orrs	r0, r1
 8002ffe:	1b92      	subs	r2, r2, r6
 8003000:	2a1f      	cmp	r2, #31
 8003002:	dd1d      	ble.n	8003040 <__aeabi_d2f+0xe0>
 8003004:	2102      	movs	r1, #2
 8003006:	4249      	negs	r1, r1
 8003008:	1b8e      	subs	r6, r1, r6
 800300a:	0001      	movs	r1, r0
 800300c:	40f1      	lsrs	r1, r6
 800300e:	000e      	movs	r6, r1
 8003010:	2a20      	cmp	r2, #32
 8003012:	d004      	beq.n	800301e <__aeabi_d2f+0xbe>
 8003014:	4a14      	ldr	r2, [pc, #80]	; (8003068 <__aeabi_d2f+0x108>)
 8003016:	4694      	mov	ip, r2
 8003018:	4463      	add	r3, ip
 800301a:	4098      	lsls	r0, r3
 800301c:	4305      	orrs	r5, r0
 800301e:	0029      	movs	r1, r5
 8003020:	1e4d      	subs	r5, r1, #1
 8003022:	41a9      	sbcs	r1, r5
 8003024:	4331      	orrs	r1, r6
 8003026:	2600      	movs	r6, #0
 8003028:	074b      	lsls	r3, r1, #29
 800302a:	d1ce      	bne.n	8002fca <__aeabi_d2f+0x6a>
 800302c:	2080      	movs	r0, #128	; 0x80
 800302e:	000b      	movs	r3, r1
 8003030:	04c0      	lsls	r0, r0, #19
 8003032:	2201      	movs	r2, #1
 8003034:	4003      	ands	r3, r0
 8003036:	4201      	tst	r1, r0
 8003038:	d1d3      	bne.n	8002fe2 <__aeabi_d2f+0x82>
 800303a:	e7af      	b.n	8002f9c <__aeabi_d2f+0x3c>
 800303c:	2300      	movs	r3, #0
 800303e:	e7ac      	b.n	8002f9a <__aeabi_d2f+0x3a>
 8003040:	490a      	ldr	r1, [pc, #40]	; (800306c <__aeabi_d2f+0x10c>)
 8003042:	468c      	mov	ip, r1
 8003044:	0029      	movs	r1, r5
 8003046:	4463      	add	r3, ip
 8003048:	40d1      	lsrs	r1, r2
 800304a:	409d      	lsls	r5, r3
 800304c:	000a      	movs	r2, r1
 800304e:	0029      	movs	r1, r5
 8003050:	4098      	lsls	r0, r3
 8003052:	1e4d      	subs	r5, r1, #1
 8003054:	41a9      	sbcs	r1, r5
 8003056:	4301      	orrs	r1, r0
 8003058:	4311      	orrs	r1, r2
 800305a:	e7e4      	b.n	8003026 <__aeabi_d2f+0xc6>
 800305c:	0033      	movs	r3, r6
 800305e:	e79d      	b.n	8002f9c <__aeabi_d2f+0x3c>
 8003060:	000007fe 	.word	0x000007fe
 8003064:	fffffc80 	.word	0xfffffc80
 8003068:	fffffca2 	.word	0xfffffca2
 800306c:	fffffc82 	.word	0xfffffc82

08003070 <__clzsi2>:
 8003070:	211c      	movs	r1, #28
 8003072:	2301      	movs	r3, #1
 8003074:	041b      	lsls	r3, r3, #16
 8003076:	4298      	cmp	r0, r3
 8003078:	d301      	bcc.n	800307e <__clzsi2+0xe>
 800307a:	0c00      	lsrs	r0, r0, #16
 800307c:	3910      	subs	r1, #16
 800307e:	0a1b      	lsrs	r3, r3, #8
 8003080:	4298      	cmp	r0, r3
 8003082:	d301      	bcc.n	8003088 <__clzsi2+0x18>
 8003084:	0a00      	lsrs	r0, r0, #8
 8003086:	3908      	subs	r1, #8
 8003088:	091b      	lsrs	r3, r3, #4
 800308a:	4298      	cmp	r0, r3
 800308c:	d301      	bcc.n	8003092 <__clzsi2+0x22>
 800308e:	0900      	lsrs	r0, r0, #4
 8003090:	3904      	subs	r1, #4
 8003092:	a202      	add	r2, pc, #8	; (adr r2, 800309c <__clzsi2+0x2c>)
 8003094:	5c10      	ldrb	r0, [r2, r0]
 8003096:	1840      	adds	r0, r0, r1
 8003098:	4770      	bx	lr
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	02020304 	.word	0x02020304
 80030a0:	01010101 	.word	0x01010101
	...

080030ac <ICM_CS_Low>:
	dst <<= 8; \
	dst |= (src_low); \
} while (0);

void ICM_CS_Low(uint8_t index)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	0002      	movs	r2, r0
 80030b4:	1dfb      	adds	r3, r7, #7
 80030b6:	701a      	strb	r2, [r3, #0]
	if (index == 0)
 80030b8:	1dfb      	adds	r3, r7, #7
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d107      	bne.n	80030d0 <ICM_CS_Low+0x24>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80030c0:	2380      	movs	r3, #128	; 0x80
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	480a      	ldr	r0, [pc, #40]	; (80030f0 <ICM_CS_Low+0x44>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	0019      	movs	r1, r3
 80030ca:	f004 fbb3 	bl	8007834 <HAL_GPIO_WritePin>

	else if (index == 1)
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
	}
}
 80030ce:	e00a      	b.n	80030e6 <ICM_CS_Low+0x3a>
	else if (index == 1)
 80030d0:	1dfb      	adds	r3, r7, #7
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d106      	bne.n	80030e6 <ICM_CS_Low+0x3a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80030d8:	2380      	movs	r3, #128	; 0x80
 80030da:	015b      	lsls	r3, r3, #5
 80030dc:	4805      	ldr	r0, [pc, #20]	; (80030f4 <ICM_CS_Low+0x48>)
 80030de:	2200      	movs	r2, #0
 80030e0:	0019      	movs	r1, r3
 80030e2:	f004 fba7 	bl	8007834 <HAL_GPIO_WritePin>
}
 80030e6:	46c0      	nop			; (mov r8, r8)
 80030e8:	46bd      	mov	sp, r7
 80030ea:	b002      	add	sp, #8
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	50000800 	.word	0x50000800
 80030f4:	50000400 	.word	0x50000400

080030f8 <ICM_CS_High>:

void ICM_CS_High(uint8_t index)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	0002      	movs	r2, r0
 8003100:	1dfb      	adds	r3, r7, #7
 8003102:	701a      	strb	r2, [r3, #0]
	if (index == 0)
 8003104:	1dfb      	adds	r3, r7, #7
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d107      	bne.n	800311c <ICM_CS_High+0x24>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800310c:	2380      	movs	r3, #128	; 0x80
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	480a      	ldr	r0, [pc, #40]	; (800313c <ICM_CS_High+0x44>)
 8003112:	2201      	movs	r2, #1
 8003114:	0019      	movs	r1, r3
 8003116:	f004 fb8d 	bl	8007834 <HAL_GPIO_WritePin>

	else if (index == 1)
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
	}
}
 800311a:	e00a      	b.n	8003132 <ICM_CS_High+0x3a>
	else if (index == 1)
 800311c:	1dfb      	adds	r3, r7, #7
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d106      	bne.n	8003132 <ICM_CS_High+0x3a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8003124:	2380      	movs	r3, #128	; 0x80
 8003126:	015b      	lsls	r3, r3, #5
 8003128:	4805      	ldr	r0, [pc, #20]	; (8003140 <ICM_CS_High+0x48>)
 800312a:	2201      	movs	r2, #1
 800312c:	0019      	movs	r1, r3
 800312e:	f004 fb81 	bl	8007834 <HAL_GPIO_WritePin>
}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	46bd      	mov	sp, r7
 8003136:	b002      	add	sp, #8
 8003138:	bd80      	pop	{r7, pc}
 800313a:	46c0      	nop			; (mov r8, r8)
 800313c:	50000800 	.word	0x50000800
 8003140:	50000400 	.word	0x50000400

08003144 <ICM_ReadBytes>:

void ICM_ReadBytes(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t *pData, uint16_t Size, uint8_t index) // ***
{
 8003144:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	0008      	movs	r0, r1
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	0019      	movs	r1, r3
 8003152:	240b      	movs	r4, #11
 8003154:	193b      	adds	r3, r7, r4
 8003156:	1c02      	adds	r2, r0, #0
 8003158:	701a      	strb	r2, [r3, #0]
 800315a:	2508      	movs	r5, #8
 800315c:	197b      	adds	r3, r7, r5
 800315e:	1c0a      	adds	r2, r1, #0
 8003160:	801a      	strh	r2, [r3, #0]
	reg = reg | READ_FLAG;
 8003162:	193b      	adds	r3, r7, r4
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	2280      	movs	r2, #128	; 0x80
 8003168:	4252      	negs	r2, r2
 800316a:	4313      	orrs	r3, r2
 800316c:	b2da      	uxtb	r2, r3
 800316e:	193b      	adds	r3, r7, r4
 8003170:	701a      	strb	r2, [r3, #0]
	ICM_CS_Low(index);
 8003172:	2620      	movs	r6, #32
 8003174:	2308      	movs	r3, #8
 8003176:	18fa      	adds	r2, r7, r3
 8003178:	1993      	adds	r3, r2, r6
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	0018      	movs	r0, r3
 800317e:	f7ff ff95 	bl	80030ac <ICM_CS_Low>
	HAL_SPI_Transmit(hspi, &reg, 1,HAL_MAX_DELAY);
 8003182:	2301      	movs	r3, #1
 8003184:	425b      	negs	r3, r3
 8003186:	1939      	adds	r1, r7, r4
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	2201      	movs	r2, #1
 800318c:	f005 fcda 	bl	8008b44 <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, pData, Size,HAL_MAX_DELAY);
 8003190:	2301      	movs	r3, #1
 8003192:	425c      	negs	r4, r3
 8003194:	197b      	adds	r3, r7, r5
 8003196:	881a      	ldrh	r2, [r3, #0]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	68f8      	ldr	r0, [r7, #12]
 800319c:	0023      	movs	r3, r4
 800319e:	f005 fe29 	bl	8008df4 <HAL_SPI_Receive>
	ICM_CS_High(index);
 80031a2:	2308      	movs	r3, #8
 80031a4:	18fb      	adds	r3, r7, r3
 80031a6:	199b      	adds	r3, r3, r6
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	0018      	movs	r0, r3
 80031ac:	f7ff ffa4 	bl	80030f8 <ICM_CS_High>
}
 80031b0:	46c0      	nop			; (mov r8, r8)
 80031b2:	46bd      	mov	sp, r7
 80031b4:	b005      	add	sp, #20
 80031b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031b8 <ICM_ReadOneByte>:
	ICM_CS_High(index);

}

void ICM_ReadOneByte(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t* pData, uint8_t index) // ***
{
 80031b8:	b590      	push	{r4, r7, lr}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	0008      	movs	r0, r1
 80031c2:	607a      	str	r2, [r7, #4]
 80031c4:	0019      	movs	r1, r3
 80031c6:	240b      	movs	r4, #11
 80031c8:	193b      	adds	r3, r7, r4
 80031ca:	1c02      	adds	r2, r0, #0
 80031cc:	701a      	strb	r2, [r3, #0]
 80031ce:	200a      	movs	r0, #10
 80031d0:	183b      	adds	r3, r7, r0
 80031d2:	1c0a      	adds	r2, r1, #0
 80031d4:	701a      	strb	r2, [r3, #0]
	reg = reg | READ_FLAG;
 80031d6:	193b      	adds	r3, r7, r4
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	2280      	movs	r2, #128	; 0x80
 80031dc:	4252      	negs	r2, r2
 80031de:	4313      	orrs	r3, r2
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	193b      	adds	r3, r7, r4
 80031e4:	701a      	strb	r2, [r3, #0]
	ICM_CS_Low(index);
 80031e6:	183b      	adds	r3, r7, r0
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	0018      	movs	r0, r3
 80031ec:	f7ff ff5e 	bl	80030ac <ICM_CS_Low>
	HAL_SPI_Transmit(hspi, &reg, 1,HAL_MAX_DELAY);
 80031f0:	2301      	movs	r3, #1
 80031f2:	425b      	negs	r3, r3
 80031f4:	1939      	adds	r1, r7, r4
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f005 fca3 	bl	8008b44 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hspi) != HAL_SPI_STATE_READY)
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	0018      	movs	r0, r3
 8003204:	f006 f914 	bl	8009430 <HAL_SPI_GetState>
 8003208:	0003      	movs	r3, r0
 800320a:	2b01      	cmp	r3, #1
 800320c:	d1f8      	bne.n	8003200 <ICM_ReadOneByte+0x48>
		;
	HAL_SPI_Receive(hspi, pData, 1,HAL_MAX_DELAY);
 800320e:	2301      	movs	r3, #1
 8003210:	425b      	negs	r3, r3
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	2201      	movs	r2, #1
 8003218:	f005 fdec 	bl	8008df4 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(hspi) != HAL_SPI_STATE_READY)
 800321c:	46c0      	nop			; (mov r8, r8)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	0018      	movs	r0, r3
 8003222:	f006 f905 	bl	8009430 <HAL_SPI_GetState>
 8003226:	0003      	movs	r3, r0
 8003228:	2b01      	cmp	r3, #1
 800322a:	d1f8      	bne.n	800321e <ICM_ReadOneByte+0x66>
		;
	ICM_CS_High(index);
 800322c:	230a      	movs	r3, #10
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	0018      	movs	r0, r3
 8003234:	f7ff ff60 	bl	80030f8 <ICM_CS_High>
}
 8003238:	46c0      	nop			; (mov r8, r8)
 800323a:	46bd      	mov	sp, r7
 800323c:	b005      	add	sp, #20
 800323e:	bd90      	pop	{r4, r7, pc}

08003240 <ICM_WriteOneByte>:

void ICM_WriteOneByte(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t Data, uint8_t index) // ***
{
 8003240:	b590      	push	{r4, r7, lr}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	000c      	movs	r4, r1
 800324a:	0010      	movs	r0, r2
 800324c:	0019      	movs	r1, r3
 800324e:	1cfb      	adds	r3, r7, #3
 8003250:	1c22      	adds	r2, r4, #0
 8003252:	701a      	strb	r2, [r3, #0]
 8003254:	1cbb      	adds	r3, r7, #2
 8003256:	1c02      	adds	r2, r0, #0
 8003258:	701a      	strb	r2, [r3, #0]
 800325a:	1c7b      	adds	r3, r7, #1
 800325c:	1c0a      	adds	r2, r1, #0
 800325e:	701a      	strb	r2, [r3, #0]
	reg = reg & WRITE_FLAG;
 8003260:	1cfb      	adds	r3, r7, #3
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	227f      	movs	r2, #127	; 0x7f
 8003266:	4013      	ands	r3, r2
 8003268:	b2da      	uxtb	r2, r3
 800326a:	1cfb      	adds	r3, r7, #3
 800326c:	701a      	strb	r2, [r3, #0]
	ICM_CS_Low(index);
 800326e:	1c7b      	adds	r3, r7, #1
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	0018      	movs	r0, r3
 8003274:	f7ff ff1a 	bl	80030ac <ICM_CS_Low>
	HAL_SPI_Transmit(hspi, &reg, 1,HAL_MAX_DELAY);
 8003278:	2301      	movs	r3, #1
 800327a:	425b      	negs	r3, r3
 800327c:	1cf9      	adds	r1, r7, #3
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f005 fc5f 	bl	8008b44 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &Data, 1,HAL_MAX_DELAY);
 8003286:	2301      	movs	r3, #1
 8003288:	425b      	negs	r3, r3
 800328a:	1cb9      	adds	r1, r7, #2
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f005 fc58 	bl	8008b44 <HAL_SPI_Transmit>
	ICM_CS_High(index);
 8003294:	1c7b      	adds	r3, r7, #1
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	0018      	movs	r0, r3
 800329a:	f7ff ff2d 	bl	80030f8 <ICM_CS_High>
}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b003      	add	sp, #12
 80032a4:	bd90      	pop	{r4, r7, pc}

080032a6 <ICM_SelectBank>:

void ICM_SelectBank(SPI_HandleTypeDef* hspi,uint8_t reg, uint8_t index){
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
 80032ae:	0008      	movs	r0, r1
 80032b0:	0011      	movs	r1, r2
 80032b2:	1cfb      	adds	r3, r7, #3
 80032b4:	1c02      	adds	r2, r0, #0
 80032b6:	701a      	strb	r2, [r3, #0]
 80032b8:	1cbb      	adds	r3, r7, #2
 80032ba:	1c0a      	adds	r2, r1, #0
 80032bc:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,USER_BANK_SEL,reg, index);
 80032be:	1cbb      	adds	r3, r7, #2
 80032c0:	7819      	ldrb	r1, [r3, #0]
 80032c2:	1cfb      	adds	r3, r7, #3
 80032c4:	781a      	ldrb	r2, [r3, #0]
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	000b      	movs	r3, r1
 80032ca:	217f      	movs	r1, #127	; 0x7f
 80032cc:	f7ff ffb8 	bl	8003240 <ICM_WriteOneByte>
}
 80032d0:	46c0      	nop			; (mov r8, r8)
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b002      	add	sp, #8
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <ICM_Initialize>:

/*Initializing the ICM20602*/
void ICM_Initialize(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, uint8_t index)
{
 80032d8:	b5b0      	push	{r4, r5, r7, lr}
 80032da:	b0a0      	sub	sp, #128	; 0x80
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	1dfb      	adds	r3, r7, #7
 80032e4:	701a      	strb	r2, [r3, #0]

	uint8_t temp;

	ICM_SelectBank(hspi,USER_BANK_0, index);
 80032e6:	1dfb      	adds	r3, r7, #7
 80032e8:	781a      	ldrb	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2100      	movs	r1, #0
 80032ee:	0018      	movs	r0, r3
 80032f0:	f7ff ffd9 	bl	80032a6 <ICM_SelectBank>
	temp = PWR_MGT_RESET;
 80032f4:	207f      	movs	r0, #127	; 0x7f
 80032f6:	183b      	adds	r3, r7, r0
 80032f8:	2280      	movs	r2, #128	; 0x80
 80032fa:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,REG_PWR_MGMT_1,temp, index);
 80032fc:	1dfb      	adds	r3, r7, #7
 80032fe:	7819      	ldrb	r1, [r3, #0]
 8003300:	183b      	adds	r3, r7, r0
 8003302:	781a      	ldrb	r2, [r3, #0]
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	000b      	movs	r3, r1
 8003308:	2106      	movs	r1, #6
 800330a:	f7ff ff99 	bl	8003240 <ICM_WriteOneByte>
	HAL_Delay(20);
 800330e:	2014      	movs	r0, #20
 8003310:	f004 f83e 	bl	8007390 <HAL_Delay>

	char uart_buffer[100];
	sprintf((char*) uart_buffer, "SLAVE %i: Initializing IMU \r\n", index);
 8003314:	1dfb      	adds	r3, r7, #7
 8003316:	781a      	ldrb	r2, [r3, #0]
 8003318:	499f      	ldr	r1, [pc, #636]	; (8003598 <ICM_Initialize+0x2c0>)
 800331a:	2414      	movs	r4, #20
 800331c:	193b      	adds	r3, r7, r4
 800331e:	0018      	movs	r0, r3
 8003320:	f007 fdb6 	bl	800ae90 <siprintf>
	HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003324:	193b      	adds	r3, r7, r4
 8003326:	0018      	movs	r0, r3
 8003328:	f7fc feea 	bl	8000100 <strlen>
 800332c:	0003      	movs	r3, r0
 800332e:	b29a      	uxth	r2, r3
 8003330:	23fa      	movs	r3, #250	; 0xfa
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	1939      	adds	r1, r7, r4
 8003336:	68b8      	ldr	r0, [r7, #8]
 8003338:	f006 fbcc 	bl	8009ad4 <HAL_UART_Transmit>
	HAL_Delay(100);
 800333c:	2064      	movs	r0, #100	; 0x64
 800333e:	f004 f827 	bl	8007390 <HAL_Delay>

	/* Who am i test
	 WhoAmI is in register bank 0* */
	ICM_SelectBank(hspi,USER_BANK_0, index);
 8003342:	1dfb      	adds	r3, r7, #7
 8003344:	781a      	ldrb	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2100      	movs	r1, #0
 800334a:	0018      	movs	r0, r3
 800334c:	f7ff ffab 	bl	80032a6 <ICM_SelectBank>
	if (ICM_WHOAMI(hspi, index))
 8003350:	1dfb      	adds	r3, r7, #7
 8003352:	781a      	ldrb	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	0011      	movs	r1, r2
 8003358:	0018      	movs	r0, r3
 800335a:	f000 fe11 	bl	8003f80 <ICM_WHOAMI>
 800335e:	1e03      	subs	r3, r0, #0
 8003360:	d013      	beq.n	800338a <ICM_Initialize+0xb2>
	{
		sprintf((char*) uart_buffer, "SLAVE %i: WHO AM I Success \r\n", index);
 8003362:	1dfb      	adds	r3, r7, #7
 8003364:	781a      	ldrb	r2, [r3, #0]
 8003366:	498d      	ldr	r1, [pc, #564]	; (800359c <ICM_Initialize+0x2c4>)
 8003368:	193b      	adds	r3, r7, r4
 800336a:	0018      	movs	r0, r3
 800336c:	f007 fd90 	bl	800ae90 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003370:	193b      	adds	r3, r7, r4
 8003372:	0018      	movs	r0, r3
 8003374:	f7fc fec4 	bl	8000100 <strlen>
 8003378:	0003      	movs	r3, r0
 800337a:	b29a      	uxth	r2, r3
 800337c:	23fa      	movs	r3, #250	; 0xfa
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	1939      	adds	r1, r7, r4
 8003382:	68b8      	ldr	r0, [r7, #8]
 8003384:	f006 fba6 	bl	8009ad4 <HAL_UART_Transmit>
 8003388:	e013      	b.n	80033b2 <ICM_Initialize+0xda>
	} else {
		sprintf((char*) uart_buffer, "SLAVE %i: WHO AM I Failed \r\n", index);
 800338a:	1dfb      	adds	r3, r7, #7
 800338c:	781a      	ldrb	r2, [r3, #0]
 800338e:	4984      	ldr	r1, [pc, #528]	; (80035a0 <ICM_Initialize+0x2c8>)
 8003390:	2414      	movs	r4, #20
 8003392:	193b      	adds	r3, r7, r4
 8003394:	0018      	movs	r0, r3
 8003396:	f007 fd7b 	bl	800ae90 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 800339a:	193b      	adds	r3, r7, r4
 800339c:	0018      	movs	r0, r3
 800339e:	f7fc feaf 	bl	8000100 <strlen>
 80033a2:	0003      	movs	r3, r0
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	23fa      	movs	r3, #250	; 0xfa
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	1939      	adds	r1, r7, r4
 80033ac:	68b8      	ldr	r0, [r7, #8]
 80033ae:	f006 fb91 	bl	8009ad4 <HAL_UART_Transmit>
	}

	HAL_Delay(50);
 80033b2:	2032      	movs	r0, #50	; 0x32
 80033b4:	f003 ffec 	bl	8007390 <HAL_Delay>

	uint8_t pwr_config = PWR_MGMT_1_CONFIG;
 80033b8:	247e      	movs	r4, #126	; 0x7e
 80033ba:	193b      	adds	r3, r7, r4
 80033bc:	2201      	movs	r2, #1
 80033be:	701a      	strb	r2, [r3, #0]
	uint8_t pwr_config2 = PWR_MGMT_2_CONFIG;
 80033c0:	257d      	movs	r5, #125	; 0x7d
 80033c2:	197b      	adds	r3, r7, r5
 80033c4:	2200      	movs	r2, #0
 80033c6:	701a      	strb	r2, [r3, #0]

	ICM_WriteOneByte(hspi, REG_PWR_MGMT_1, pwr_config, index);
 80033c8:	1dfb      	adds	r3, r7, #7
 80033ca:	7819      	ldrb	r1, [r3, #0]
 80033cc:	193b      	adds	r3, r7, r4
 80033ce:	781a      	ldrb	r2, [r3, #0]
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	000b      	movs	r3, r1
 80033d4:	2106      	movs	r1, #6
 80033d6:	f7ff ff33 	bl	8003240 <ICM_WriteOneByte>
	HAL_Delay(20);
 80033da:	2014      	movs	r0, #20
 80033dc:	f003 ffd8 	bl	8007390 <HAL_Delay>
	ICM_WriteOneByte(hspi,REG_PWR_MGMT_2,pwr_config2, index);
 80033e0:	1dfb      	adds	r3, r7, #7
 80033e2:	7819      	ldrb	r1, [r3, #0]
 80033e4:	197b      	adds	r3, r7, r5
 80033e6:	781a      	ldrb	r2, [r3, #0]
 80033e8:	68f8      	ldr	r0, [r7, #12]
 80033ea:	000b      	movs	r3, r1
 80033ec:	2107      	movs	r1, #7
 80033ee:	f7ff ff27 	bl	8003240 <ICM_WriteOneByte>


	/*Turn Acceleration and Gyro OFF*/
	HAL_Delay(20);
 80033f2:	2014      	movs	r0, #20
 80033f4:	f003 ffcc 	bl	8007390 <HAL_Delay>
	pwr_config = ACC_GYRO_OFF;
 80033f8:	193b      	adds	r3, r7, r4
 80033fa:	223f      	movs	r2, #63	; 0x3f
 80033fc:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_PWR_MGMT_2, pwr_config, index);
 80033fe:	1dfb      	adds	r3, r7, #7
 8003400:	7819      	ldrb	r1, [r3, #0]
 8003402:	193b      	adds	r3, r7, r4
 8003404:	781a      	ldrb	r2, [r3, #0]
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	000b      	movs	r3, r1
 800340a:	2107      	movs	r1, #7
 800340c:	f7ff ff18 	bl	8003240 <ICM_WriteOneByte>

	/* Disable Fifo and I2C slave*/
	temp = 0b00010000;
 8003410:	247f      	movs	r4, #127	; 0x7f
 8003412:	193b      	adds	r3, r7, r4
 8003414:	2210      	movs	r2, #16
 8003416:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_USER_CTRL, temp, index);
 8003418:	1dfb      	adds	r3, r7, #7
 800341a:	7819      	ldrb	r1, [r3, #0]
 800341c:	193b      	adds	r3, r7, r4
 800341e:	781a      	ldrb	r2, [r3, #0]
 8003420:	68f8      	ldr	r0, [r7, #12]
 8003422:	000b      	movs	r3, r1
 8003424:	2103      	movs	r1, #3
 8003426:	f7ff ff0b 	bl	8003240 <ICM_WriteOneByte>


	/* Configure Gyro */
	ICM_SelectBank(hspi, USER_BANK_2, index);
 800342a:	1dfb      	adds	r3, r7, #7
 800342c:	781a      	ldrb	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2120      	movs	r1, #32
 8003432:	0018      	movs	r0, r3
 8003434:	f7ff ff37 	bl	80032a6 <ICM_SelectBank>
	temp = 0;
 8003438:	0020      	movs	r0, r4
 800343a:	183b      	adds	r3, r7, r0
 800343c:	2200      	movs	r2, #0
 800343e:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_2, temp, index);
 8003440:	1dfb      	adds	r3, r7, #7
 8003442:	7819      	ldrb	r1, [r3, #0]
 8003444:	183b      	adds	r3, r7, r0
 8003446:	781a      	ldrb	r2, [r3, #0]
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	000b      	movs	r3, r1
 800344c:	2102      	movs	r1, #2
 800344e:	f7ff fef7 	bl	8003240 <ICM_WriteOneByte>

	uint16_t dps = GYRO_DPS;
 8003452:	247a      	movs	r4, #122	; 0x7a
 8003454:	193b      	adds	r3, r7, r4
 8003456:	22fa      	movs	r2, #250	; 0xfa
 8003458:	0092      	lsls	r2, r2, #2
 800345a:	801a      	strh	r2, [r3, #0]
	if (ICM_GyroConfig(hspi, dps, index))
 800345c:	1dfb      	adds	r3, r7, #7
 800345e:	781a      	ldrb	r2, [r3, #0]
 8003460:	193b      	adds	r3, r7, r4
 8003462:	8819      	ldrh	r1, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	0018      	movs	r0, r3
 8003468:	f000 f8a4 	bl	80035b4 <ICM_GyroConfig>
 800346c:	1e03      	subs	r3, r0, #0
 800346e:	d015      	beq.n	800349c <ICM_Initialize+0x1c4>
	{
		sprintf((char*) uart_buffer, "SLAVE %i: Gyro Configuration success DPS: %d \r\n", index, dps);
 8003470:	1dfb      	adds	r3, r7, #7
 8003472:	781a      	ldrb	r2, [r3, #0]
 8003474:	193b      	adds	r3, r7, r4
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	494a      	ldr	r1, [pc, #296]	; (80035a4 <ICM_Initialize+0x2cc>)
 800347a:	2414      	movs	r4, #20
 800347c:	1938      	adds	r0, r7, r4
 800347e:	f007 fd07 	bl	800ae90 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003482:	193b      	adds	r3, r7, r4
 8003484:	0018      	movs	r0, r3
 8003486:	f7fc fe3b 	bl	8000100 <strlen>
 800348a:	0003      	movs	r3, r0
 800348c:	b29a      	uxth	r2, r3
 800348e:	23fa      	movs	r3, #250	; 0xfa
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	1939      	adds	r1, r7, r4
 8003494:	68b8      	ldr	r0, [r7, #8]
 8003496:	f006 fb1d 	bl	8009ad4 <HAL_UART_Transmit>
 800349a:	e013      	b.n	80034c4 <ICM_Initialize+0x1ec>

	} else {
		sprintf((char*) uart_buffer, "SLAVE %i: Gyro Configuration failed \r\n", index);
 800349c:	1dfb      	adds	r3, r7, #7
 800349e:	781a      	ldrb	r2, [r3, #0]
 80034a0:	4941      	ldr	r1, [pc, #260]	; (80035a8 <ICM_Initialize+0x2d0>)
 80034a2:	2414      	movs	r4, #20
 80034a4:	193b      	adds	r3, r7, r4
 80034a6:	0018      	movs	r0, r3
 80034a8:	f007 fcf2 	bl	800ae90 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 80034ac:	193b      	adds	r3, r7, r4
 80034ae:	0018      	movs	r0, r3
 80034b0:	f7fc fe26 	bl	8000100 <strlen>
 80034b4:	0003      	movs	r3, r0
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	23fa      	movs	r3, #250	; 0xfa
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	1939      	adds	r1, r7, r4
 80034be:	68b8      	ldr	r0, [r7, #8]
 80034c0:	f006 fb08 	bl	8009ad4 <HAL_UART_Transmit>

	}

	temp = 0;
 80034c4:	207f      	movs	r0, #127	; 0x7f
 80034c6:	183b      	adds	r3, r7, r0
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG_2,temp, index);
 80034cc:	1dfb      	adds	r3, r7, #7
 80034ce:	7819      	ldrb	r1, [r3, #0]
 80034d0:	183b      	adds	r3, r7, r0
 80034d2:	781a      	ldrb	r2, [r3, #0]
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	000b      	movs	r3, r1
 80034d8:	2115      	movs	r1, #21
 80034da:	f7ff feb1 	bl	8003240 <ICM_WriteOneByte>
	/*Turn Acceleartion and Gyro ON*/
	HAL_Delay(20);
 80034de:	2014      	movs	r0, #20
 80034e0:	f003 ff56 	bl	8007390 <HAL_Delay>
	pwr_config = ACC_GYRO_ON;
 80034e4:	247e      	movs	r4, #126	; 0x7e
 80034e6:	193b      	adds	r3, r7, r4
 80034e8:	2200      	movs	r2, #0
 80034ea:	701a      	strb	r2, [r3, #0]
	ICM_SelectBank(hspi,USER_BANK_0, index);
 80034ec:	1dfb      	adds	r3, r7, #7
 80034ee:	781a      	ldrb	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2100      	movs	r1, #0
 80034f4:	0018      	movs	r0, r3
 80034f6:	f7ff fed6 	bl	80032a6 <ICM_SelectBank>
	HAL_Delay(20);
 80034fa:	2014      	movs	r0, #20
 80034fc:	f003 ff48 	bl	8007390 <HAL_Delay>
	ICM_WriteOneByte(hspi, REG_PWR_MGMT_2, pwr_config, index);
 8003500:	1dfb      	adds	r3, r7, #7
 8003502:	7819      	ldrb	r1, [r3, #0]
 8003504:	193b      	adds	r3, r7, r4
 8003506:	781a      	ldrb	r2, [r3, #0]
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	000b      	movs	r3, r1
 800350c:	2107      	movs	r1, #7
 800350e:	f7ff fe97 	bl	8003240 <ICM_WriteOneByte>
	HAL_Delay(20);
 8003512:	2014      	movs	r0, #20
 8003514:	f003 ff3c 	bl	8007390 <HAL_Delay>
	/* Configure Accelerometer */
	uint8_t acc_scale = ACCEL_SCALE_SELECT;
 8003518:	2479      	movs	r4, #121	; 0x79
 800351a:	193b      	adds	r3, r7, r4
 800351c:	2208      	movs	r2, #8
 800351e:	701a      	strb	r2, [r3, #0]

	if(ICM_AccConfig(hspi,acc_scale, index)){
 8003520:	1dfb      	adds	r3, r7, #7
 8003522:	781a      	ldrb	r2, [r3, #0]
 8003524:	193b      	adds	r3, r7, r4
 8003526:	7819      	ldrb	r1, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	0018      	movs	r0, r3
 800352c:	f000 fc70 	bl	8003e10 <ICM_AccConfig>
 8003530:	1e03      	subs	r3, r0, #0
 8003532:	d015      	beq.n	8003560 <ICM_Initialize+0x288>
		sprintf((char*) uart_buffer,"SLAVE %i: Accelerometer Configuration success SELECT +-G: %d \r\n",index, acc_scale);
 8003534:	1dfb      	adds	r3, r7, #7
 8003536:	781a      	ldrb	r2, [r3, #0]
 8003538:	193b      	adds	r3, r7, r4
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	491b      	ldr	r1, [pc, #108]	; (80035ac <ICM_Initialize+0x2d4>)
 800353e:	2414      	movs	r4, #20
 8003540:	1938      	adds	r0, r7, r4
 8003542:	f007 fca5 	bl	800ae90 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003546:	193b      	adds	r3, r7, r4
 8003548:	0018      	movs	r0, r3
 800354a:	f7fc fdd9 	bl	8000100 <strlen>
 800354e:	0003      	movs	r3, r0
 8003550:	b29a      	uxth	r2, r3
 8003552:	23fa      	movs	r3, #250	; 0xfa
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	1939      	adds	r1, r7, r4
 8003558:	68b8      	ldr	r0, [r7, #8]
 800355a:	f006 fabb 	bl	8009ad4 <HAL_UART_Transmit>
 800355e:	e013      	b.n	8003588 <ICM_Initialize+0x2b0>
	}else{
		sprintf((char*) uart_buffer, "SLAVE %i: Accelerometer Configuration failed \r\n", index);
 8003560:	1dfb      	adds	r3, r7, #7
 8003562:	781a      	ldrb	r2, [r3, #0]
 8003564:	4912      	ldr	r1, [pc, #72]	; (80035b0 <ICM_Initialize+0x2d8>)
 8003566:	2414      	movs	r4, #20
 8003568:	193b      	adds	r3, r7, r4
 800356a:	0018      	movs	r0, r3
 800356c:	f007 fc90 	bl	800ae90 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003570:	193b      	adds	r3, r7, r4
 8003572:	0018      	movs	r0, r3
 8003574:	f7fc fdc4 	bl	8000100 <strlen>
 8003578:	0003      	movs	r3, r0
 800357a:	b29a      	uxth	r2, r3
 800357c:	23fa      	movs	r3, #250	; 0xfa
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	1939      	adds	r1, r7, r4
 8003582:	68b8      	ldr	r0, [r7, #8]
 8003584:	f006 faa6 	bl	8009ad4 <HAL_UART_Transmit>
	}


	HAL_Delay(20);
 8003588:	2014      	movs	r0, #20
 800358a:	f003 ff01 	bl	8007390 <HAL_Delay>

	/*Configure*/


}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	46bd      	mov	sp, r7
 8003592:	b020      	add	sp, #128	; 0x80
 8003594:	bdb0      	pop	{r4, r5, r7, pc}
 8003596:	46c0      	nop			; (mov r8, r8)
 8003598:	0800fbd0 	.word	0x0800fbd0
 800359c:	0800fbf0 	.word	0x0800fbf0
 80035a0:	0800fc10 	.word	0x0800fc10
 80035a4:	0800fc30 	.word	0x0800fc30
 80035a8:	0800fc60 	.word	0x0800fc60
 80035ac:	0800fc88 	.word	0x0800fc88
 80035b0:	0800fcc8 	.word	0x0800fcc8

080035b4 <ICM_GyroConfig>:


/*Configuring Gyro DPS settings in Gyro Config Register */
uint8_t ICM_GyroConfig(SPI_HandleTypeDef *hspi, uint16_t dps, uint8_t index)
{
 80035b4:	b590      	push	{r4, r7, lr}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	0008      	movs	r0, r1
 80035be:	0011      	movs	r1, r2
 80035c0:	1cbb      	adds	r3, r7, #2
 80035c2:	1c02      	adds	r2, r0, #0
 80035c4:	801a      	strh	r2, [r3, #0]
 80035c6:	1c7b      	adds	r3, r7, #1
 80035c8:	1c0a      	adds	r2, r1, #0
 80035ca:	701a      	strb	r2, [r3, #0]
	uint8_t config_byte;
	switch(dps)
 80035cc:	1cbb      	adds	r3, r7, #2
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	22fa      	movs	r2, #250	; 0xfa
 80035d2:	00d2      	lsls	r2, r2, #3
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d045      	beq.n	8003664 <ICM_GyroConfig+0xb0>
 80035d8:	22fa      	movs	r2, #250	; 0xfa
 80035da:	00d2      	lsls	r2, r2, #3
 80035dc:	4293      	cmp	r3, r2
 80035de:	dc52      	bgt.n	8003686 <ICM_GyroConfig+0xd2>
 80035e0:	22fa      	movs	r2, #250	; 0xfa
 80035e2:	0092      	lsls	r2, r2, #2
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d02c      	beq.n	8003642 <ICM_GyroConfig+0x8e>
 80035e8:	22fa      	movs	r2, #250	; 0xfa
 80035ea:	0092      	lsls	r2, r2, #2
 80035ec:	4293      	cmp	r3, r2
 80035ee:	dc4a      	bgt.n	8003686 <ICM_GyroConfig+0xd2>
 80035f0:	2bfa      	cmp	r3, #250	; 0xfa
 80035f2:	d004      	beq.n	80035fe <ICM_GyroConfig+0x4a>
 80035f4:	22fa      	movs	r2, #250	; 0xfa
 80035f6:	0052      	lsls	r2, r2, #1
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d011      	beq.n	8003620 <ICM_GyroConfig+0x6c>
 80035fc:	e043      	b.n	8003686 <ICM_GyroConfig+0xd2>
	{
		case 250:
			config_byte = GYRO_250_DPS | GYRO_FILTER;
 80035fe:	200f      	movs	r0, #15
 8003600:	183b      	adds	r3, r7, r0
 8003602:	2229      	movs	r2, #41	; 0x29
 8003604:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_250DPS;
 8003606:	4b35      	ldr	r3, [pc, #212]	; (80036dc <ICM_GyroConfig+0x128>)
 8003608:	4a35      	ldr	r2, [pc, #212]	; (80036e0 <ICM_GyroConfig+0x12c>)
 800360a:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte, index);
 800360c:	1c7b      	adds	r3, r7, #1
 800360e:	7819      	ldrb	r1, [r3, #0]
 8003610:	183b      	adds	r3, r7, r0
 8003612:	781a      	ldrb	r2, [r3, #0]
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	000b      	movs	r3, r1
 8003618:	2101      	movs	r1, #1
 800361a:	f7ff fe11 	bl	8003240 <ICM_WriteOneByte>
			break;
 800361e:	e040      	b.n	80036a2 <ICM_GyroConfig+0xee>
		case 500:
			config_byte = GYRO_500_DPS | GYRO_FILTER;
 8003620:	200f      	movs	r0, #15
 8003622:	183b      	adds	r3, r7, r0
 8003624:	222b      	movs	r2, #43	; 0x2b
 8003626:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_500DPS;
 8003628:	4b2c      	ldr	r3, [pc, #176]	; (80036dc <ICM_GyroConfig+0x128>)
 800362a:	4a2e      	ldr	r2, [pc, #184]	; (80036e4 <ICM_GyroConfig+0x130>)
 800362c:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte, index);
 800362e:	1c7b      	adds	r3, r7, #1
 8003630:	7819      	ldrb	r1, [r3, #0]
 8003632:	183b      	adds	r3, r7, r0
 8003634:	781a      	ldrb	r2, [r3, #0]
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	000b      	movs	r3, r1
 800363a:	2101      	movs	r1, #1
 800363c:	f7ff fe00 	bl	8003240 <ICM_WriteOneByte>
			break;
 8003640:	e02f      	b.n	80036a2 <ICM_GyroConfig+0xee>
		case 1000:
			config_byte = GYRO_1000_DPS | GYRO_FILTER;
 8003642:	200f      	movs	r0, #15
 8003644:	183b      	adds	r3, r7, r0
 8003646:	222d      	movs	r2, #45	; 0x2d
 8003648:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_1000DPS;
 800364a:	4b24      	ldr	r3, [pc, #144]	; (80036dc <ICM_GyroConfig+0x128>)
 800364c:	4a26      	ldr	r2, [pc, #152]	; (80036e8 <ICM_GyroConfig+0x134>)
 800364e:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1,(uint8_t)config_byte, index);
 8003650:	1c7b      	adds	r3, r7, #1
 8003652:	7819      	ldrb	r1, [r3, #0]
 8003654:	183b      	adds	r3, r7, r0
 8003656:	781a      	ldrb	r2, [r3, #0]
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	000b      	movs	r3, r1
 800365c:	2101      	movs	r1, #1
 800365e:	f7ff fdef 	bl	8003240 <ICM_WriteOneByte>
			break;
 8003662:	e01e      	b.n	80036a2 <ICM_GyroConfig+0xee>
		case 2000:
			config_byte = GYRO_2000_DPS | GYRO_FILTER;
 8003664:	200f      	movs	r0, #15
 8003666:	183b      	adds	r3, r7, r0
 8003668:	222f      	movs	r2, #47	; 0x2f
 800366a:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_2000DPS;
 800366c:	4b1b      	ldr	r3, [pc, #108]	; (80036dc <ICM_GyroConfig+0x128>)
 800366e:	4a1f      	ldr	r2, [pc, #124]	; (80036ec <ICM_GyroConfig+0x138>)
 8003670:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte, index);
 8003672:	1c7b      	adds	r3, r7, #1
 8003674:	7819      	ldrb	r1, [r3, #0]
 8003676:	183b      	adds	r3, r7, r0
 8003678:	781a      	ldrb	r2, [r3, #0]
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	000b      	movs	r3, r1
 800367e:	2101      	movs	r1, #1
 8003680:	f7ff fdde 	bl	8003240 <ICM_WriteOneByte>
			break;
 8003684:	e00d      	b.n	80036a2 <ICM_GyroConfig+0xee>
		default:
			config_byte = GYRO_1000_DPS | GYRO_FILTER;
 8003686:	200f      	movs	r0, #15
 8003688:	183b      	adds	r3, r7, r0
 800368a:	222d      	movs	r2, #45	; 0x2d
 800368c:	701a      	strb	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte, index);
 800368e:	1c7b      	adds	r3, r7, #1
 8003690:	7819      	ldrb	r1, [r3, #0]
 8003692:	183b      	adds	r3, r7, r0
 8003694:	781a      	ldrb	r2, [r3, #0]
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	000b      	movs	r3, r1
 800369a:	2101      	movs	r1, #1
 800369c:	f7ff fdd0 	bl	8003240 <ICM_WriteOneByte>
			break;
 80036a0:	46c0      	nop			; (mov r8, r8)
	}

	HAL_Delay(10);
 80036a2:	200a      	movs	r0, #10
 80036a4:	f003 fe74 	bl	8007390 <HAL_Delay>

	uint8_t test = 0;
 80036a8:	210e      	movs	r1, #14
 80036aa:	187b      	adds	r3, r7, r1
 80036ac:	2200      	movs	r2, #0
 80036ae:	701a      	strb	r2, [r3, #0]

	ICM_ReadOneByte(hspi, REG_GYRO_CONFIG_1, &test, index);
 80036b0:	1c7b      	adds	r3, r7, #1
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	000c      	movs	r4, r1
 80036b6:	187a      	adds	r2, r7, r1
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	2101      	movs	r1, #1
 80036bc:	f7ff fd7c 	bl	80031b8 <ICM_ReadOneByte>

	if (test != config_byte)
 80036c0:	193b      	adds	r3, r7, r4
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	220f      	movs	r2, #15
 80036c6:	18ba      	adds	r2, r7, r2
 80036c8:	7812      	ldrb	r2, [r2, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d001      	beq.n	80036d2 <ICM_GyroConfig+0x11e>
	{

		return 0;
 80036ce:	2300      	movs	r3, #0
 80036d0:	e000      	b.n	80036d4 <ICM_GyroConfig+0x120>
	}
	return 1;
 80036d2:	2301      	movs	r3, #1
}
 80036d4:	0018      	movs	r0, r3
 80036d6:	46bd      	mov	sp, r7
 80036d8:	b005      	add	sp, #20
 80036da:	bd90      	pop	{r4, r7, pc}
 80036dc:	200003a0 	.word	0x200003a0
 80036e0:	43030000 	.word	0x43030000
 80036e4:	42830000 	.word	0x42830000
 80036e8:	42033333 	.word	0x42033333
 80036ec:	41833333 	.word	0x41833333

080036f0 <ICM_GyroCalibration>:


void ICM_GyroCalibration(SPI_HandleTypeDef *hspi,UART_HandleTypeDef* huart, float *gyro_bias, uint8_t index)
{
 80036f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036f2:	46c6      	mov	lr, r8
 80036f4:	b500      	push	{lr}
 80036f6:	b0ca      	sub	sp, #296	; 0x128
 80036f8:	af06      	add	r7, sp, #24
 80036fa:	61f8      	str	r0, [r7, #28]
 80036fc:	61b9      	str	r1, [r7, #24]
 80036fe:	617a      	str	r2, [r7, #20]
 8003700:	001a      	movs	r2, r3
 8003702:	240b      	movs	r4, #11
 8003704:	2308      	movs	r3, #8
 8003706:	18fb      	adds	r3, r7, r3
 8003708:	191b      	adds	r3, r3, r4
 800370a:	701a      	strb	r2, [r3, #0]
	char uart_buffer[200];
	float gyro_data[3] = {0,0,0};
 800370c:	2128      	movs	r1, #40	; 0x28
 800370e:	2008      	movs	r0, #8
 8003710:	2308      	movs	r3, #8
 8003712:	18fb      	adds	r3, r7, r3
 8003714:	181b      	adds	r3, r3, r0
 8003716:	185b      	adds	r3, r3, r1
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	2308      	movs	r3, #8
 800371e:	18fb      	adds	r3, r7, r3
 8003720:	181b      	adds	r3, r3, r0
 8003722:	185b      	adds	r3, r3, r1
 8003724:	2200      	movs	r2, #0
 8003726:	605a      	str	r2, [r3, #4]
 8003728:	2308      	movs	r3, #8
 800372a:	18fb      	adds	r3, r7, r3
 800372c:	181b      	adds	r3, r3, r0
 800372e:	185b      	adds	r3, r3, r1
 8003730:	2200      	movs	r2, #0
 8003732:	609a      	str	r2, [r3, #8]
	float zero_bias[3] = {0,0,0};
 8003734:	211c      	movs	r1, #28
 8003736:	2308      	movs	r3, #8
 8003738:	18fb      	adds	r3, r7, r3
 800373a:	181b      	adds	r3, r3, r0
 800373c:	185b      	adds	r3, r3, r1
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	2308      	movs	r3, #8
 8003744:	18fb      	adds	r3, r7, r3
 8003746:	181b      	adds	r3, r3, r0
 8003748:	185b      	adds	r3, r3, r1
 800374a:	2200      	movs	r2, #0
 800374c:	605a      	str	r2, [r3, #4]
 800374e:	2308      	movs	r3, #8
 8003750:	18fb      	adds	r3, r7, r3
 8003752:	181b      	adds	r3, r3, r0
 8003754:	185b      	adds	r3, r3, r1
 8003756:	2200      	movs	r2, #0
 8003758:	609a      	str	r2, [r3, #8]
	float gyro_accumulated[3] = {0,0,0};
 800375a:	2110      	movs	r1, #16
 800375c:	2308      	movs	r3, #8
 800375e:	18fb      	adds	r3, r7, r3
 8003760:	181b      	adds	r3, r3, r0
 8003762:	185b      	adds	r3, r3, r1
 8003764:	2200      	movs	r2, #0
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	2308      	movs	r3, #8
 800376a:	18fb      	adds	r3, r7, r3
 800376c:	181b      	adds	r3, r3, r0
 800376e:	185b      	adds	r3, r3, r1
 8003770:	2200      	movs	r2, #0
 8003772:	605a      	str	r2, [r3, #4]
 8003774:	2308      	movs	r3, #8
 8003776:	18fb      	adds	r3, r7, r3
 8003778:	181b      	adds	r3, r3, r0
 800377a:	185b      	adds	r3, r3, r1
 800377c:	2200      	movs	r2, #0
 800377e:	609a      	str	r2, [r3, #8]

	ICM_SelectBank(hspi,USER_BANK_0, index);
 8003780:	2308      	movs	r3, #8
 8003782:	18fb      	adds	r3, r7, r3
 8003784:	191b      	adds	r3, r3, r4
 8003786:	781a      	ldrb	r2, [r3, #0]
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	2100      	movs	r1, #0
 800378c:	0018      	movs	r0, r3
 800378e:	f7ff fd8a 	bl	80032a6 <ICM_SelectBank>
	HAL_Delay(10);
 8003792:	200a      	movs	r0, #10
 8003794:	f003 fdfc 	bl	8007390 <HAL_Delay>

	for (int16_t i = 0; i < GYRO_CALIBRATION_SAMPLES; i++)
 8003798:	23fe      	movs	r3, #254	; 0xfe
 800379a:	2208      	movs	r2, #8
 800379c:	4694      	mov	ip, r2
 800379e:	2208      	movs	r2, #8
 80037a0:	4690      	mov	r8, r2
 80037a2:	44b8      	add	r8, r7
 80037a4:	44c4      	add	ip, r8
 80037a6:	4463      	add	r3, ip
 80037a8:	2200      	movs	r2, #0
 80037aa:	801a      	strh	r2, [r3, #0]
 80037ac:	e069      	b.n	8003882 <ICM_GyroCalibration+0x192>
	{
		ICM_ReadGyroData(hspi, gyro_data, zero_bias, index);
 80037ae:	230b      	movs	r3, #11
 80037b0:	2208      	movs	r2, #8
 80037b2:	4694      	mov	ip, r2
 80037b4:	44bc      	add	ip, r7
 80037b6:	4463      	add	r3, ip
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	221c      	movs	r2, #28
 80037bc:	2108      	movs	r1, #8
 80037be:	468c      	mov	ip, r1
 80037c0:	2108      	movs	r1, #8
 80037c2:	4688      	mov	r8, r1
 80037c4:	44b8      	add	r8, r7
 80037c6:	44c4      	add	ip, r8
 80037c8:	4462      	add	r2, ip
 80037ca:	2528      	movs	r5, #40	; 0x28
 80037cc:	2608      	movs	r6, #8
 80037ce:	2108      	movs	r1, #8
 80037d0:	1879      	adds	r1, r7, r1
 80037d2:	1989      	adds	r1, r1, r6
 80037d4:	1949      	adds	r1, r1, r5
 80037d6:	69f8      	ldr	r0, [r7, #28]
 80037d8:	f000 f9bc 	bl	8003b54 <ICM_ReadGyroData>
		gyro_accumulated[0] += gyro_data[0];
 80037dc:	2410      	movs	r4, #16
 80037de:	2308      	movs	r3, #8
 80037e0:	18fb      	adds	r3, r7, r3
 80037e2:	199b      	adds	r3, r3, r6
 80037e4:	191b      	adds	r3, r3, r4
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	2308      	movs	r3, #8
 80037ea:	18fb      	adds	r3, r7, r3
 80037ec:	199b      	adds	r3, r3, r6
 80037ee:	195b      	adds	r3, r3, r5
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	1c19      	adds	r1, r3, #0
 80037f4:	1c10      	adds	r0, r2, #0
 80037f6:	f7fc fea5 	bl	8000544 <__aeabi_fadd>
 80037fa:	1c03      	adds	r3, r0, #0
 80037fc:	1c1a      	adds	r2, r3, #0
 80037fe:	2308      	movs	r3, #8
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	199b      	adds	r3, r3, r6
 8003804:	191b      	adds	r3, r3, r4
 8003806:	601a      	str	r2, [r3, #0]
		gyro_accumulated[1] += gyro_data[1];
 8003808:	2308      	movs	r3, #8
 800380a:	18fb      	adds	r3, r7, r3
 800380c:	199b      	adds	r3, r3, r6
 800380e:	191b      	adds	r3, r3, r4
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	2308      	movs	r3, #8
 8003814:	18fb      	adds	r3, r7, r3
 8003816:	199b      	adds	r3, r3, r6
 8003818:	195b      	adds	r3, r3, r5
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	1c19      	adds	r1, r3, #0
 800381e:	1c10      	adds	r0, r2, #0
 8003820:	f7fc fe90 	bl	8000544 <__aeabi_fadd>
 8003824:	1c03      	adds	r3, r0, #0
 8003826:	1c1a      	adds	r2, r3, #0
 8003828:	2308      	movs	r3, #8
 800382a:	18fb      	adds	r3, r7, r3
 800382c:	199b      	adds	r3, r3, r6
 800382e:	191b      	adds	r3, r3, r4
 8003830:	605a      	str	r2, [r3, #4]
		gyro_accumulated[2] += gyro_data[2];
 8003832:	2308      	movs	r3, #8
 8003834:	18fb      	adds	r3, r7, r3
 8003836:	199b      	adds	r3, r3, r6
 8003838:	191b      	adds	r3, r3, r4
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	2308      	movs	r3, #8
 800383e:	18fb      	adds	r3, r7, r3
 8003840:	199b      	adds	r3, r3, r6
 8003842:	195b      	adds	r3, r3, r5
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	1c19      	adds	r1, r3, #0
 8003848:	1c10      	adds	r0, r2, #0
 800384a:	f7fc fe7b 	bl	8000544 <__aeabi_fadd>
 800384e:	1c03      	adds	r3, r0, #0
 8003850:	1c1a      	adds	r2, r3, #0
 8003852:	2308      	movs	r3, #8
 8003854:	18fb      	adds	r3, r7, r3
 8003856:	199b      	adds	r3, r3, r6
 8003858:	191b      	adds	r3, r3, r4
 800385a:	609a      	str	r2, [r3, #8]
		HAL_Delay(20);
 800385c:	2014      	movs	r0, #20
 800385e:	f003 fd97 	bl	8007390 <HAL_Delay>
	for (int16_t i = 0; i < GYRO_CALIBRATION_SAMPLES; i++)
 8003862:	21fe      	movs	r1, #254	; 0xfe
 8003864:	0030      	movs	r0, r6
 8003866:	2308      	movs	r3, #8
 8003868:	18fb      	adds	r3, r7, r3
 800386a:	199b      	adds	r3, r3, r6
 800386c:	185b      	adds	r3, r3, r1
 800386e:	2200      	movs	r2, #0
 8003870:	5e9b      	ldrsh	r3, [r3, r2]
 8003872:	b29b      	uxth	r3, r3
 8003874:	3301      	adds	r3, #1
 8003876:	b29a      	uxth	r2, r3
 8003878:	2308      	movs	r3, #8
 800387a:	18fb      	adds	r3, r7, r3
 800387c:	181b      	adds	r3, r3, r0
 800387e:	185b      	adds	r3, r3, r1
 8003880:	801a      	strh	r2, [r3, #0]
 8003882:	23fe      	movs	r3, #254	; 0xfe
 8003884:	2208      	movs	r2, #8
 8003886:	4694      	mov	ip, r2
 8003888:	2208      	movs	r2, #8
 800388a:	4690      	mov	r8, r2
 800388c:	44b8      	add	r8, r7
 800388e:	44c4      	add	ip, r8
 8003890:	4463      	add	r3, ip
 8003892:	2200      	movs	r2, #0
 8003894:	5e9a      	ldrsh	r2, [r3, r2]
 8003896:	23fa      	movs	r3, #250	; 0xfa
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	429a      	cmp	r2, r3
 800389c:	db87      	blt.n	80037ae <ICM_GyroCalibration+0xbe>
	}

	gyro_bias[0] =  -1*gyro_accumulated[0] / GYRO_CALIBRATION_SAMPLES;
 800389e:	2510      	movs	r5, #16
 80038a0:	2608      	movs	r6, #8
 80038a2:	2308      	movs	r3, #8
 80038a4:	18fb      	adds	r3, r7, r3
 80038a6:	199b      	adds	r3, r3, r6
 80038a8:	195b      	adds	r3, r3, r5
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2280      	movs	r2, #128	; 0x80
 80038ae:	0612      	lsls	r2, r2, #24
 80038b0:	4053      	eors	r3, r2
 80038b2:	493b      	ldr	r1, [pc, #236]	; (80039a0 <ICM_GyroCalibration+0x2b0>)
 80038b4:	1c18      	adds	r0, r3, #0
 80038b6:	f7fc ffe1 	bl	800087c <__aeabi_fdiv>
 80038ba:	1c03      	adds	r3, r0, #0
 80038bc:	1c1a      	adds	r2, r3, #0
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	601a      	str	r2, [r3, #0]
	gyro_bias[1] =  -1*gyro_accumulated[1] / GYRO_CALIBRATION_SAMPLES;
 80038c2:	2308      	movs	r3, #8
 80038c4:	18fb      	adds	r3, r7, r3
 80038c6:	199b      	adds	r3, r3, r6
 80038c8:	195b      	adds	r3, r3, r5
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2280      	movs	r2, #128	; 0x80
 80038ce:	0612      	lsls	r2, r2, #24
 80038d0:	405a      	eors	r2, r3
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	1d1c      	adds	r4, r3, #4
 80038d6:	4932      	ldr	r1, [pc, #200]	; (80039a0 <ICM_GyroCalibration+0x2b0>)
 80038d8:	1c10      	adds	r0, r2, #0
 80038da:	f7fc ffcf 	bl	800087c <__aeabi_fdiv>
 80038de:	1c03      	adds	r3, r0, #0
 80038e0:	6023      	str	r3, [r4, #0]
	gyro_bias[2] =  -1*gyro_accumulated[2] / GYRO_CALIBRATION_SAMPLES;
 80038e2:	2308      	movs	r3, #8
 80038e4:	18fb      	adds	r3, r7, r3
 80038e6:	199b      	adds	r3, r3, r6
 80038e8:	195b      	adds	r3, r3, r5
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	2280      	movs	r2, #128	; 0x80
 80038ee:	0612      	lsls	r2, r2, #24
 80038f0:	405a      	eors	r2, r3
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	3308      	adds	r3, #8
 80038f6:	001c      	movs	r4, r3
 80038f8:	4929      	ldr	r1, [pc, #164]	; (80039a0 <ICM_GyroCalibration+0x2b0>)
 80038fa:	1c10      	adds	r0, r2, #0
 80038fc:	f7fc ffbe 	bl	800087c <__aeabi_fdiv>
 8003900:	1c03      	adds	r3, r0, #0
 8003902:	6023      	str	r3, [r4, #0]

	sprintf(uart_buffer,
 8003904:	230b      	movs	r3, #11
 8003906:	2208      	movs	r2, #8
 8003908:	4694      	mov	ip, r2
 800390a:	44bc      	add	ip, r7
 800390c:	4463      	add	r3, ip
 800390e:	781e      	ldrb	r6, [r3, #0]
					"SLAVE %i: Calibrating Gyroscope:"
					"Gyro x-offset: %.5f | Gyro y-offset: %.5f | Gyro z-offset: %.5f"
					"\r\n",
					index, gyro_bias[0], gyro_bias[1], gyro_bias[2]);
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	681b      	ldr	r3, [r3, #0]
	sprintf(uart_buffer,
 8003914:	1c18      	adds	r0, r3, #0
 8003916:	f7ff fadb 	bl	8002ed0 <__aeabi_f2d>
 800391a:	0004      	movs	r4, r0
 800391c:	000d      	movs	r5, r1
					index, gyro_bias[0], gyro_bias[1], gyro_bias[2]);
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	3304      	adds	r3, #4
 8003922:	681b      	ldr	r3, [r3, #0]
	sprintf(uart_buffer,
 8003924:	1c18      	adds	r0, r3, #0
 8003926:	f7ff fad3 	bl	8002ed0 <__aeabi_f2d>
 800392a:	60b8      	str	r0, [r7, #8]
 800392c:	60f9      	str	r1, [r7, #12]
					index, gyro_bias[0], gyro_bias[1], gyro_bias[2]);
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	3308      	adds	r3, #8
 8003932:	681b      	ldr	r3, [r3, #0]
	sprintf(uart_buffer,
 8003934:	1c18      	adds	r0, r3, #0
 8003936:	f7ff facb 	bl	8002ed0 <__aeabi_f2d>
 800393a:	6038      	str	r0, [r7, #0]
 800393c:	6079      	str	r1, [r7, #4]
 800393e:	4919      	ldr	r1, [pc, #100]	; (80039a4 <ICM_GyroCalibration+0x2b4>)
 8003940:	2034      	movs	r0, #52	; 0x34
 8003942:	2308      	movs	r3, #8
 8003944:	469c      	mov	ip, r3
 8003946:	2308      	movs	r3, #8
 8003948:	4698      	mov	r8, r3
 800394a:	44b8      	add	r8, r7
 800394c:	44c4      	add	ip, r8
 800394e:	4460      	add	r0, ip
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	9204      	str	r2, [sp, #16]
 8003956:	9305      	str	r3, [sp, #20]
 8003958:	68ba      	ldr	r2, [r7, #8]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	9202      	str	r2, [sp, #8]
 800395e:	9303      	str	r3, [sp, #12]
 8003960:	9400      	str	r4, [sp, #0]
 8003962:	9501      	str	r5, [sp, #4]
 8003964:	0032      	movs	r2, r6
 8003966:	f007 fa93 	bl	800ae90 <siprintf>
	HAL_UART_Transmit(huart, (uint8_t*) uart_buffer ,strlen(uart_buffer),1000);
 800396a:	2434      	movs	r4, #52	; 0x34
 800396c:	2608      	movs	r6, #8
 800396e:	2308      	movs	r3, #8
 8003970:	18fb      	adds	r3, r7, r3
 8003972:	199b      	adds	r3, r3, r6
 8003974:	191b      	adds	r3, r3, r4
 8003976:	0018      	movs	r0, r3
 8003978:	f7fc fbc2 	bl	8000100 <strlen>
 800397c:	0003      	movs	r3, r0
 800397e:	b29a      	uxth	r2, r3
 8003980:	23fa      	movs	r3, #250	; 0xfa
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	2108      	movs	r1, #8
 8003986:	1879      	adds	r1, r7, r1
 8003988:	1989      	adds	r1, r1, r6
 800398a:	1909      	adds	r1, r1, r4
 800398c:	69b8      	ldr	r0, [r7, #24]
 800398e:	f006 f8a1 	bl	8009ad4 <HAL_UART_Transmit>
}
 8003992:	46c0      	nop			; (mov r8, r8)
 8003994:	46bd      	mov	sp, r7
 8003996:	b044      	add	sp, #272	; 0x110
 8003998:	bc80      	pop	{r7}
 800399a:	46b8      	mov	r8, r7
 800399c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800399e:	46c0      	nop			; (mov r8, r8)
 80039a0:	43fa0000 	.word	0x43fa0000
 80039a4:	0800fcf8 	.word	0x0800fcf8

080039a8 <ICM_AccCalibration>:
					acc_bias[0], acc_bias[1], acc_bias[2]);
	HAL_UART_Transmit(huart, (uint8_t*)uart_buffer ,strlen(uart_buffer),1000);
}
**/

void ICM_AccCalibration(SPI_HandleTypeDef *hspi, UART_HandleTypeDef* huart, float *acc_bias, uint8_t index){
 80039a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039aa:	b0c7      	sub	sp, #284	; 0x11c
 80039ac:	af04      	add	r7, sp, #16
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
 80039b4:	001a      	movs	r2, r3
 80039b6:	4b64      	ldr	r3, [pc, #400]	; (8003b48 <ICM_AccCalibration+0x1a0>)
 80039b8:	2184      	movs	r1, #132	; 0x84
 80039ba:	0049      	lsls	r1, r1, #1
 80039bc:	468c      	mov	ip, r1
 80039be:	44bc      	add	ip, r7
 80039c0:	4463      	add	r3, ip
 80039c2:	701a      	strb	r2, [r3, #0]

	char uart_buffer[200];
	float acc_data[3] = {0,0,0};
 80039c4:	2128      	movs	r1, #40	; 0x28
 80039c6:	187b      	adds	r3, r7, r1
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	187b      	adds	r3, r7, r1
 80039ce:	2200      	movs	r2, #0
 80039d0:	605a      	str	r2, [r3, #4]
 80039d2:	187b      	adds	r3, r7, r1
 80039d4:	2200      	movs	r2, #0
 80039d6:	609a      	str	r2, [r3, #8]
	float acc_angle[2] = {0,0};
 80039d8:	2120      	movs	r1, #32
 80039da:	187b      	adds	r3, r7, r1
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	187b      	adds	r3, r7, r1
 80039e2:	2200      	movs	r2, #0
 80039e4:	605a      	str	r2, [r3, #4]
	struct euler_angles temp = {0,0,0};
 80039e6:	2114      	movs	r1, #20
 80039e8:	187b      	adds	r3, r7, r1
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	187b      	adds	r3, r7, r1
 80039f0:	2200      	movs	r2, #0
 80039f2:	605a      	str	r2, [r3, #4]
 80039f4:	187b      	adds	r3, r7, r1
 80039f6:	2200      	movs	r2, #0
 80039f8:	609a      	str	r2, [r3, #8]

	ICM_SelectBank(hspi,USER_BANK_0, index);
 80039fa:	4b53      	ldr	r3, [pc, #332]	; (8003b48 <ICM_AccCalibration+0x1a0>)
 80039fc:	2284      	movs	r2, #132	; 0x84
 80039fe:	0052      	lsls	r2, r2, #1
 8003a00:	4694      	mov	ip, r2
 8003a02:	44bc      	add	ip, r7
 8003a04:	4463      	add	r3, ip
 8003a06:	781a      	ldrb	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	f7ff fc4a 	bl	80032a6 <ICM_SelectBank>
	for (int16_t i = 0; i < 500; i++)
 8003a12:	1dfb      	adds	r3, r7, #7
 8003a14:	33ff      	adds	r3, #255	; 0xff
 8003a16:	2200      	movs	r2, #0
 8003a18:	801a      	strh	r2, [r3, #0]
 8003a1a:	e039      	b.n	8003a90 <ICM_AccCalibration+0xe8>
	{
		ICM_ReadAccData(hspi, acc_data, index);
 8003a1c:	4b4a      	ldr	r3, [pc, #296]	; (8003b48 <ICM_AccCalibration+0x1a0>)
 8003a1e:	2284      	movs	r2, #132	; 0x84
 8003a20:	0052      	lsls	r2, r2, #1
 8003a22:	4694      	mov	ip, r2
 8003a24:	44bc      	add	ip, r7
 8003a26:	4463      	add	r3, ip
 8003a28:	781a      	ldrb	r2, [r3, #0]
 8003a2a:	2428      	movs	r4, #40	; 0x28
 8003a2c:	1939      	adds	r1, r7, r4
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	0018      	movs	r0, r3
 8003a32:	f000 f94d 	bl	8003cd0 <ICM_ReadAccData>
		CalcAccLinearToEuler(acc_data, &temp);
 8003a36:	2514      	movs	r5, #20
 8003a38:	197a      	adds	r2, r7, r5
 8003a3a:	193b      	adds	r3, r7, r4
 8003a3c:	0011      	movs	r1, r2
 8003a3e:	0018      	movs	r0, r3
 8003a40:	f000 fbb2 	bl	80041a8 <CalcAccLinearToEuler>
		acc_angle[0] += temp.roll;
 8003a44:	2420      	movs	r4, #32
 8003a46:	193b      	adds	r3, r7, r4
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	197b      	adds	r3, r7, r5
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	1c19      	adds	r1, r3, #0
 8003a50:	1c10      	adds	r0, r2, #0
 8003a52:	f7fc fd77 	bl	8000544 <__aeabi_fadd>
 8003a56:	1c03      	adds	r3, r0, #0
 8003a58:	1c1a      	adds	r2, r3, #0
 8003a5a:	193b      	adds	r3, r7, r4
 8003a5c:	601a      	str	r2, [r3, #0]
		acc_angle[1] += temp.pitch;
 8003a5e:	193b      	adds	r3, r7, r4
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	197b      	adds	r3, r7, r5
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	1c19      	adds	r1, r3, #0
 8003a68:	1c10      	adds	r0, r2, #0
 8003a6a:	f7fc fd6b 	bl	8000544 <__aeabi_fadd>
 8003a6e:	1c03      	adds	r3, r0, #0
 8003a70:	1c1a      	adds	r2, r3, #0
 8003a72:	193b      	adds	r3, r7, r4
 8003a74:	605a      	str	r2, [r3, #4]
		HAL_Delay(10);
 8003a76:	200a      	movs	r0, #10
 8003a78:	f003 fc8a 	bl	8007390 <HAL_Delay>
	for (int16_t i = 0; i < 500; i++)
 8003a7c:	1dfb      	adds	r3, r7, #7
 8003a7e:	33ff      	adds	r3, #255	; 0xff
 8003a80:	2200      	movs	r2, #0
 8003a82:	5e9b      	ldrsh	r3, [r3, r2]
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	3301      	adds	r3, #1
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	1dfb      	adds	r3, r7, #7
 8003a8c:	33ff      	adds	r3, #255	; 0xff
 8003a8e:	801a      	strh	r2, [r3, #0]
 8003a90:	1dfb      	adds	r3, r7, #7
 8003a92:	33ff      	adds	r3, #255	; 0xff
 8003a94:	2200      	movs	r2, #0
 8003a96:	5e9a      	ldrsh	r2, [r3, r2]
 8003a98:	23fa      	movs	r3, #250	; 0xfa
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	dbbd      	blt.n	8003a1c <ICM_AccCalibration+0x74>
	}

	float temp1 =  (acc_angle[0] / 500.0);
 8003aa0:	2420      	movs	r4, #32
 8003aa2:	193b      	adds	r3, r7, r4
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4929      	ldr	r1, [pc, #164]	; (8003b4c <ICM_AccCalibration+0x1a4>)
 8003aa8:	1c18      	adds	r0, r3, #0
 8003aaa:	f7fc fee7 	bl	800087c <__aeabi_fdiv>
 8003aae:	1c03      	adds	r3, r0, #0
 8003ab0:	1c7a      	adds	r2, r7, #1
 8003ab2:	32ff      	adds	r2, #255	; 0xff
 8003ab4:	6013      	str	r3, [r2, #0]
	float temp2 =  -(acc_angle[1] / 500.0);
 8003ab6:	193b      	adds	r3, r7, r4
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	4924      	ldr	r1, [pc, #144]	; (8003b4c <ICM_AccCalibration+0x1a4>)
 8003abc:	1c18      	adds	r0, r3, #0
 8003abe:	f7fc fedd 	bl	800087c <__aeabi_fdiv>
 8003ac2:	1c03      	adds	r3, r0, #0
 8003ac4:	1c1a      	adds	r2, r3, #0
 8003ac6:	2380      	movs	r3, #128	; 0x80
 8003ac8:	061b      	lsls	r3, r3, #24
 8003aca:	4053      	eors	r3, r2
 8003acc:	21fc      	movs	r1, #252	; 0xfc
 8003ace:	187a      	adds	r2, r7, r1
 8003ad0:	6013      	str	r3, [r2, #0]

	acc_bias[0] = temp1;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	1c7a      	adds	r2, r7, #1
 8003ad6:	32ff      	adds	r2, #255	; 0xff
 8003ad8:	6812      	ldr	r2, [r2, #0]
 8003ada:	601a      	str	r2, [r3, #0]
	acc_bias[1] = temp2;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	3304      	adds	r3, #4
 8003ae0:	187a      	adds	r2, r7, r1
 8003ae2:	6812      	ldr	r2, [r2, #0]
 8003ae4:	601a      	str	r2, [r3, #0]

	sprintf(uart_buffer,
 8003ae6:	4b18      	ldr	r3, [pc, #96]	; (8003b48 <ICM_AccCalibration+0x1a0>)
 8003ae8:	2284      	movs	r2, #132	; 0x84
 8003aea:	0052      	lsls	r2, r2, #1
 8003aec:	4694      	mov	ip, r2
 8003aee:	44bc      	add	ip, r7
 8003af0:	4463      	add	r3, ip
 8003af2:	781e      	ldrb	r6, [r3, #0]
 8003af4:	1c7b      	adds	r3, r7, #1
 8003af6:	33ff      	adds	r3, #255	; 0xff
 8003af8:	6818      	ldr	r0, [r3, #0]
 8003afa:	f7ff f9e9 	bl	8002ed0 <__aeabi_f2d>
 8003afe:	0004      	movs	r4, r0
 8003b00:	000d      	movs	r5, r1
 8003b02:	21fc      	movs	r1, #252	; 0xfc
 8003b04:	187b      	adds	r3, r7, r1
 8003b06:	6818      	ldr	r0, [r3, #0]
 8003b08:	f7ff f9e2 	bl	8002ed0 <__aeabi_f2d>
 8003b0c:	0002      	movs	r2, r0
 8003b0e:	000b      	movs	r3, r1
 8003b10:	490f      	ldr	r1, [pc, #60]	; (8003b50 <ICM_AccCalibration+0x1a8>)
 8003b12:	2034      	movs	r0, #52	; 0x34
 8003b14:	1838      	adds	r0, r7, r0
 8003b16:	9202      	str	r2, [sp, #8]
 8003b18:	9303      	str	r3, [sp, #12]
 8003b1a:	9400      	str	r4, [sp, #0]
 8003b1c:	9501      	str	r5, [sp, #4]
 8003b1e:	0032      	movs	r2, r6
 8003b20:	f007 f9b6 	bl	800ae90 <siprintf>
		  "SLAVE %i: Accelerometer Calibration Succes: "
		  "Pitch: %.3f, Roll: %.3f \r\n",
		  index, temp1, temp2);
	HAL_UART_Transmit(huart,(uint8_t*)uart_buffer, strlen(uart_buffer), 1000);
 8003b24:	2434      	movs	r4, #52	; 0x34
 8003b26:	193b      	adds	r3, r7, r4
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f7fc fae9 	bl	8000100 <strlen>
 8003b2e:	0003      	movs	r3, r0
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	23fa      	movs	r3, #250	; 0xfa
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	1939      	adds	r1, r7, r4
 8003b38:	68b8      	ldr	r0, [r7, #8]
 8003b3a:	f005 ffcb 	bl	8009ad4 <HAL_UART_Transmit>
}
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b043      	add	sp, #268	; 0x10c
 8003b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b46:	46c0      	nop			; (mov r8, r8)
 8003b48:	fffffefb 	.word	0xfffffefb
 8003b4c:	43fa0000 	.word	0x43fa0000
 8003b50:	0800fd5c 	.word	0x0800fd5c

08003b54 <ICM_ReadGyroData>:


void ICM_ReadGyroData(SPI_HandleTypeDef *hspi, float* gyro_data, float *gyro_bias, uint8_t index)
{
 8003b54:	b5b0      	push	{r4, r5, r7, lr}
 8003b56:	b08a      	sub	sp, #40	; 0x28
 8003b58:	af02      	add	r7, sp, #8
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
 8003b60:	001a      	movs	r2, r3
 8003b62:	1cfb      	adds	r3, r7, #3
 8003b64:	701a      	strb	r2, [r3, #0]
	uint8_t gyro_raw[6] = {0,0,0,0,0,0};
 8003b66:	2018      	movs	r0, #24
 8003b68:	183b      	adds	r3, r7, r0
 8003b6a:	4a57      	ldr	r2, [pc, #348]	; (8003cc8 <ICM_ReadGyroData+0x174>)
 8003b6c:	6811      	ldr	r1, [r2, #0]
 8003b6e:	6019      	str	r1, [r3, #0]
 8003b70:	8892      	ldrh	r2, [r2, #4]
 8003b72:	809a      	strh	r2, [r3, #4]
	int16_t gyro_int[3] = {0,0,0};
 8003b74:	2410      	movs	r4, #16
 8003b76:	193b      	adds	r3, r7, r4
 8003b78:	2200      	movs	r2, #0
 8003b7a:	801a      	strh	r2, [r3, #0]
 8003b7c:	193b      	adds	r3, r7, r4
 8003b7e:	2200      	movs	r2, #0
 8003b80:	805a      	strh	r2, [r3, #2]
 8003b82:	193b      	adds	r3, r7, r4
 8003b84:	2200      	movs	r2, #0
 8003b86:	809a      	strh	r2, [r3, #4]

	ICM_ReadBytes(hspi, REG_GYRO_XOUT_H, gyro_raw, 6, index);
 8003b88:	0005      	movs	r5, r0
 8003b8a:	183a      	adds	r2, r7, r0
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	1cfb      	adds	r3, r7, #3
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	2306      	movs	r3, #6
 8003b96:	2133      	movs	r1, #51	; 0x33
 8003b98:	f7ff fad4 	bl	8003144 <ICM_ReadBytes>
	UINT8_TO_INT16(gyro_int[0], gyro_raw[0], gyro_raw[1]);
 8003b9c:	0028      	movs	r0, r5
 8003b9e:	183b      	adds	r3, r7, r0
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	b21a      	sxth	r2, r3
 8003ba4:	0021      	movs	r1, r4
 8003ba6:	187b      	adds	r3, r7, r1
 8003ba8:	801a      	strh	r2, [r3, #0]
 8003baa:	187b      	adds	r3, r7, r1
 8003bac:	2200      	movs	r2, #0
 8003bae:	5e9b      	ldrsh	r3, [r3, r2]
 8003bb0:	021b      	lsls	r3, r3, #8
 8003bb2:	b21a      	sxth	r2, r3
 8003bb4:	187b      	adds	r3, r7, r1
 8003bb6:	801a      	strh	r2, [r3, #0]
 8003bb8:	187b      	adds	r3, r7, r1
 8003bba:	2200      	movs	r2, #0
 8003bbc:	5e9a      	ldrsh	r2, [r3, r2]
 8003bbe:	183b      	adds	r3, r7, r0
 8003bc0:	785b      	ldrb	r3, [r3, #1]
 8003bc2:	b21b      	sxth	r3, r3
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	b21a      	sxth	r2, r3
 8003bc8:	187b      	adds	r3, r7, r1
 8003bca:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro_int[1], gyro_raw[2], gyro_raw[3]);
 8003bcc:	183b      	adds	r3, r7, r0
 8003bce:	789b      	ldrb	r3, [r3, #2]
 8003bd0:	b21a      	sxth	r2, r3
 8003bd2:	187b      	adds	r3, r7, r1
 8003bd4:	805a      	strh	r2, [r3, #2]
 8003bd6:	187b      	adds	r3, r7, r1
 8003bd8:	2202      	movs	r2, #2
 8003bda:	5e9b      	ldrsh	r3, [r3, r2]
 8003bdc:	021b      	lsls	r3, r3, #8
 8003bde:	b21a      	sxth	r2, r3
 8003be0:	187b      	adds	r3, r7, r1
 8003be2:	805a      	strh	r2, [r3, #2]
 8003be4:	187b      	adds	r3, r7, r1
 8003be6:	2202      	movs	r2, #2
 8003be8:	5e9a      	ldrsh	r2, [r3, r2]
 8003bea:	183b      	adds	r3, r7, r0
 8003bec:	78db      	ldrb	r3, [r3, #3]
 8003bee:	b21b      	sxth	r3, r3
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	b21a      	sxth	r2, r3
 8003bf4:	187b      	adds	r3, r7, r1
 8003bf6:	805a      	strh	r2, [r3, #2]
	UINT8_TO_INT16(gyro_int[2], gyro_raw[4], gyro_raw[5]);
 8003bf8:	183b      	adds	r3, r7, r0
 8003bfa:	791b      	ldrb	r3, [r3, #4]
 8003bfc:	b21a      	sxth	r2, r3
 8003bfe:	187b      	adds	r3, r7, r1
 8003c00:	809a      	strh	r2, [r3, #4]
 8003c02:	187b      	adds	r3, r7, r1
 8003c04:	2204      	movs	r2, #4
 8003c06:	5e9b      	ldrsh	r3, [r3, r2]
 8003c08:	021b      	lsls	r3, r3, #8
 8003c0a:	b21a      	sxth	r2, r3
 8003c0c:	187b      	adds	r3, r7, r1
 8003c0e:	809a      	strh	r2, [r3, #4]
 8003c10:	000d      	movs	r5, r1
 8003c12:	187b      	adds	r3, r7, r1
 8003c14:	2204      	movs	r2, #4
 8003c16:	5e9a      	ldrsh	r2, [r3, r2]
 8003c18:	183b      	adds	r3, r7, r0
 8003c1a:	795b      	ldrb	r3, [r3, #5]
 8003c1c:	b21b      	sxth	r3, r3
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	b21a      	sxth	r2, r3
 8003c22:	197b      	adds	r3, r7, r5
 8003c24:	809a      	strh	r2, [r3, #4]

	gyro_data[0] = (((float) gyro_int[0]  / g_gyro_scale_factor) + gyro_bias[0]);
 8003c26:	197b      	adds	r3, r7, r5
 8003c28:	2200      	movs	r2, #0
 8003c2a:	5e9b      	ldrsh	r3, [r3, r2]
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	f7fd faf1 	bl	8001214 <__aeabi_i2f>
 8003c32:	1c02      	adds	r2, r0, #0
 8003c34:	4b25      	ldr	r3, [pc, #148]	; (8003ccc <ICM_ReadGyroData+0x178>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	1c19      	adds	r1, r3, #0
 8003c3a:	1c10      	adds	r0, r2, #0
 8003c3c:	f7fc fe1e 	bl	800087c <__aeabi_fdiv>
 8003c40:	1c03      	adds	r3, r0, #0
 8003c42:	1c1a      	adds	r2, r3, #0
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	1c19      	adds	r1, r3, #0
 8003c4a:	1c10      	adds	r0, r2, #0
 8003c4c:	f7fc fc7a 	bl	8000544 <__aeabi_fadd>
 8003c50:	1c03      	adds	r3, r0, #0
 8003c52:	1c1a      	adds	r2, r3, #0
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	601a      	str	r2, [r3, #0]
	gyro_data[1] = (((float) gyro_int[1]  / g_gyro_scale_factor) + gyro_bias[1]);
 8003c58:	197b      	adds	r3, r7, r5
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	5e9b      	ldrsh	r3, [r3, r2]
 8003c5e:	0018      	movs	r0, r3
 8003c60:	f7fd fad8 	bl	8001214 <__aeabi_i2f>
 8003c64:	1c02      	adds	r2, r0, #0
 8003c66:	4b19      	ldr	r3, [pc, #100]	; (8003ccc <ICM_ReadGyroData+0x178>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	1c19      	adds	r1, r3, #0
 8003c6c:	1c10      	adds	r0, r2, #0
 8003c6e:	f7fc fe05 	bl	800087c <__aeabi_fdiv>
 8003c72:	1c03      	adds	r3, r0, #0
 8003c74:	1c18      	adds	r0, r3, #0
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	3304      	adds	r3, #4
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	1d1c      	adds	r4, r3, #4
 8003c80:	1c11      	adds	r1, r2, #0
 8003c82:	f7fc fc5f 	bl	8000544 <__aeabi_fadd>
 8003c86:	1c03      	adds	r3, r0, #0
 8003c88:	6023      	str	r3, [r4, #0]
	gyro_data[2] = (((float) gyro_int[2]  / g_gyro_scale_factor) + gyro_bias[2]);
 8003c8a:	197b      	adds	r3, r7, r5
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	5e9b      	ldrsh	r3, [r3, r2]
 8003c90:	0018      	movs	r0, r3
 8003c92:	f7fd fabf 	bl	8001214 <__aeabi_i2f>
 8003c96:	1c02      	adds	r2, r0, #0
 8003c98:	4b0c      	ldr	r3, [pc, #48]	; (8003ccc <ICM_ReadGyroData+0x178>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	1c19      	adds	r1, r3, #0
 8003c9e:	1c10      	adds	r0, r2, #0
 8003ca0:	f7fc fdec 	bl	800087c <__aeabi_fdiv>
 8003ca4:	1c03      	adds	r3, r0, #0
 8003ca6:	1c18      	adds	r0, r3, #0
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	3308      	adds	r3, #8
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	3308      	adds	r3, #8
 8003cb2:	001c      	movs	r4, r3
 8003cb4:	1c11      	adds	r1, r2, #0
 8003cb6:	f7fc fc45 	bl	8000544 <__aeabi_fadd>
 8003cba:	1c03      	adds	r3, r0, #0
 8003cbc:	6023      	str	r3, [r4, #0]
}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b008      	add	sp, #32
 8003cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	0800fda4 	.word	0x0800fda4
 8003ccc:	200003a0 	.word	0x200003a0

08003cd0 <ICM_ReadAccData>:


void ICM_ReadAccData(SPI_HandleTypeDef *hspi, float* accel_data, uint8_t index){
 8003cd0:	b5b0      	push	{r4, r5, r7, lr}
 8003cd2:	b08a      	sub	sp, #40	; 0x28
 8003cd4:	af02      	add	r7, sp, #8
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	1dfb      	adds	r3, r7, #7
 8003cdc:	701a      	strb	r2, [r3, #0]

	uint8_t acc_data[6] = {0,0,0,0,0,0};
 8003cde:	2018      	movs	r0, #24
 8003ce0:	183b      	adds	r3, r7, r0
 8003ce2:	4a49      	ldr	r2, [pc, #292]	; (8003e08 <ICM_ReadAccData+0x138>)
 8003ce4:	6811      	ldr	r1, [r2, #0]
 8003ce6:	6019      	str	r1, [r3, #0]
 8003ce8:	8892      	ldrh	r2, [r2, #4]
 8003cea:	809a      	strh	r2, [r3, #4]
	int16_t acc_int[3] = {0,0,0};
 8003cec:	2410      	movs	r4, #16
 8003cee:	193b      	adds	r3, r7, r4
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	801a      	strh	r2, [r3, #0]
 8003cf4:	193b      	adds	r3, r7, r4
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	805a      	strh	r2, [r3, #2]
 8003cfa:	193b      	adds	r3, r7, r4
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	809a      	strh	r2, [r3, #4]
	ICM_ReadBytes(hspi, REG_ACCEL_XOUT_H, acc_data, 6, index);
 8003d00:	0005      	movs	r5, r0
 8003d02:	183a      	adds	r2, r7, r0
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	1dfb      	adds	r3, r7, #7
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	2306      	movs	r3, #6
 8003d0e:	212d      	movs	r1, #45	; 0x2d
 8003d10:	f7ff fa18 	bl	8003144 <ICM_ReadBytes>

	UINT8_TO_INT16(acc_int[0],acc_data[0], acc_data[1]);
 8003d14:	0028      	movs	r0, r5
 8003d16:	183b      	adds	r3, r7, r0
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	b21a      	sxth	r2, r3
 8003d1c:	0021      	movs	r1, r4
 8003d1e:	187b      	adds	r3, r7, r1
 8003d20:	801a      	strh	r2, [r3, #0]
 8003d22:	187b      	adds	r3, r7, r1
 8003d24:	2200      	movs	r2, #0
 8003d26:	5e9b      	ldrsh	r3, [r3, r2]
 8003d28:	021b      	lsls	r3, r3, #8
 8003d2a:	b21a      	sxth	r2, r3
 8003d2c:	187b      	adds	r3, r7, r1
 8003d2e:	801a      	strh	r2, [r3, #0]
 8003d30:	187b      	adds	r3, r7, r1
 8003d32:	2200      	movs	r2, #0
 8003d34:	5e9a      	ldrsh	r2, [r3, r2]
 8003d36:	183b      	adds	r3, r7, r0
 8003d38:	785b      	ldrb	r3, [r3, #1]
 8003d3a:	b21b      	sxth	r3, r3
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	b21a      	sxth	r2, r3
 8003d40:	187b      	adds	r3, r7, r1
 8003d42:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(acc_int[1],acc_data[2], acc_data[3]);
 8003d44:	183b      	adds	r3, r7, r0
 8003d46:	789b      	ldrb	r3, [r3, #2]
 8003d48:	b21a      	sxth	r2, r3
 8003d4a:	187b      	adds	r3, r7, r1
 8003d4c:	805a      	strh	r2, [r3, #2]
 8003d4e:	187b      	adds	r3, r7, r1
 8003d50:	2202      	movs	r2, #2
 8003d52:	5e9b      	ldrsh	r3, [r3, r2]
 8003d54:	021b      	lsls	r3, r3, #8
 8003d56:	b21a      	sxth	r2, r3
 8003d58:	187b      	adds	r3, r7, r1
 8003d5a:	805a      	strh	r2, [r3, #2]
 8003d5c:	187b      	adds	r3, r7, r1
 8003d5e:	2202      	movs	r2, #2
 8003d60:	5e9a      	ldrsh	r2, [r3, r2]
 8003d62:	183b      	adds	r3, r7, r0
 8003d64:	78db      	ldrb	r3, [r3, #3]
 8003d66:	b21b      	sxth	r3, r3
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	b21a      	sxth	r2, r3
 8003d6c:	187b      	adds	r3, r7, r1
 8003d6e:	805a      	strh	r2, [r3, #2]
	UINT8_TO_INT16(acc_int[2],acc_data[4], acc_data[5]);
 8003d70:	183b      	adds	r3, r7, r0
 8003d72:	791b      	ldrb	r3, [r3, #4]
 8003d74:	b21a      	sxth	r2, r3
 8003d76:	187b      	adds	r3, r7, r1
 8003d78:	809a      	strh	r2, [r3, #4]
 8003d7a:	187b      	adds	r3, r7, r1
 8003d7c:	2204      	movs	r2, #4
 8003d7e:	5e9b      	ldrsh	r3, [r3, r2]
 8003d80:	021b      	lsls	r3, r3, #8
 8003d82:	b21a      	sxth	r2, r3
 8003d84:	187b      	adds	r3, r7, r1
 8003d86:	809a      	strh	r2, [r3, #4]
 8003d88:	187b      	adds	r3, r7, r1
 8003d8a:	2204      	movs	r2, #4
 8003d8c:	5e9a      	ldrsh	r2, [r3, r2]
 8003d8e:	183b      	adds	r3, r7, r0
 8003d90:	795b      	ldrb	r3, [r3, #5]
 8003d92:	b21b      	sxth	r3, r3
 8003d94:	4313      	orrs	r3, r2
 8003d96:	b21a      	sxth	r2, r3
 8003d98:	000d      	movs	r5, r1
 8003d9a:	197b      	adds	r3, r7, r5
 8003d9c:	809a      	strh	r2, [r3, #4]

	accel_data[0] = (float)acc_int[0] / acc_scale_factor;
 8003d9e:	197b      	adds	r3, r7, r5
 8003da0:	2200      	movs	r2, #0
 8003da2:	5e9b      	ldrsh	r3, [r3, r2]
 8003da4:	0018      	movs	r0, r3
 8003da6:	f7fd fa35 	bl	8001214 <__aeabi_i2f>
 8003daa:	1c02      	adds	r2, r0, #0
 8003dac:	4b17      	ldr	r3, [pc, #92]	; (8003e0c <ICM_ReadAccData+0x13c>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	1c19      	adds	r1, r3, #0
 8003db2:	1c10      	adds	r0, r2, #0
 8003db4:	f7fc fd62 	bl	800087c <__aeabi_fdiv>
 8003db8:	1c03      	adds	r3, r0, #0
 8003dba:	1c1a      	adds	r2, r3, #0
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	601a      	str	r2, [r3, #0]
	accel_data[1] = (float)acc_int[1] / acc_scale_factor;
 8003dc0:	197b      	adds	r3, r7, r5
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	5e9b      	ldrsh	r3, [r3, r2]
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	f7fd fa24 	bl	8001214 <__aeabi_i2f>
 8003dcc:	4b0f      	ldr	r3, [pc, #60]	; (8003e0c <ICM_ReadAccData+0x13c>)
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	1d1c      	adds	r4, r3, #4
 8003dd4:	1c11      	adds	r1, r2, #0
 8003dd6:	f7fc fd51 	bl	800087c <__aeabi_fdiv>
 8003dda:	1c03      	adds	r3, r0, #0
 8003ddc:	6023      	str	r3, [r4, #0]
	accel_data[2] = (float)acc_int[2] / acc_scale_factor;
 8003dde:	197b      	adds	r3, r7, r5
 8003de0:	2204      	movs	r2, #4
 8003de2:	5e9b      	ldrsh	r3, [r3, r2]
 8003de4:	0018      	movs	r0, r3
 8003de6:	f7fd fa15 	bl	8001214 <__aeabi_i2f>
 8003dea:	4b08      	ldr	r3, [pc, #32]	; (8003e0c <ICM_ReadAccData+0x13c>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	3308      	adds	r3, #8
 8003df2:	001c      	movs	r4, r3
 8003df4:	1c11      	adds	r1, r2, #0
 8003df6:	f7fc fd41 	bl	800087c <__aeabi_fdiv>
 8003dfa:	1c03      	adds	r3, r0, #0
 8003dfc:	6023      	str	r3, [r4, #0]
}
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b008      	add	sp, #32
 8003e04:	bdb0      	pop	{r4, r5, r7, pc}
 8003e06:	46c0      	nop			; (mov r8, r8)
 8003e08:	0800fda4 	.word	0x0800fda4
 8003e0c:	20000338 	.word	0x20000338

08003e10 <ICM_AccConfig>:

/*configure accelerometer sensitivity and scaler**/
uint8_t ICM_AccConfig(SPI_HandleTypeDef *hspi, uint8_t sensitivity, uint8_t index){
 8003e10:	b5b0      	push	{r4, r5, r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	0008      	movs	r0, r1
 8003e1a:	0011      	movs	r1, r2
 8003e1c:	1cfb      	adds	r3, r7, #3
 8003e1e:	1c02      	adds	r2, r0, #0
 8003e20:	701a      	strb	r2, [r3, #0]
 8003e22:	1cbb      	adds	r3, r7, #2
 8003e24:	1c0a      	adds	r2, r1, #0
 8003e26:	701a      	strb	r2, [r3, #0]

	ICM_SelectBank(hspi,USER_BANK_2, index);
 8003e28:	1cbb      	adds	r3, r7, #2
 8003e2a:	781a      	ldrb	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2120      	movs	r1, #32
 8003e30:	0018      	movs	r0, r3
 8003e32:	f7ff fa38 	bl	80032a6 <ICM_SelectBank>
	uint8_t config_byte_acc;
	uint8_t config2 = 0;
 8003e36:	200e      	movs	r0, #14
 8003e38:	183b      	adds	r3, r7, r0
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_ACCEL_CONFIG_2, (uint8_t)config2, index);
 8003e3e:	1cbb      	adds	r3, r7, #2
 8003e40:	7819      	ldrb	r1, [r3, #0]
 8003e42:	183b      	adds	r3, r7, r0
 8003e44:	781a      	ldrb	r2, [r3, #0]
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	000b      	movs	r3, r1
 8003e4a:	2115      	movs	r1, #21
 8003e4c:	f7ff f9f8 	bl	8003240 <ICM_WriteOneByte>

	switch(sensitivity){
 8003e50:	1cfb      	adds	r3, r7, #3
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	2b10      	cmp	r3, #16
 8003e56:	d03e      	beq.n	8003ed6 <ICM_AccConfig+0xc6>
 8003e58:	dc4f      	bgt.n	8003efa <ICM_AccConfig+0xea>
 8003e5a:	2b08      	cmp	r3, #8
 8003e5c:	d029      	beq.n	8003eb2 <ICM_AccConfig+0xa2>
 8003e5e:	dc4c      	bgt.n	8003efa <ICM_AccConfig+0xea>
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d002      	beq.n	8003e6a <ICM_AccConfig+0x5a>
 8003e64:	2b04      	cmp	r3, #4
 8003e66:	d012      	beq.n	8003e8e <ICM_AccConfig+0x7e>
 8003e68:	e047      	b.n	8003efa <ICM_AccConfig+0xea>
	case 2:
		config_byte_acc = ACCEL_CONFIG_2G | ACC_FILTER;
 8003e6a:	200f      	movs	r0, #15
 8003e6c:	183b      	adds	r3, r7, r0
 8003e6e:	2231      	movs	r2, #49	; 0x31
 8003e70:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_2G;
 8003e72:	4b42      	ldr	r3, [pc, #264]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003e74:	228d      	movs	r2, #141	; 0x8d
 8003e76:	05d2      	lsls	r2, r2, #23
 8003e78:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003e7a:	1cbb      	adds	r3, r7, #2
 8003e7c:	7819      	ldrb	r1, [r3, #0]
 8003e7e:	183b      	adds	r3, r7, r0
 8003e80:	781a      	ldrb	r2, [r3, #0]
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	000b      	movs	r3, r1
 8003e86:	2114      	movs	r1, #20
 8003e88:	f7ff f9da 	bl	8003240 <ICM_WriteOneByte>
	break;
 8003e8c:	e046      	b.n	8003f1c <ICM_AccConfig+0x10c>
	case 4:
		config_byte_acc = ACCEL_CONFIG_4G | ACC_FILTER;
 8003e8e:	200f      	movs	r0, #15
 8003e90:	183b      	adds	r3, r7, r0
 8003e92:	2233      	movs	r2, #51	; 0x33
 8003e94:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_4G;
 8003e96:	4b39      	ldr	r3, [pc, #228]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003e98:	228c      	movs	r2, #140	; 0x8c
 8003e9a:	05d2      	lsls	r2, r2, #23
 8003e9c:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003e9e:	1cbb      	adds	r3, r7, #2
 8003ea0:	7819      	ldrb	r1, [r3, #0]
 8003ea2:	183b      	adds	r3, r7, r0
 8003ea4:	781a      	ldrb	r2, [r3, #0]
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	000b      	movs	r3, r1
 8003eaa:	2114      	movs	r1, #20
 8003eac:	f7ff f9c8 	bl	8003240 <ICM_WriteOneByte>
	break;
 8003eb0:	e034      	b.n	8003f1c <ICM_AccConfig+0x10c>
	case 8:
		config_byte_acc = ACCEL_CONFIG_8G | ACC_FILTER;
 8003eb2:	200f      	movs	r0, #15
 8003eb4:	183b      	adds	r3, r7, r0
 8003eb6:	2235      	movs	r2, #53	; 0x35
 8003eb8:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_8G;
 8003eba:	4b30      	ldr	r3, [pc, #192]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003ebc:	228b      	movs	r2, #139	; 0x8b
 8003ebe:	05d2      	lsls	r2, r2, #23
 8003ec0:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003ec2:	1cbb      	adds	r3, r7, #2
 8003ec4:	7819      	ldrb	r1, [r3, #0]
 8003ec6:	183b      	adds	r3, r7, r0
 8003ec8:	781a      	ldrb	r2, [r3, #0]
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	000b      	movs	r3, r1
 8003ece:	2114      	movs	r1, #20
 8003ed0:	f7ff f9b6 	bl	8003240 <ICM_WriteOneByte>
	break;
 8003ed4:	e022      	b.n	8003f1c <ICM_AccConfig+0x10c>
	case 16:
		config_byte_acc = ACCEL_CONFIG_16G | ACC_FILTER;
 8003ed6:	200f      	movs	r0, #15
 8003ed8:	183b      	adds	r3, r7, r0
 8003eda:	2237      	movs	r2, #55	; 0x37
 8003edc:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_16G;
 8003ede:	4b27      	ldr	r3, [pc, #156]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003ee0:	228a      	movs	r2, #138	; 0x8a
 8003ee2:	05d2      	lsls	r2, r2, #23
 8003ee4:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003ee6:	1cbb      	adds	r3, r7, #2
 8003ee8:	7819      	ldrb	r1, [r3, #0]
 8003eea:	183b      	adds	r3, r7, r0
 8003eec:	781a      	ldrb	r2, [r3, #0]
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	000b      	movs	r3, r1
 8003ef2:	2114      	movs	r1, #20
 8003ef4:	f7ff f9a4 	bl	8003240 <ICM_WriteOneByte>
	break;
 8003ef8:	e010      	b.n	8003f1c <ICM_AccConfig+0x10c>
	default:
		config_byte_acc = ACCEL_CONFIG_2G | ACC_FILTER;
 8003efa:	200f      	movs	r0, #15
 8003efc:	183b      	adds	r3, r7, r0
 8003efe:	2231      	movs	r2, #49	; 0x31
 8003f00:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_2G;
 8003f02:	4b1e      	ldr	r3, [pc, #120]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003f04:	228d      	movs	r2, #141	; 0x8d
 8003f06:	05d2      	lsls	r2, r2, #23
 8003f08:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003f0a:	1cbb      	adds	r3, r7, #2
 8003f0c:	7819      	ldrb	r1, [r3, #0]
 8003f0e:	183b      	adds	r3, r7, r0
 8003f10:	781a      	ldrb	r2, [r3, #0]
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	000b      	movs	r3, r1
 8003f16:	2114      	movs	r1, #20
 8003f18:	f7ff f992 	bl	8003240 <ICM_WriteOneByte>
	}

	HAL_Delay(20);
 8003f1c:	2014      	movs	r0, #20
 8003f1e:	f003 fa37 	bl	8007390 <HAL_Delay>

	uint8_t test1 = 0;
 8003f22:	210d      	movs	r1, #13
 8003f24:	187b      	adds	r3, r7, r1
 8003f26:	2200      	movs	r2, #0
 8003f28:	701a      	strb	r2, [r3, #0]
	uint8_t test2 = 0;
 8003f2a:	250c      	movs	r5, #12
 8003f2c:	197b      	adds	r3, r7, r5
 8003f2e:	2200      	movs	r2, #0
 8003f30:	701a      	strb	r2, [r3, #0]

	ICM_ReadOneByte(hspi, REG_ACCEL_CONFIG, &test1, index);
 8003f32:	1cbb      	adds	r3, r7, #2
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	000c      	movs	r4, r1
 8003f38:	187a      	adds	r2, r7, r1
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	2114      	movs	r1, #20
 8003f3e:	f7ff f93b 	bl	80031b8 <ICM_ReadOneByte>
	ICM_ReadOneByte(hspi, REG_ACCEL_CONFIG_2, &test2, index);
 8003f42:	1cbb      	adds	r3, r7, #2
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	197a      	adds	r2, r7, r5
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	2115      	movs	r1, #21
 8003f4c:	f7ff f934 	bl	80031b8 <ICM_ReadOneByte>

	if((test1 != config_byte_acc) || (test2 != config2)){
 8003f50:	193b      	adds	r3, r7, r4
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	220f      	movs	r2, #15
 8003f56:	18ba      	adds	r2, r7, r2
 8003f58:	7812      	ldrb	r2, [r2, #0]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d106      	bne.n	8003f6c <ICM_AccConfig+0x15c>
 8003f5e:	197b      	adds	r3, r7, r5
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	220e      	movs	r2, #14
 8003f64:	18ba      	adds	r2, r7, r2
 8003f66:	7812      	ldrb	r2, [r2, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d001      	beq.n	8003f70 <ICM_AccConfig+0x160>
		return 0;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	e000      	b.n	8003f72 <ICM_AccConfig+0x162>
	}else{
		return 1;
 8003f70:	2301      	movs	r3, #1
	}

}
 8003f72:	0018      	movs	r0, r3
 8003f74:	46bd      	mov	sp, r7
 8003f76:	b004      	add	sp, #16
 8003f78:	bdb0      	pop	{r4, r5, r7, pc}
 8003f7a:	46c0      	nop			; (mov r8, r8)
 8003f7c:	20000338 	.word	0x20000338

08003f80 <ICM_WHOAMI>:

uint8_t ICM_WHOAMI(SPI_HandleTypeDef *hspi, uint8_t index) {
 8003f80:	b590      	push	{r4, r7, lr}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	000a      	movs	r2, r1
 8003f8a:	1cfb      	adds	r3, r7, #3
 8003f8c:	701a      	strb	r2, [r3, #0]
	uint8_t test = 0x00;
 8003f8e:	210f      	movs	r1, #15
 8003f90:	187b      	adds	r3, r7, r1
 8003f92:	2200      	movs	r2, #0
 8003f94:	701a      	strb	r2, [r3, #0]
	ICM_ReadOneByte(hspi, REG_WHO_AM_I , &test, index);
 8003f96:	1cfb      	adds	r3, r7, #3
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	000c      	movs	r4, r1
 8003f9c:	187a      	adds	r2, r7, r1
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	f7ff f909 	bl	80031b8 <ICM_ReadOneByte>
	if (test != REG_WHO_AM_I_CONST)
 8003fa6:	193b      	adds	r3, r7, r4
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	2bea      	cmp	r3, #234	; 0xea
 8003fac:	d001      	beq.n	8003fb2 <ICM_WHOAMI+0x32>
	{
		return 0;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	e000      	b.n	8003fb4 <ICM_WHOAMI+0x34>
	} else {
		return 1;
 8003fb2:	2301      	movs	r3, #1
	}
}
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	b005      	add	sp, #20
 8003fba:	bd90      	pop	{r4, r7, pc}

08003fbc <CalcQuaternionToEuler>:

/*Madgwick Filter Parameters */
static float Beta = 0.1;

void CalcQuaternionToEuler(struct quaternion quat, struct euler_angles* eu)
{
 8003fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fbe:	b087      	sub	sp, #28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	2608      	movs	r6, #8
 8003fc4:	19bc      	adds	r4, r7, r6
 8003fc6:	6020      	str	r0, [r4, #0]
 8003fc8:	6061      	str	r1, [r4, #4]
 8003fca:	60a2      	str	r2, [r4, #8]
 8003fcc:	60e3      	str	r3, [r4, #12]
	eu->roll = atan2((quat.q1*quat.q2 + quat.q3*quat.q4),0.5 - (quat.q2*quat.q2 + quat.q3*quat.q3))*RAD_2_DEG;
 8003fce:	19bb      	adds	r3, r7, r6
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	19bb      	adds	r3, r7, r6
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	1c19      	adds	r1, r3, #0
 8003fd8:	1c10      	adds	r0, r2, #0
 8003fda:	f7fc fe19 	bl	8000c10 <__aeabi_fmul>
 8003fde:	1c03      	adds	r3, r0, #0
 8003fe0:	1c1c      	adds	r4, r3, #0
 8003fe2:	19bb      	adds	r3, r7, r6
 8003fe4:	689a      	ldr	r2, [r3, #8]
 8003fe6:	19bb      	adds	r3, r7, r6
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	1c19      	adds	r1, r3, #0
 8003fec:	1c10      	adds	r0, r2, #0
 8003fee:	f7fc fe0f 	bl	8000c10 <__aeabi_fmul>
 8003ff2:	1c03      	adds	r3, r0, #0
 8003ff4:	1c19      	adds	r1, r3, #0
 8003ff6:	1c20      	adds	r0, r4, #0
 8003ff8:	f7fc faa4 	bl	8000544 <__aeabi_fadd>
 8003ffc:	1c03      	adds	r3, r0, #0
 8003ffe:	1c18      	adds	r0, r3, #0
 8004000:	f7fe ff66 	bl	8002ed0 <__aeabi_f2d>
 8004004:	0004      	movs	r4, r0
 8004006:	000d      	movs	r5, r1
 8004008:	19bb      	adds	r3, r7, r6
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	19bb      	adds	r3, r7, r6
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	1c19      	adds	r1, r3, #0
 8004012:	1c10      	adds	r0, r2, #0
 8004014:	f7fc fdfc 	bl	8000c10 <__aeabi_fmul>
 8004018:	1c03      	adds	r3, r0, #0
 800401a:	1c1e      	adds	r6, r3, #0
 800401c:	2108      	movs	r1, #8
 800401e:	187b      	adds	r3, r7, r1
 8004020:	689a      	ldr	r2, [r3, #8]
 8004022:	187b      	adds	r3, r7, r1
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	1c19      	adds	r1, r3, #0
 8004028:	1c10      	adds	r0, r2, #0
 800402a:	f7fc fdf1 	bl	8000c10 <__aeabi_fmul>
 800402e:	1c03      	adds	r3, r0, #0
 8004030:	1c19      	adds	r1, r3, #0
 8004032:	1c30      	adds	r0, r6, #0
 8004034:	f7fc fa86 	bl	8000544 <__aeabi_fadd>
 8004038:	1c03      	adds	r3, r0, #0
 800403a:	1c18      	adds	r0, r3, #0
 800403c:	f7fe ff48 	bl	8002ed0 <__aeabi_f2d>
 8004040:	0002      	movs	r2, r0
 8004042:	000b      	movs	r3, r1
 8004044:	2000      	movs	r0, #0
 8004046:	4955      	ldr	r1, [pc, #340]	; (800419c <CalcQuaternionToEuler+0x1e0>)
 8004048:	f7fe fb06 	bl	8002658 <__aeabi_dsub>
 800404c:	0002      	movs	r2, r0
 800404e:	000b      	movs	r3, r1
 8004050:	0020      	movs	r0, r4
 8004052:	0029      	movs	r1, r5
 8004054:	f009 fc2a 	bl	800d8ac <atan2>
 8004058:	4a51      	ldr	r2, [pc, #324]	; (80041a0 <CalcQuaternionToEuler+0x1e4>)
 800405a:	4b52      	ldr	r3, [pc, #328]	; (80041a4 <CalcQuaternionToEuler+0x1e8>)
 800405c:	f7fe f890 	bl	8002180 <__aeabi_dmul>
 8004060:	0002      	movs	r2, r0
 8004062:	000b      	movs	r3, r1
 8004064:	0010      	movs	r0, r2
 8004066:	0019      	movs	r1, r3
 8004068:	f7fe ff7a 	bl	8002f60 <__aeabi_d2f>
 800406c:	1c02      	adds	r2, r0, #0
 800406e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004070:	601a      	str	r2, [r3, #0]
	eu->pitch = asin(2.0*(quat.q1*quat.q3 - quat.q2*quat.q4))*RAD_2_DEG;
 8004072:	2508      	movs	r5, #8
 8004074:	197b      	adds	r3, r7, r5
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	197b      	adds	r3, r7, r5
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	1c19      	adds	r1, r3, #0
 800407e:	1c10      	adds	r0, r2, #0
 8004080:	f7fc fdc6 	bl	8000c10 <__aeabi_fmul>
 8004084:	1c03      	adds	r3, r0, #0
 8004086:	1c1c      	adds	r4, r3, #0
 8004088:	197b      	adds	r3, r7, r5
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	197b      	adds	r3, r7, r5
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	1c19      	adds	r1, r3, #0
 8004092:	1c10      	adds	r0, r2, #0
 8004094:	f7fc fdbc 	bl	8000c10 <__aeabi_fmul>
 8004098:	1c03      	adds	r3, r0, #0
 800409a:	1c19      	adds	r1, r3, #0
 800409c:	1c20      	adds	r0, r4, #0
 800409e:	f7fc fed1 	bl	8000e44 <__aeabi_fsub>
 80040a2:	1c03      	adds	r3, r0, #0
 80040a4:	1c18      	adds	r0, r3, #0
 80040a6:	f7fe ff13 	bl	8002ed0 <__aeabi_f2d>
 80040aa:	0002      	movs	r2, r0
 80040ac:	000b      	movs	r3, r1
 80040ae:	f7fd f8f7 	bl	80012a0 <__aeabi_dadd>
 80040b2:	0002      	movs	r2, r0
 80040b4:	000b      	movs	r3, r1
 80040b6:	0010      	movs	r0, r2
 80040b8:	0019      	movs	r1, r3
 80040ba:	f009 fbc7 	bl	800d84c <asin>
 80040be:	4a38      	ldr	r2, [pc, #224]	; (80041a0 <CalcQuaternionToEuler+0x1e4>)
 80040c0:	4b38      	ldr	r3, [pc, #224]	; (80041a4 <CalcQuaternionToEuler+0x1e8>)
 80040c2:	f7fe f85d 	bl	8002180 <__aeabi_dmul>
 80040c6:	0002      	movs	r2, r0
 80040c8:	000b      	movs	r3, r1
 80040ca:	0010      	movs	r0, r2
 80040cc:	0019      	movs	r1, r3
 80040ce:	f7fe ff47 	bl	8002f60 <__aeabi_d2f>
 80040d2:	1c02      	adds	r2, r0, #0
 80040d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d6:	605a      	str	r2, [r3, #4]
	eu->yaw = -atan2((quat.q2*quat.q3 + quat.q1*quat.q4), 0.5 - (quat.q3*quat.q3 + quat.q4*quat.q4))*RAD_2_DEG;
 80040d8:	197b      	adds	r3, r7, r5
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	197b      	adds	r3, r7, r5
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	1c19      	adds	r1, r3, #0
 80040e2:	1c10      	adds	r0, r2, #0
 80040e4:	f7fc fd94 	bl	8000c10 <__aeabi_fmul>
 80040e8:	1c03      	adds	r3, r0, #0
 80040ea:	1c1c      	adds	r4, r3, #0
 80040ec:	197b      	adds	r3, r7, r5
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	002e      	movs	r6, r5
 80040f2:	197b      	adds	r3, r7, r5
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	1c19      	adds	r1, r3, #0
 80040f8:	1c10      	adds	r0, r2, #0
 80040fa:	f7fc fd89 	bl	8000c10 <__aeabi_fmul>
 80040fe:	1c03      	adds	r3, r0, #0
 8004100:	1c19      	adds	r1, r3, #0
 8004102:	1c20      	adds	r0, r4, #0
 8004104:	f7fc fa1e 	bl	8000544 <__aeabi_fadd>
 8004108:	1c03      	adds	r3, r0, #0
 800410a:	1c18      	adds	r0, r3, #0
 800410c:	f7fe fee0 	bl	8002ed0 <__aeabi_f2d>
 8004110:	0004      	movs	r4, r0
 8004112:	000d      	movs	r5, r1
 8004114:	19bb      	adds	r3, r7, r6
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	19bb      	adds	r3, r7, r6
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	1c19      	adds	r1, r3, #0
 800411e:	1c10      	adds	r0, r2, #0
 8004120:	f7fc fd76 	bl	8000c10 <__aeabi_fmul>
 8004124:	1c03      	adds	r3, r0, #0
 8004126:	1c1e      	adds	r6, r3, #0
 8004128:	2108      	movs	r1, #8
 800412a:	187b      	adds	r3, r7, r1
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	187b      	adds	r3, r7, r1
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	1c19      	adds	r1, r3, #0
 8004134:	1c10      	adds	r0, r2, #0
 8004136:	f7fc fd6b 	bl	8000c10 <__aeabi_fmul>
 800413a:	1c03      	adds	r3, r0, #0
 800413c:	1c19      	adds	r1, r3, #0
 800413e:	1c30      	adds	r0, r6, #0
 8004140:	f7fc fa00 	bl	8000544 <__aeabi_fadd>
 8004144:	1c03      	adds	r3, r0, #0
 8004146:	1c18      	adds	r0, r3, #0
 8004148:	f7fe fec2 	bl	8002ed0 <__aeabi_f2d>
 800414c:	0002      	movs	r2, r0
 800414e:	000b      	movs	r3, r1
 8004150:	2000      	movs	r0, #0
 8004152:	4912      	ldr	r1, [pc, #72]	; (800419c <CalcQuaternionToEuler+0x1e0>)
 8004154:	f7fe fa80 	bl	8002658 <__aeabi_dsub>
 8004158:	0002      	movs	r2, r0
 800415a:	000b      	movs	r3, r1
 800415c:	0020      	movs	r0, r4
 800415e:	0029      	movs	r1, r5
 8004160:	f009 fba4 	bl	800d8ac <atan2>
 8004164:	0002      	movs	r2, r0
 8004166:	000b      	movs	r3, r1
 8004168:	0011      	movs	r1, r2
 800416a:	6039      	str	r1, [r7, #0]
 800416c:	2180      	movs	r1, #128	; 0x80
 800416e:	0609      	lsls	r1, r1, #24
 8004170:	4059      	eors	r1, r3
 8004172:	6079      	str	r1, [r7, #4]
 8004174:	4a0a      	ldr	r2, [pc, #40]	; (80041a0 <CalcQuaternionToEuler+0x1e4>)
 8004176:	4b0b      	ldr	r3, [pc, #44]	; (80041a4 <CalcQuaternionToEuler+0x1e8>)
 8004178:	6838      	ldr	r0, [r7, #0]
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	f7fe f800 	bl	8002180 <__aeabi_dmul>
 8004180:	0002      	movs	r2, r0
 8004182:	000b      	movs	r3, r1
 8004184:	0010      	movs	r0, r2
 8004186:	0019      	movs	r1, r3
 8004188:	f7fe feea 	bl	8002f60 <__aeabi_d2f>
 800418c:	1c02      	adds	r2, r0, #0
 800418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004190:	609a      	str	r2, [r3, #8]
}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	46bd      	mov	sp, r7
 8004196:	b007      	add	sp, #28
 8004198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800419a:	46c0      	nop			; (mov r8, r8)
 800419c:	3fe00000 	.word	0x3fe00000
 80041a0:	1a63c1f8 	.word	0x1a63c1f8
 80041a4:	404ca5dc 	.word	0x404ca5dc

080041a8 <CalcAccLinearToEuler>:
	eu_gyro_est->pitch += gyro_data[1]*SAMPLE_TIME_ICM/1000.0*RAD_2_DEG;
	eu_gyro_est->roll += gyro_data[0]*SAMPLE_TIME_ICM/1000.0*RAD_2_DEG;
}

void CalcAccLinearToEuler(float* accel_data, struct euler_angles* eu_acc_est)
{
 80041a8:	b5b0      	push	{r4, r5, r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
		float pitch = atan(accel_data[0]/accel_data[2])* RAD_2_DEG;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	3308      	adds	r3, #8
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	1c19      	adds	r1, r3, #0
 80041be:	1c10      	adds	r0, r2, #0
 80041c0:	f7fc fb5c 	bl	800087c <__aeabi_fdiv>
 80041c4:	1c03      	adds	r3, r0, #0
 80041c6:	1c18      	adds	r0, r3, #0
 80041c8:	f7fe fe82 	bl	8002ed0 <__aeabi_f2d>
 80041cc:	0002      	movs	r2, r0
 80041ce:	000b      	movs	r3, r1
 80041d0:	0010      	movs	r0, r2
 80041d2:	0019      	movs	r1, r3
 80041d4:	f009 f92e 	bl	800d434 <atan>
 80041d8:	4a2c      	ldr	r2, [pc, #176]	; (800428c <CalcAccLinearToEuler+0xe4>)
 80041da:	4b2d      	ldr	r3, [pc, #180]	; (8004290 <CalcAccLinearToEuler+0xe8>)
 80041dc:	f7fd ffd0 	bl	8002180 <__aeabi_dmul>
 80041e0:	0002      	movs	r2, r0
 80041e2:	000b      	movs	r3, r1
 80041e4:	0010      	movs	r0, r2
 80041e6:	0019      	movs	r1, r3
 80041e8:	f7fe feba 	bl	8002f60 <__aeabi_d2f>
 80041ec:	1c03      	adds	r3, r0, #0
 80041ee:	617b      	str	r3, [r7, #20]
		float roll = atan(accel_data[1]/sqrt(pow(accel_data[0],2) + pow(accel_data[2],2))) * RAD_2_DEG;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	3304      	adds	r3, #4
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	1c18      	adds	r0, r3, #0
 80041f8:	f7fe fe6a 	bl	8002ed0 <__aeabi_f2d>
 80041fc:	0004      	movs	r4, r0
 80041fe:	000d      	movs	r5, r1
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	1c18      	adds	r0, r3, #0
 8004206:	f7fe fe63 	bl	8002ed0 <__aeabi_f2d>
 800420a:	2200      	movs	r2, #0
 800420c:	2380      	movs	r3, #128	; 0x80
 800420e:	05db      	lsls	r3, r3, #23
 8004210:	f009 fb50 	bl	800d8b4 <pow>
 8004214:	6038      	str	r0, [r7, #0]
 8004216:	6079      	str	r1, [r7, #4]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	3308      	adds	r3, #8
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	1c18      	adds	r0, r3, #0
 8004220:	f7fe fe56 	bl	8002ed0 <__aeabi_f2d>
 8004224:	2200      	movs	r2, #0
 8004226:	2380      	movs	r3, #128	; 0x80
 8004228:	05db      	lsls	r3, r3, #23
 800422a:	f009 fb43 	bl	800d8b4 <pow>
 800422e:	0002      	movs	r2, r0
 8004230:	000b      	movs	r3, r1
 8004232:	6838      	ldr	r0, [r7, #0]
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	f7fd f833 	bl	80012a0 <__aeabi_dadd>
 800423a:	0002      	movs	r2, r0
 800423c:	000b      	movs	r3, r1
 800423e:	0010      	movs	r0, r2
 8004240:	0019      	movs	r1, r3
 8004242:	f009 fbef 	bl	800da24 <sqrt>
 8004246:	0002      	movs	r2, r0
 8004248:	000b      	movs	r3, r1
 800424a:	0020      	movs	r0, r4
 800424c:	0029      	movs	r1, r5
 800424e:	f7fd fb91 	bl	8001974 <__aeabi_ddiv>
 8004252:	0002      	movs	r2, r0
 8004254:	000b      	movs	r3, r1
 8004256:	0010      	movs	r0, r2
 8004258:	0019      	movs	r1, r3
 800425a:	f009 f8eb 	bl	800d434 <atan>
 800425e:	4a0b      	ldr	r2, [pc, #44]	; (800428c <CalcAccLinearToEuler+0xe4>)
 8004260:	4b0b      	ldr	r3, [pc, #44]	; (8004290 <CalcAccLinearToEuler+0xe8>)
 8004262:	f7fd ff8d 	bl	8002180 <__aeabi_dmul>
 8004266:	0002      	movs	r2, r0
 8004268:	000b      	movs	r3, r1
 800426a:	0010      	movs	r0, r2
 800426c:	0019      	movs	r1, r3
 800426e:	f7fe fe77 	bl	8002f60 <__aeabi_d2f>
 8004272:	1c03      	adds	r3, r0, #0
 8004274:	613b      	str	r3, [r7, #16]

	eu_acc_est->roll = roll;
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	601a      	str	r2, [r3, #0]
	eu_acc_est->pitch = pitch;
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	697a      	ldr	r2, [r7, #20]
 8004280:	605a      	str	r2, [r3, #4]
}
 8004282:	46c0      	nop			; (mov r8, r8)
 8004284:	46bd      	mov	sp, r7
 8004286:	b006      	add	sp, #24
 8004288:	bdb0      	pop	{r4, r5, r7, pc}
 800428a:	46c0      	nop			; (mov r8, r8)
 800428c:	1a63c1f8 	.word	0x1a63c1f8
 8004290:	404ca5dc 	.word	0x404ca5dc

08004294 <MadgwickFilterXIO>:
	q->q4 = q4 * norm;
}

/* Credit to xio-technologies for open-source implementation https://github.com/xioTechnologies/Open-Source-AHRS-With-x-IMU*/
void MadgwickFilterXIO(float *gyro_data, float *accel_data, struct quaternion *q)
{
 8004294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004296:	b0a7      	sub	sp, #156	; 0x9c
 8004298:	af00      	add	r7, sp, #0
 800429a:	6178      	str	r0, [r7, #20]
 800429c:	6139      	str	r1, [r7, #16]
 800429e:	60fa      	str	r2, [r7, #12]
	float q1 = q->q1, q2 = q->q2, q3 = q->q3, q4 = q->q4;   // short name local variable for readability
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	268c      	movs	r6, #140	; 0x8c
 80042a6:	2108      	movs	r1, #8
 80042a8:	187a      	adds	r2, r7, r1
 80042aa:	1992      	adds	r2, r2, r6
 80042ac:	6013      	str	r3, [r2, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2488      	movs	r4, #136	; 0x88
 80042b4:	187a      	adds	r2, r7, r1
 80042b6:	1912      	adds	r2, r2, r4
 80042b8:	6013      	str	r3, [r2, #0]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	2584      	movs	r5, #132	; 0x84
 80042c0:	187a      	adds	r2, r7, r1
 80042c2:	1952      	adds	r2, r2, r5
 80042c4:	6013      	str	r3, [r2, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	2680      	movs	r6, #128	; 0x80
 80042cc:	1878      	adds	r0, r7, r1
 80042ce:	1982      	adds	r2, r0, r6
 80042d0:	6013      	str	r3, [r2, #0]
	float ax = accel_data[0], ay = accel_data[1], az = accel_data[2];
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2084      	movs	r0, #132	; 0x84
 80042d8:	1838      	adds	r0, r7, r0
 80042da:	6003      	str	r3, [r0, #0]
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	2080      	movs	r0, #128	; 0x80
 80042e2:	183a      	adds	r2, r7, r0
 80042e4:	6013      	str	r3, [r2, #0]
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	67fb      	str	r3, [r7, #124]	; 0x7c
	float gx = gyro_data[0]*DEG_2_RAD, gy = gyro_data[1]*DEG_2_RAD, gz = gyro_data[2]*DEG_2_RAD;
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	1c18      	adds	r0, r3, #0
 80042f2:	f7fe fded 	bl	8002ed0 <__aeabi_f2d>
 80042f6:	4afd      	ldr	r2, [pc, #1012]	; (80046ec <MadgwickFilterXIO+0x458>)
 80042f8:	4bfd      	ldr	r3, [pc, #1012]	; (80046f0 <MadgwickFilterXIO+0x45c>)
 80042fa:	f7fd ff41 	bl	8002180 <__aeabi_dmul>
 80042fe:	0002      	movs	r2, r0
 8004300:	000b      	movs	r3, r1
 8004302:	0010      	movs	r0, r2
 8004304:	0019      	movs	r1, r3
 8004306:	f7fe fe2b 	bl	8002f60 <__aeabi_d2f>
 800430a:	1c03      	adds	r3, r0, #0
 800430c:	67bb      	str	r3, [r7, #120]	; 0x78
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	3304      	adds	r3, #4
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	1c18      	adds	r0, r3, #0
 8004316:	f7fe fddb 	bl	8002ed0 <__aeabi_f2d>
 800431a:	4af4      	ldr	r2, [pc, #976]	; (80046ec <MadgwickFilterXIO+0x458>)
 800431c:	4bf4      	ldr	r3, [pc, #976]	; (80046f0 <MadgwickFilterXIO+0x45c>)
 800431e:	f7fd ff2f 	bl	8002180 <__aeabi_dmul>
 8004322:	0002      	movs	r2, r0
 8004324:	000b      	movs	r3, r1
 8004326:	0010      	movs	r0, r2
 8004328:	0019      	movs	r1, r3
 800432a:	f7fe fe19 	bl	8002f60 <__aeabi_d2f>
 800432e:	1c03      	adds	r3, r0, #0
 8004330:	677b      	str	r3, [r7, #116]	; 0x74
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	3308      	adds	r3, #8
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	1c18      	adds	r0, r3, #0
 800433a:	f7fe fdc9 	bl	8002ed0 <__aeabi_f2d>
 800433e:	4aeb      	ldr	r2, [pc, #940]	; (80046ec <MadgwickFilterXIO+0x458>)
 8004340:	4beb      	ldr	r3, [pc, #940]	; (80046f0 <MadgwickFilterXIO+0x45c>)
 8004342:	f7fd ff1d 	bl	8002180 <__aeabi_dmul>
 8004346:	0002      	movs	r2, r0
 8004348:	000b      	movs	r3, r1
 800434a:	0010      	movs	r0, r2
 800434c:	0019      	movs	r1, r3
 800434e:	f7fe fe07 	bl	8002f60 <__aeabi_d2f>
 8004352:	1c03      	adds	r3, r0, #0
 8004354:	673b      	str	r3, [r7, #112]	; 0x70
	float norm;
	float s1, s2, s3, s4;
	float qDot1, qDot2, qDot3, qDot4;

	// Auxiliary variables to avoid repeated arithmetic
	float _2q1 = 2.0 * q1;
 8004356:	238c      	movs	r3, #140	; 0x8c
 8004358:	2208      	movs	r2, #8
 800435a:	18b9      	adds	r1, r7, r2
 800435c:	18ca      	adds	r2, r1, r3
 800435e:	6813      	ldr	r3, [r2, #0]
 8004360:	1c19      	adds	r1, r3, #0
 8004362:	1c18      	adds	r0, r3, #0
 8004364:	f7fc f8ee 	bl	8000544 <__aeabi_fadd>
 8004368:	1c03      	adds	r3, r0, #0
 800436a:	66fb      	str	r3, [r7, #108]	; 0x6c
	float _2q2 = 2.0 * q2;
 800436c:	2208      	movs	r2, #8
 800436e:	18bb      	adds	r3, r7, r2
 8004370:	191a      	adds	r2, r3, r4
 8004372:	6813      	ldr	r3, [r2, #0]
 8004374:	1c19      	adds	r1, r3, #0
 8004376:	1c18      	adds	r0, r3, #0
 8004378:	f7fc f8e4 	bl	8000544 <__aeabi_fadd>
 800437c:	1c03      	adds	r3, r0, #0
 800437e:	66bb      	str	r3, [r7, #104]	; 0x68
	float _2q3 = 2.0 * q3;
 8004380:	2208      	movs	r2, #8
 8004382:	18bb      	adds	r3, r7, r2
 8004384:	195a      	adds	r2, r3, r5
 8004386:	6813      	ldr	r3, [r2, #0]
 8004388:	1c19      	adds	r1, r3, #0
 800438a:	1c18      	adds	r0, r3, #0
 800438c:	f7fc f8da 	bl	8000544 <__aeabi_fadd>
 8004390:	1c03      	adds	r3, r0, #0
 8004392:	667b      	str	r3, [r7, #100]	; 0x64
	float _2q4 = 2.0 * q4;
 8004394:	2208      	movs	r2, #8
 8004396:	18bb      	adds	r3, r7, r2
 8004398:	1999      	adds	r1, r3, r6
 800439a:	680b      	ldr	r3, [r1, #0]
 800439c:	1c19      	adds	r1, r3, #0
 800439e:	1c18      	adds	r0, r3, #0
 80043a0:	f7fc f8d0 	bl	8000544 <__aeabi_fadd>
 80043a4:	1c03      	adds	r3, r0, #0
 80043a6:	663b      	str	r3, [r7, #96]	; 0x60
	float _4q1 = 4.0 * q1;
 80043a8:	2181      	movs	r1, #129	; 0x81
 80043aa:	05c9      	lsls	r1, r1, #23
 80043ac:	238c      	movs	r3, #140	; 0x8c
 80043ae:	001e      	movs	r6, r3
 80043b0:	2008      	movs	r0, #8
 80043b2:	4684      	mov	ip, r0
 80043b4:	44bc      	add	ip, r7
 80043b6:	4463      	add	r3, ip
 80043b8:	6818      	ldr	r0, [r3, #0]
 80043ba:	f7fc fc29 	bl	8000c10 <__aeabi_fmul>
 80043be:	1c03      	adds	r3, r0, #0
 80043c0:	65fb      	str	r3, [r7, #92]	; 0x5c
	float _4q2 = 4.0 * q2;
 80043c2:	2181      	movs	r1, #129	; 0x81
 80043c4:	05c9      	lsls	r1, r1, #23
 80043c6:	2208      	movs	r2, #8
 80043c8:	18bb      	adds	r3, r7, r2
 80043ca:	191b      	adds	r3, r3, r4
 80043cc:	6818      	ldr	r0, [r3, #0]
 80043ce:	f7fc fc1f 	bl	8000c10 <__aeabi_fmul>
 80043d2:	1c03      	adds	r3, r0, #0
 80043d4:	65bb      	str	r3, [r7, #88]	; 0x58
	float _4q3 = 4.0 * q3;
 80043d6:	2181      	movs	r1, #129	; 0x81
 80043d8:	05c9      	lsls	r1, r1, #23
 80043da:	2208      	movs	r2, #8
 80043dc:	18bb      	adds	r3, r7, r2
 80043de:	195b      	adds	r3, r3, r5
 80043e0:	6818      	ldr	r0, [r3, #0]
 80043e2:	f7fc fc15 	bl	8000c10 <__aeabi_fmul>
 80043e6:	1c03      	adds	r3, r0, #0
 80043e8:	657b      	str	r3, [r7, #84]	; 0x54
	float _8q2 = 8.0 * q2;
 80043ea:	2182      	movs	r1, #130	; 0x82
 80043ec:	05c9      	lsls	r1, r1, #23
 80043ee:	2208      	movs	r2, #8
 80043f0:	18bb      	adds	r3, r7, r2
 80043f2:	191b      	adds	r3, r3, r4
 80043f4:	6818      	ldr	r0, [r3, #0]
 80043f6:	f7fc fc0b 	bl	8000c10 <__aeabi_fmul>
 80043fa:	1c03      	adds	r3, r0, #0
 80043fc:	653b      	str	r3, [r7, #80]	; 0x50
	float _8q3 = 8.0 * q3;
 80043fe:	2182      	movs	r1, #130	; 0x82
 8004400:	05c9      	lsls	r1, r1, #23
 8004402:	2208      	movs	r2, #8
 8004404:	18bb      	adds	r3, r7, r2
 8004406:	195b      	adds	r3, r3, r5
 8004408:	6818      	ldr	r0, [r3, #0]
 800440a:	f7fc fc01 	bl	8000c10 <__aeabi_fmul>
 800440e:	1c03      	adds	r3, r0, #0
 8004410:	64fb      	str	r3, [r7, #76]	; 0x4c
	float q1q1 = q1 * q1;
 8004412:	0033      	movs	r3, r6
 8004414:	2208      	movs	r2, #8
 8004416:	18b9      	adds	r1, r7, r2
 8004418:	18c9      	adds	r1, r1, r3
 800441a:	6809      	ldr	r1, [r1, #0]
 800441c:	18be      	adds	r6, r7, r2
 800441e:	18f0      	adds	r0, r6, r3
 8004420:	6800      	ldr	r0, [r0, #0]
 8004422:	f7fc fbf5 	bl	8000c10 <__aeabi_fmul>
 8004426:	1c03      	adds	r3, r0, #0
 8004428:	64bb      	str	r3, [r7, #72]	; 0x48
	float q2q2 = q2 * q2;
 800442a:	0026      	movs	r6, r4
 800442c:	2308      	movs	r3, #8
 800442e:	18fa      	adds	r2, r7, r3
 8004430:	1991      	adds	r1, r2, r6
 8004432:	6809      	ldr	r1, [r1, #0]
 8004434:	18fa      	adds	r2, r7, r3
 8004436:	1994      	adds	r4, r2, r6
 8004438:	6820      	ldr	r0, [r4, #0]
 800443a:	f7fc fbe9 	bl	8000c10 <__aeabi_fmul>
 800443e:	1c03      	adds	r3, r0, #0
 8004440:	647b      	str	r3, [r7, #68]	; 0x44
	float q3q3 = q3 * q3;
 8004442:	2308      	movs	r3, #8
 8004444:	18fa      	adds	r2, r7, r3
 8004446:	1951      	adds	r1, r2, r5
 8004448:	6809      	ldr	r1, [r1, #0]
 800444a:	18fa      	adds	r2, r7, r3
 800444c:	1954      	adds	r4, r2, r5
 800444e:	6820      	ldr	r0, [r4, #0]
 8004450:	f7fc fbde 	bl	8000c10 <__aeabi_fmul>
 8004454:	1c03      	adds	r3, r0, #0
 8004456:	643b      	str	r3, [r7, #64]	; 0x40
	float q4q4 = q4 * q4;
 8004458:	2280      	movs	r2, #128	; 0x80
 800445a:	2308      	movs	r3, #8
 800445c:	18f9      	adds	r1, r7, r3
 800445e:	1889      	adds	r1, r1, r2
 8004460:	6809      	ldr	r1, [r1, #0]
 8004462:	18fc      	adds	r4, r7, r3
 8004464:	18a4      	adds	r4, r4, r2
 8004466:	6820      	ldr	r0, [r4, #0]
 8004468:	f7fc fbd2 	bl	8000c10 <__aeabi_fmul>
 800446c:	1c03      	adds	r3, r0, #0
 800446e:	63fb      	str	r3, [r7, #60]	; 0x3c

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 8004470:	2484      	movs	r4, #132	; 0x84
 8004472:	1939      	adds	r1, r7, r4
 8004474:	6809      	ldr	r1, [r1, #0]
 8004476:	1938      	adds	r0, r7, r4
 8004478:	6800      	ldr	r0, [r0, #0]
 800447a:	f7fc fbc9 	bl	8000c10 <__aeabi_fmul>
 800447e:	1c03      	adds	r3, r0, #0
 8004480:	1c1c      	adds	r4, r3, #0
 8004482:	2580      	movs	r5, #128	; 0x80
 8004484:	1979      	adds	r1, r7, r5
 8004486:	6809      	ldr	r1, [r1, #0]
 8004488:	1978      	adds	r0, r7, r5
 800448a:	6800      	ldr	r0, [r0, #0]
 800448c:	f7fc fbc0 	bl	8000c10 <__aeabi_fmul>
 8004490:	1c03      	adds	r3, r0, #0
 8004492:	1c19      	adds	r1, r3, #0
 8004494:	1c20      	adds	r0, r4, #0
 8004496:	f7fc f855 	bl	8000544 <__aeabi_fadd>
 800449a:	1c03      	adds	r3, r0, #0
 800449c:	1c1c      	adds	r4, r3, #0
 800449e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80044a0:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80044a2:	f7fc fbb5 	bl	8000c10 <__aeabi_fmul>
 80044a6:	1c03      	adds	r3, r0, #0
 80044a8:	1c19      	adds	r1, r3, #0
 80044aa:	1c20      	adds	r0, r4, #0
 80044ac:	f7fc f84a 	bl	8000544 <__aeabi_fadd>
 80044b0:	1c03      	adds	r3, r0, #0
 80044b2:	1c18      	adds	r0, r3, #0
 80044b4:	f7fe fd0c 	bl	8002ed0 <__aeabi_f2d>
 80044b8:	0002      	movs	r2, r0
 80044ba:	000b      	movs	r3, r1
 80044bc:	0010      	movs	r0, r2
 80044be:	0019      	movs	r1, r3
 80044c0:	f009 fab0 	bl	800da24 <sqrt>
 80044c4:	0002      	movs	r2, r0
 80044c6:	000b      	movs	r3, r1
 80044c8:	0010      	movs	r0, r2
 80044ca:	0019      	movs	r1, r3
 80044cc:	f7fe fd48 	bl	8002f60 <__aeabi_d2f>
 80044d0:	1c03      	adds	r3, r0, #0
 80044d2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (norm == 0) return; // handle NaN
 80044d4:	2100      	movs	r1, #0
 80044d6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80044d8:	f7fb ffee 	bl	80004b8 <__aeabi_fcmpeq>
 80044dc:	1e03      	subs	r3, r0, #0
 80044de:	d001      	beq.n	80044e4 <MadgwickFilterXIO+0x250>
 80044e0:	f000 fc8a 	bl	8004df8 <MadgwickFilterXIO+0xb64>
	norm = 1.0 / norm;        // use reciprocal for division
 80044e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80044e6:	20fe      	movs	r0, #254	; 0xfe
 80044e8:	0580      	lsls	r0, r0, #22
 80044ea:	f7fc f9c7 	bl	800087c <__aeabi_fdiv>
 80044ee:	1c03      	adds	r3, r0, #0
 80044f0:	63bb      	str	r3, [r7, #56]	; 0x38
	ax *= norm;
 80044f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80044f4:	2484      	movs	r4, #132	; 0x84
 80044f6:	1938      	adds	r0, r7, r4
 80044f8:	6800      	ldr	r0, [r0, #0]
 80044fa:	f7fc fb89 	bl	8000c10 <__aeabi_fmul>
 80044fe:	1c03      	adds	r3, r0, #0
 8004500:	1939      	adds	r1, r7, r4
 8004502:	600b      	str	r3, [r1, #0]
	ay *= norm;
 8004504:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004506:	197a      	adds	r2, r7, r5
 8004508:	6810      	ldr	r0, [r2, #0]
 800450a:	f7fc fb81 	bl	8000c10 <__aeabi_fmul>
 800450e:	1c03      	adds	r3, r0, #0
 8004510:	1979      	adds	r1, r7, r5
 8004512:	600b      	str	r3, [r1, #0]
	az *= norm;
 8004514:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004516:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8004518:	f7fc fb7a 	bl	8000c10 <__aeabi_fmul>
 800451c:	1c03      	adds	r3, r0, #0
 800451e:	67fb      	str	r3, [r7, #124]	; 0x7c

	// Gradient decent algorithm corrective step
	s1 = _4q1 * q3q3 + _2q3 * ax + _4q1 * q2q2 - _2q2 * ay;
 8004520:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004522:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004524:	f7fc fb74 	bl	8000c10 <__aeabi_fmul>
 8004528:	1c03      	adds	r3, r0, #0
 800452a:	1c1c      	adds	r4, r3, #0
 800452c:	2084      	movs	r0, #132	; 0x84
 800452e:	1839      	adds	r1, r7, r0
 8004530:	6809      	ldr	r1, [r1, #0]
 8004532:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004534:	f7fc fb6c 	bl	8000c10 <__aeabi_fmul>
 8004538:	1c03      	adds	r3, r0, #0
 800453a:	1c19      	adds	r1, r3, #0
 800453c:	1c20      	adds	r0, r4, #0
 800453e:	f7fc f801 	bl	8000544 <__aeabi_fadd>
 8004542:	1c03      	adds	r3, r0, #0
 8004544:	1c1c      	adds	r4, r3, #0
 8004546:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004548:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800454a:	f7fc fb61 	bl	8000c10 <__aeabi_fmul>
 800454e:	1c03      	adds	r3, r0, #0
 8004550:	1c19      	adds	r1, r3, #0
 8004552:	1c20      	adds	r0, r4, #0
 8004554:	f7fb fff6 	bl	8000544 <__aeabi_fadd>
 8004558:	1c03      	adds	r3, r0, #0
 800455a:	1c1c      	adds	r4, r3, #0
 800455c:	197a      	adds	r2, r7, r5
 800455e:	6811      	ldr	r1, [r2, #0]
 8004560:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004562:	f7fc fb55 	bl	8000c10 <__aeabi_fmul>
 8004566:	1c03      	adds	r3, r0, #0
 8004568:	1c19      	adds	r1, r3, #0
 800456a:	1c20      	adds	r0, r4, #0
 800456c:	f7fc fc6a 	bl	8000e44 <__aeabi_fsub>
 8004570:	1c03      	adds	r3, r0, #0
 8004572:	637b      	str	r3, [r7, #52]	; 0x34
	s2 = _4q2 * q4q4 - _2q4 * ax + 4.0 * q1q1 * q2 - _2q1 * ay - _4q2 + _8q2 * q2q2 + _8q2 * q3q3 + _4q2 * az;
 8004574:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004576:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004578:	f7fc fb4a 	bl	8000c10 <__aeabi_fmul>
 800457c:	1c03      	adds	r3, r0, #0
 800457e:	1c1c      	adds	r4, r3, #0
 8004580:	2084      	movs	r0, #132	; 0x84
 8004582:	183a      	adds	r2, r7, r0
 8004584:	6811      	ldr	r1, [r2, #0]
 8004586:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004588:	f7fc fb42 	bl	8000c10 <__aeabi_fmul>
 800458c:	1c03      	adds	r3, r0, #0
 800458e:	1c19      	adds	r1, r3, #0
 8004590:	1c20      	adds	r0, r4, #0
 8004592:	f7fc fc57 	bl	8000e44 <__aeabi_fsub>
 8004596:	1c03      	adds	r3, r0, #0
 8004598:	1c18      	adds	r0, r3, #0
 800459a:	f7fe fc99 	bl	8002ed0 <__aeabi_f2d>
 800459e:	0004      	movs	r4, r0
 80045a0:	000d      	movs	r5, r1
 80045a2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80045a4:	f7fe fc94 	bl	8002ed0 <__aeabi_f2d>
 80045a8:	2200      	movs	r2, #0
 80045aa:	4b52      	ldr	r3, [pc, #328]	; (80046f4 <MadgwickFilterXIO+0x460>)
 80045ac:	f7fd fde8 	bl	8002180 <__aeabi_dmul>
 80045b0:	0002      	movs	r2, r0
 80045b2:	000b      	movs	r3, r1
 80045b4:	603a      	str	r2, [r7, #0]
 80045b6:	607b      	str	r3, [r7, #4]
 80045b8:	2208      	movs	r2, #8
 80045ba:	18bb      	adds	r3, r7, r2
 80045bc:	1999      	adds	r1, r3, r6
 80045be:	6808      	ldr	r0, [r1, #0]
 80045c0:	f7fe fc86 	bl	8002ed0 <__aeabi_f2d>
 80045c4:	0002      	movs	r2, r0
 80045c6:	000b      	movs	r3, r1
 80045c8:	6838      	ldr	r0, [r7, #0]
 80045ca:	6879      	ldr	r1, [r7, #4]
 80045cc:	f7fd fdd8 	bl	8002180 <__aeabi_dmul>
 80045d0:	0002      	movs	r2, r0
 80045d2:	000b      	movs	r3, r1
 80045d4:	0020      	movs	r0, r4
 80045d6:	0029      	movs	r1, r5
 80045d8:	f7fc fe62 	bl	80012a0 <__aeabi_dadd>
 80045dc:	0002      	movs	r2, r0
 80045de:	000b      	movs	r3, r1
 80045e0:	0014      	movs	r4, r2
 80045e2:	001d      	movs	r5, r3
 80045e4:	2180      	movs	r1, #128	; 0x80
 80045e6:	187b      	adds	r3, r7, r1
 80045e8:	6819      	ldr	r1, [r3, #0]
 80045ea:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80045ec:	f7fc fb10 	bl	8000c10 <__aeabi_fmul>
 80045f0:	1c03      	adds	r3, r0, #0
 80045f2:	1c18      	adds	r0, r3, #0
 80045f4:	f7fe fc6c 	bl	8002ed0 <__aeabi_f2d>
 80045f8:	0002      	movs	r2, r0
 80045fa:	000b      	movs	r3, r1
 80045fc:	0020      	movs	r0, r4
 80045fe:	0029      	movs	r1, r5
 8004600:	f7fe f82a 	bl	8002658 <__aeabi_dsub>
 8004604:	0002      	movs	r2, r0
 8004606:	000b      	movs	r3, r1
 8004608:	0014      	movs	r4, r2
 800460a:	001d      	movs	r5, r3
 800460c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800460e:	f7fe fc5f 	bl	8002ed0 <__aeabi_f2d>
 8004612:	0002      	movs	r2, r0
 8004614:	000b      	movs	r3, r1
 8004616:	0020      	movs	r0, r4
 8004618:	0029      	movs	r1, r5
 800461a:	f7fe f81d 	bl	8002658 <__aeabi_dsub>
 800461e:	0002      	movs	r2, r0
 8004620:	000b      	movs	r3, r1
 8004622:	0014      	movs	r4, r2
 8004624:	001d      	movs	r5, r3
 8004626:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004628:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800462a:	f7fc faf1 	bl	8000c10 <__aeabi_fmul>
 800462e:	1c03      	adds	r3, r0, #0
 8004630:	1c18      	adds	r0, r3, #0
 8004632:	f7fe fc4d 	bl	8002ed0 <__aeabi_f2d>
 8004636:	0002      	movs	r2, r0
 8004638:	000b      	movs	r3, r1
 800463a:	0020      	movs	r0, r4
 800463c:	0029      	movs	r1, r5
 800463e:	f7fc fe2f 	bl	80012a0 <__aeabi_dadd>
 8004642:	0002      	movs	r2, r0
 8004644:	000b      	movs	r3, r1
 8004646:	0014      	movs	r4, r2
 8004648:	001d      	movs	r5, r3
 800464a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800464c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800464e:	f7fc fadf 	bl	8000c10 <__aeabi_fmul>
 8004652:	1c03      	adds	r3, r0, #0
 8004654:	1c18      	adds	r0, r3, #0
 8004656:	f7fe fc3b 	bl	8002ed0 <__aeabi_f2d>
 800465a:	0002      	movs	r2, r0
 800465c:	000b      	movs	r3, r1
 800465e:	0020      	movs	r0, r4
 8004660:	0029      	movs	r1, r5
 8004662:	f7fc fe1d 	bl	80012a0 <__aeabi_dadd>
 8004666:	0002      	movs	r2, r0
 8004668:	000b      	movs	r3, r1
 800466a:	0014      	movs	r4, r2
 800466c:	001d      	movs	r5, r3
 800466e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004670:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004672:	f7fc facd 	bl	8000c10 <__aeabi_fmul>
 8004676:	1c03      	adds	r3, r0, #0
 8004678:	1c18      	adds	r0, r3, #0
 800467a:	f7fe fc29 	bl	8002ed0 <__aeabi_f2d>
 800467e:	0002      	movs	r2, r0
 8004680:	000b      	movs	r3, r1
 8004682:	0020      	movs	r0, r4
 8004684:	0029      	movs	r1, r5
 8004686:	f7fc fe0b 	bl	80012a0 <__aeabi_dadd>
 800468a:	0002      	movs	r2, r0
 800468c:	000b      	movs	r3, r1
 800468e:	0010      	movs	r0, r2
 8004690:	0019      	movs	r1, r3
 8004692:	f7fe fc65 	bl	8002f60 <__aeabi_d2f>
 8004696:	1c03      	adds	r3, r0, #0
 8004698:	633b      	str	r3, [r7, #48]	; 0x30
	s3 = 4.0 * q1q1 * q3 + _2q1 * ax + _4q3 * q4q4 - _2q4 * ay - _4q3 + _8q3 * q2q2 + _8q3 * q3q3 + _4q3 * az;
 800469a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800469c:	f7fe fc18 	bl	8002ed0 <__aeabi_f2d>
 80046a0:	2200      	movs	r2, #0
 80046a2:	4b14      	ldr	r3, [pc, #80]	; (80046f4 <MadgwickFilterXIO+0x460>)
 80046a4:	f7fd fd6c 	bl	8002180 <__aeabi_dmul>
 80046a8:	0002      	movs	r2, r0
 80046aa:	000b      	movs	r3, r1
 80046ac:	0014      	movs	r4, r2
 80046ae:	001d      	movs	r5, r3
 80046b0:	2384      	movs	r3, #132	; 0x84
 80046b2:	2208      	movs	r2, #8
 80046b4:	18ba      	adds	r2, r7, r2
 80046b6:	18d1      	adds	r1, r2, r3
 80046b8:	6808      	ldr	r0, [r1, #0]
 80046ba:	f7fe fc09 	bl	8002ed0 <__aeabi_f2d>
 80046be:	0002      	movs	r2, r0
 80046c0:	000b      	movs	r3, r1
 80046c2:	0020      	movs	r0, r4
 80046c4:	0029      	movs	r1, r5
 80046c6:	f7fd fd5b 	bl	8002180 <__aeabi_dmul>
 80046ca:	0002      	movs	r2, r0
 80046cc:	000b      	movs	r3, r1
 80046ce:	0014      	movs	r4, r2
 80046d0:	001d      	movs	r5, r3
 80046d2:	2084      	movs	r0, #132	; 0x84
 80046d4:	183b      	adds	r3, r7, r0
 80046d6:	6819      	ldr	r1, [r3, #0]
 80046d8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80046da:	f7fc fa99 	bl	8000c10 <__aeabi_fmul>
 80046de:	1c03      	adds	r3, r0, #0
 80046e0:	1c18      	adds	r0, r3, #0
 80046e2:	f7fe fbf5 	bl	8002ed0 <__aeabi_f2d>
 80046e6:	0002      	movs	r2, r0
 80046e8:	e006      	b.n	80046f8 <MadgwickFilterXIO+0x464>
 80046ea:	46c0      	nop			; (mov r8, r8)
 80046ec:	a2529d39 	.word	0xa2529d39
 80046f0:	3f91df46 	.word	0x3f91df46
 80046f4:	40100000 	.word	0x40100000
 80046f8:	000b      	movs	r3, r1
 80046fa:	0020      	movs	r0, r4
 80046fc:	0029      	movs	r1, r5
 80046fe:	f7fc fdcf 	bl	80012a0 <__aeabi_dadd>
 8004702:	0002      	movs	r2, r0
 8004704:	000b      	movs	r3, r1
 8004706:	0014      	movs	r4, r2
 8004708:	001d      	movs	r5, r3
 800470a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800470c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800470e:	f7fc fa7f 	bl	8000c10 <__aeabi_fmul>
 8004712:	1c03      	adds	r3, r0, #0
 8004714:	1c18      	adds	r0, r3, #0
 8004716:	f7fe fbdb 	bl	8002ed0 <__aeabi_f2d>
 800471a:	0002      	movs	r2, r0
 800471c:	000b      	movs	r3, r1
 800471e:	0020      	movs	r0, r4
 8004720:	0029      	movs	r1, r5
 8004722:	f7fc fdbd 	bl	80012a0 <__aeabi_dadd>
 8004726:	0002      	movs	r2, r0
 8004728:	000b      	movs	r3, r1
 800472a:	0014      	movs	r4, r2
 800472c:	001d      	movs	r5, r3
 800472e:	2180      	movs	r1, #128	; 0x80
 8004730:	1879      	adds	r1, r7, r1
 8004732:	6809      	ldr	r1, [r1, #0]
 8004734:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004736:	f7fc fa6b 	bl	8000c10 <__aeabi_fmul>
 800473a:	1c03      	adds	r3, r0, #0
 800473c:	1c18      	adds	r0, r3, #0
 800473e:	f7fe fbc7 	bl	8002ed0 <__aeabi_f2d>
 8004742:	0002      	movs	r2, r0
 8004744:	000b      	movs	r3, r1
 8004746:	0020      	movs	r0, r4
 8004748:	0029      	movs	r1, r5
 800474a:	f7fd ff85 	bl	8002658 <__aeabi_dsub>
 800474e:	0002      	movs	r2, r0
 8004750:	000b      	movs	r3, r1
 8004752:	0014      	movs	r4, r2
 8004754:	001d      	movs	r5, r3
 8004756:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004758:	f7fe fbba 	bl	8002ed0 <__aeabi_f2d>
 800475c:	0002      	movs	r2, r0
 800475e:	000b      	movs	r3, r1
 8004760:	0020      	movs	r0, r4
 8004762:	0029      	movs	r1, r5
 8004764:	f7fd ff78 	bl	8002658 <__aeabi_dsub>
 8004768:	0002      	movs	r2, r0
 800476a:	000b      	movs	r3, r1
 800476c:	0014      	movs	r4, r2
 800476e:	001d      	movs	r5, r3
 8004770:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004772:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004774:	f7fc fa4c 	bl	8000c10 <__aeabi_fmul>
 8004778:	1c03      	adds	r3, r0, #0
 800477a:	1c18      	adds	r0, r3, #0
 800477c:	f7fe fba8 	bl	8002ed0 <__aeabi_f2d>
 8004780:	0002      	movs	r2, r0
 8004782:	000b      	movs	r3, r1
 8004784:	0020      	movs	r0, r4
 8004786:	0029      	movs	r1, r5
 8004788:	f7fc fd8a 	bl	80012a0 <__aeabi_dadd>
 800478c:	0002      	movs	r2, r0
 800478e:	000b      	movs	r3, r1
 8004790:	0014      	movs	r4, r2
 8004792:	001d      	movs	r5, r3
 8004794:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004796:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004798:	f7fc fa3a 	bl	8000c10 <__aeabi_fmul>
 800479c:	1c03      	adds	r3, r0, #0
 800479e:	1c18      	adds	r0, r3, #0
 80047a0:	f7fe fb96 	bl	8002ed0 <__aeabi_f2d>
 80047a4:	0002      	movs	r2, r0
 80047a6:	000b      	movs	r3, r1
 80047a8:	0020      	movs	r0, r4
 80047aa:	0029      	movs	r1, r5
 80047ac:	f7fc fd78 	bl	80012a0 <__aeabi_dadd>
 80047b0:	0002      	movs	r2, r0
 80047b2:	000b      	movs	r3, r1
 80047b4:	0014      	movs	r4, r2
 80047b6:	001d      	movs	r5, r3
 80047b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80047ba:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80047bc:	f7fc fa28 	bl	8000c10 <__aeabi_fmul>
 80047c0:	1c03      	adds	r3, r0, #0
 80047c2:	1c18      	adds	r0, r3, #0
 80047c4:	f7fe fb84 	bl	8002ed0 <__aeabi_f2d>
 80047c8:	0002      	movs	r2, r0
 80047ca:	000b      	movs	r3, r1
 80047cc:	0020      	movs	r0, r4
 80047ce:	0029      	movs	r1, r5
 80047d0:	f7fc fd66 	bl	80012a0 <__aeabi_dadd>
 80047d4:	0002      	movs	r2, r0
 80047d6:	000b      	movs	r3, r1
 80047d8:	0010      	movs	r0, r2
 80047da:	0019      	movs	r1, r3
 80047dc:	f7fe fbc0 	bl	8002f60 <__aeabi_d2f>
 80047e0:	1c03      	adds	r3, r0, #0
 80047e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	s4 = 4.0 * q2q2 * q4 - _2q2 * ax + 4.0 * q3q3 * q4 - _2q3 * ay;
 80047e4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80047e6:	f7fe fb73 	bl	8002ed0 <__aeabi_f2d>
 80047ea:	2200      	movs	r2, #0
 80047ec:	4bfd      	ldr	r3, [pc, #1012]	; (8004be4 <MadgwickFilterXIO+0x950>)
 80047ee:	f7fd fcc7 	bl	8002180 <__aeabi_dmul>
 80047f2:	0002      	movs	r2, r0
 80047f4:	000b      	movs	r3, r1
 80047f6:	0014      	movs	r4, r2
 80047f8:	001d      	movs	r5, r3
 80047fa:	2280      	movs	r2, #128	; 0x80
 80047fc:	2308      	movs	r3, #8
 80047fe:	18fb      	adds	r3, r7, r3
 8004800:	1899      	adds	r1, r3, r2
 8004802:	6808      	ldr	r0, [r1, #0]
 8004804:	f7fe fb64 	bl	8002ed0 <__aeabi_f2d>
 8004808:	0002      	movs	r2, r0
 800480a:	000b      	movs	r3, r1
 800480c:	0020      	movs	r0, r4
 800480e:	0029      	movs	r1, r5
 8004810:	f7fd fcb6 	bl	8002180 <__aeabi_dmul>
 8004814:	0002      	movs	r2, r0
 8004816:	000b      	movs	r3, r1
 8004818:	0014      	movs	r4, r2
 800481a:	001d      	movs	r5, r3
 800481c:	2084      	movs	r0, #132	; 0x84
 800481e:	1838      	adds	r0, r7, r0
 8004820:	6801      	ldr	r1, [r0, #0]
 8004822:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004824:	f7fc f9f4 	bl	8000c10 <__aeabi_fmul>
 8004828:	1c03      	adds	r3, r0, #0
 800482a:	1c18      	adds	r0, r3, #0
 800482c:	f7fe fb50 	bl	8002ed0 <__aeabi_f2d>
 8004830:	0002      	movs	r2, r0
 8004832:	000b      	movs	r3, r1
 8004834:	0020      	movs	r0, r4
 8004836:	0029      	movs	r1, r5
 8004838:	f7fd ff0e 	bl	8002658 <__aeabi_dsub>
 800483c:	0002      	movs	r2, r0
 800483e:	000b      	movs	r3, r1
 8004840:	0014      	movs	r4, r2
 8004842:	001d      	movs	r5, r3
 8004844:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004846:	f7fe fb43 	bl	8002ed0 <__aeabi_f2d>
 800484a:	2200      	movs	r2, #0
 800484c:	4be5      	ldr	r3, [pc, #916]	; (8004be4 <MadgwickFilterXIO+0x950>)
 800484e:	f7fd fc97 	bl	8002180 <__aeabi_dmul>
 8004852:	0002      	movs	r2, r0
 8004854:	000b      	movs	r3, r1
 8004856:	603a      	str	r2, [r7, #0]
 8004858:	607b      	str	r3, [r7, #4]
 800485a:	2180      	movs	r1, #128	; 0x80
 800485c:	2008      	movs	r0, #8
 800485e:	4684      	mov	ip, r0
 8004860:	44bc      	add	ip, r7
 8004862:	4461      	add	r1, ip
 8004864:	6808      	ldr	r0, [r1, #0]
 8004866:	f7fe fb33 	bl	8002ed0 <__aeabi_f2d>
 800486a:	0002      	movs	r2, r0
 800486c:	000b      	movs	r3, r1
 800486e:	6838      	ldr	r0, [r7, #0]
 8004870:	6879      	ldr	r1, [r7, #4]
 8004872:	f7fd fc85 	bl	8002180 <__aeabi_dmul>
 8004876:	0002      	movs	r2, r0
 8004878:	000b      	movs	r3, r1
 800487a:	0020      	movs	r0, r4
 800487c:	0029      	movs	r1, r5
 800487e:	f7fc fd0f 	bl	80012a0 <__aeabi_dadd>
 8004882:	0002      	movs	r2, r0
 8004884:	000b      	movs	r3, r1
 8004886:	0014      	movs	r4, r2
 8004888:	001d      	movs	r5, r3
 800488a:	2280      	movs	r2, #128	; 0x80
 800488c:	18ba      	adds	r2, r7, r2
 800488e:	6811      	ldr	r1, [r2, #0]
 8004890:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004892:	f7fc f9bd 	bl	8000c10 <__aeabi_fmul>
 8004896:	1c03      	adds	r3, r0, #0
 8004898:	1c18      	adds	r0, r3, #0
 800489a:	f7fe fb19 	bl	8002ed0 <__aeabi_f2d>
 800489e:	0002      	movs	r2, r0
 80048a0:	000b      	movs	r3, r1
 80048a2:	0020      	movs	r0, r4
 80048a4:	0029      	movs	r1, r5
 80048a6:	f7fd fed7 	bl	8002658 <__aeabi_dsub>
 80048aa:	0002      	movs	r2, r0
 80048ac:	000b      	movs	r3, r1
 80048ae:	0010      	movs	r0, r2
 80048b0:	0019      	movs	r1, r3
 80048b2:	f7fe fb55 	bl	8002f60 <__aeabi_d2f>
 80048b6:	1c03      	adds	r3, r0, #0
 80048b8:	62bb      	str	r3, [r7, #40]	; 0x28
	norm = 1.0 / sqrt(s1 * s1 + s2 * s2 + s3 * s3 + s4 * s4);    // normalise step magnitude
 80048ba:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80048bc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80048be:	f7fc f9a7 	bl	8000c10 <__aeabi_fmul>
 80048c2:	1c03      	adds	r3, r0, #0
 80048c4:	1c1c      	adds	r4, r3, #0
 80048c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80048c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048ca:	f7fc f9a1 	bl	8000c10 <__aeabi_fmul>
 80048ce:	1c03      	adds	r3, r0, #0
 80048d0:	1c19      	adds	r1, r3, #0
 80048d2:	1c20      	adds	r0, r4, #0
 80048d4:	f7fb fe36 	bl	8000544 <__aeabi_fadd>
 80048d8:	1c03      	adds	r3, r0, #0
 80048da:	1c1c      	adds	r4, r3, #0
 80048dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80048e0:	f7fc f996 	bl	8000c10 <__aeabi_fmul>
 80048e4:	1c03      	adds	r3, r0, #0
 80048e6:	1c19      	adds	r1, r3, #0
 80048e8:	1c20      	adds	r0, r4, #0
 80048ea:	f7fb fe2b 	bl	8000544 <__aeabi_fadd>
 80048ee:	1c03      	adds	r3, r0, #0
 80048f0:	1c1c      	adds	r4, r3, #0
 80048f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048f6:	f7fc f98b 	bl	8000c10 <__aeabi_fmul>
 80048fa:	1c03      	adds	r3, r0, #0
 80048fc:	1c19      	adds	r1, r3, #0
 80048fe:	1c20      	adds	r0, r4, #0
 8004900:	f7fb fe20 	bl	8000544 <__aeabi_fadd>
 8004904:	1c03      	adds	r3, r0, #0
 8004906:	1c18      	adds	r0, r3, #0
 8004908:	f7fe fae2 	bl	8002ed0 <__aeabi_f2d>
 800490c:	0002      	movs	r2, r0
 800490e:	000b      	movs	r3, r1
 8004910:	0010      	movs	r0, r2
 8004912:	0019      	movs	r1, r3
 8004914:	f009 f886 	bl	800da24 <sqrt>
 8004918:	0002      	movs	r2, r0
 800491a:	000b      	movs	r3, r1
 800491c:	2000      	movs	r0, #0
 800491e:	49b2      	ldr	r1, [pc, #712]	; (8004be8 <MadgwickFilterXIO+0x954>)
 8004920:	f7fd f828 	bl	8001974 <__aeabi_ddiv>
 8004924:	0002      	movs	r2, r0
 8004926:	000b      	movs	r3, r1
 8004928:	0010      	movs	r0, r2
 800492a:	0019      	movs	r1, r3
 800492c:	f7fe fb18 	bl	8002f60 <__aeabi_d2f>
 8004930:	1c03      	adds	r3, r0, #0
 8004932:	63bb      	str	r3, [r7, #56]	; 0x38
	s1 *= norm;
 8004934:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004936:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004938:	f7fc f96a 	bl	8000c10 <__aeabi_fmul>
 800493c:	1c03      	adds	r3, r0, #0
 800493e:	637b      	str	r3, [r7, #52]	; 0x34
	s2 *= norm;
 8004940:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004942:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004944:	f7fc f964 	bl	8000c10 <__aeabi_fmul>
 8004948:	1c03      	adds	r3, r0, #0
 800494a:	633b      	str	r3, [r7, #48]	; 0x30
	s3 *= norm;
 800494c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800494e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004950:	f7fc f95e 	bl	8000c10 <__aeabi_fmul>
 8004954:	1c03      	adds	r3, r0, #0
 8004956:	62fb      	str	r3, [r7, #44]	; 0x2c
	s4 *= norm;
 8004958:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800495a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800495c:	f7fc f958 	bl	8000c10 <__aeabi_fmul>
 8004960:	1c03      	adds	r3, r0, #0
 8004962:	62bb      	str	r3, [r7, #40]	; 0x28

	// Compute rate of change of quaternion
	qDot1 = 0.5 * (-q2 * gx - q3 * gy - q4 * gz) - Beta * s1;
 8004964:	2508      	movs	r5, #8
 8004966:	197b      	adds	r3, r7, r5
 8004968:	199c      	adds	r4, r3, r6
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	2280      	movs	r2, #128	; 0x80
 800496e:	0612      	lsls	r2, r2, #24
 8004970:	4053      	eors	r3, r2
 8004972:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8004974:	1c18      	adds	r0, r3, #0
 8004976:	f7fc f94b 	bl	8000c10 <__aeabi_fmul>
 800497a:	1c03      	adds	r3, r0, #0
 800497c:	1c1c      	adds	r4, r3, #0
 800497e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004980:	2384      	movs	r3, #132	; 0x84
 8004982:	197a      	adds	r2, r7, r5
 8004984:	18d5      	adds	r5, r2, r3
 8004986:	6828      	ldr	r0, [r5, #0]
 8004988:	f7fc f942 	bl	8000c10 <__aeabi_fmul>
 800498c:	1c03      	adds	r3, r0, #0
 800498e:	1c19      	adds	r1, r3, #0
 8004990:	1c20      	adds	r0, r4, #0
 8004992:	f7fc fa57 	bl	8000e44 <__aeabi_fsub>
 8004996:	1c03      	adds	r3, r0, #0
 8004998:	1c1c      	adds	r4, r3, #0
 800499a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800499c:	2280      	movs	r2, #128	; 0x80
 800499e:	2508      	movs	r5, #8
 80049a0:	197b      	adds	r3, r7, r5
 80049a2:	189d      	adds	r5, r3, r2
 80049a4:	6828      	ldr	r0, [r5, #0]
 80049a6:	f7fc f933 	bl	8000c10 <__aeabi_fmul>
 80049aa:	1c03      	adds	r3, r0, #0
 80049ac:	1c19      	adds	r1, r3, #0
 80049ae:	1c20      	adds	r0, r4, #0
 80049b0:	f7fc fa48 	bl	8000e44 <__aeabi_fsub>
 80049b4:	1c03      	adds	r3, r0, #0
 80049b6:	1c18      	adds	r0, r3, #0
 80049b8:	f7fe fa8a 	bl	8002ed0 <__aeabi_f2d>
 80049bc:	2200      	movs	r2, #0
 80049be:	4b8b      	ldr	r3, [pc, #556]	; (8004bec <MadgwickFilterXIO+0x958>)
 80049c0:	f7fd fbde 	bl	8002180 <__aeabi_dmul>
 80049c4:	0002      	movs	r2, r0
 80049c6:	000b      	movs	r3, r1
 80049c8:	0014      	movs	r4, r2
 80049ca:	001d      	movs	r5, r3
 80049cc:	4b88      	ldr	r3, [pc, #544]	; (8004bf0 <MadgwickFilterXIO+0x95c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80049d2:	1c18      	adds	r0, r3, #0
 80049d4:	f7fc f91c 	bl	8000c10 <__aeabi_fmul>
 80049d8:	1c03      	adds	r3, r0, #0
 80049da:	1c18      	adds	r0, r3, #0
 80049dc:	f7fe fa78 	bl	8002ed0 <__aeabi_f2d>
 80049e0:	0002      	movs	r2, r0
 80049e2:	000b      	movs	r3, r1
 80049e4:	0020      	movs	r0, r4
 80049e6:	0029      	movs	r1, r5
 80049e8:	f7fd fe36 	bl	8002658 <__aeabi_dsub>
 80049ec:	0002      	movs	r2, r0
 80049ee:	000b      	movs	r3, r1
 80049f0:	0010      	movs	r0, r2
 80049f2:	0019      	movs	r1, r3
 80049f4:	f7fe fab4 	bl	8002f60 <__aeabi_d2f>
 80049f8:	1c03      	adds	r3, r0, #0
 80049fa:	627b      	str	r3, [r7, #36]	; 0x24
	qDot2 = 0.5 * (q1 * gx + q3 * gz - q4 * gy) - Beta * s2;
 80049fc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80049fe:	208c      	movs	r0, #140	; 0x8c
 8004a00:	2508      	movs	r5, #8
 8004a02:	197b      	adds	r3, r7, r5
 8004a04:	181c      	adds	r4, r3, r0
 8004a06:	6820      	ldr	r0, [r4, #0]
 8004a08:	f7fc f902 	bl	8000c10 <__aeabi_fmul>
 8004a0c:	1c03      	adds	r3, r0, #0
 8004a0e:	1c1c      	adds	r4, r3, #0
 8004a10:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004a12:	2384      	movs	r3, #132	; 0x84
 8004a14:	197a      	adds	r2, r7, r5
 8004a16:	18d5      	adds	r5, r2, r3
 8004a18:	6828      	ldr	r0, [r5, #0]
 8004a1a:	f7fc f8f9 	bl	8000c10 <__aeabi_fmul>
 8004a1e:	1c03      	adds	r3, r0, #0
 8004a20:	1c19      	adds	r1, r3, #0
 8004a22:	1c20      	adds	r0, r4, #0
 8004a24:	f7fb fd8e 	bl	8000544 <__aeabi_fadd>
 8004a28:	1c03      	adds	r3, r0, #0
 8004a2a:	1c1c      	adds	r4, r3, #0
 8004a2c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004a2e:	2280      	movs	r2, #128	; 0x80
 8004a30:	2508      	movs	r5, #8
 8004a32:	197b      	adds	r3, r7, r5
 8004a34:	189d      	adds	r5, r3, r2
 8004a36:	6828      	ldr	r0, [r5, #0]
 8004a38:	f7fc f8ea 	bl	8000c10 <__aeabi_fmul>
 8004a3c:	1c03      	adds	r3, r0, #0
 8004a3e:	1c19      	adds	r1, r3, #0
 8004a40:	1c20      	adds	r0, r4, #0
 8004a42:	f7fc f9ff 	bl	8000e44 <__aeabi_fsub>
 8004a46:	1c03      	adds	r3, r0, #0
 8004a48:	1c18      	adds	r0, r3, #0
 8004a4a:	f7fe fa41 	bl	8002ed0 <__aeabi_f2d>
 8004a4e:	2200      	movs	r2, #0
 8004a50:	4b66      	ldr	r3, [pc, #408]	; (8004bec <MadgwickFilterXIO+0x958>)
 8004a52:	f7fd fb95 	bl	8002180 <__aeabi_dmul>
 8004a56:	0002      	movs	r2, r0
 8004a58:	000b      	movs	r3, r1
 8004a5a:	0014      	movs	r4, r2
 8004a5c:	001d      	movs	r5, r3
 8004a5e:	4b64      	ldr	r3, [pc, #400]	; (8004bf0 <MadgwickFilterXIO+0x95c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a64:	1c18      	adds	r0, r3, #0
 8004a66:	f7fc f8d3 	bl	8000c10 <__aeabi_fmul>
 8004a6a:	1c03      	adds	r3, r0, #0
 8004a6c:	1c18      	adds	r0, r3, #0
 8004a6e:	f7fe fa2f 	bl	8002ed0 <__aeabi_f2d>
 8004a72:	0002      	movs	r2, r0
 8004a74:	000b      	movs	r3, r1
 8004a76:	0020      	movs	r0, r4
 8004a78:	0029      	movs	r1, r5
 8004a7a:	f7fd fded 	bl	8002658 <__aeabi_dsub>
 8004a7e:	0002      	movs	r2, r0
 8004a80:	000b      	movs	r3, r1
 8004a82:	0010      	movs	r0, r2
 8004a84:	0019      	movs	r1, r3
 8004a86:	f7fe fa6b 	bl	8002f60 <__aeabi_d2f>
 8004a8a:	1c03      	adds	r3, r0, #0
 8004a8c:	623b      	str	r3, [r7, #32]
	qDot3 = 0.5 * (q1 * gy - q2 * gz + q4 * gx) - Beta * s3;
 8004a8e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004a90:	208c      	movs	r0, #140	; 0x8c
 8004a92:	2508      	movs	r5, #8
 8004a94:	197b      	adds	r3, r7, r5
 8004a96:	181c      	adds	r4, r3, r0
 8004a98:	6820      	ldr	r0, [r4, #0]
 8004a9a:	f7fc f8b9 	bl	8000c10 <__aeabi_fmul>
 8004a9e:	1c03      	adds	r3, r0, #0
 8004aa0:	1c1c      	adds	r4, r3, #0
 8004aa2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004aa4:	197b      	adds	r3, r7, r5
 8004aa6:	199d      	adds	r5, r3, r6
 8004aa8:	6828      	ldr	r0, [r5, #0]
 8004aaa:	f7fc f8b1 	bl	8000c10 <__aeabi_fmul>
 8004aae:	1c03      	adds	r3, r0, #0
 8004ab0:	1c19      	adds	r1, r3, #0
 8004ab2:	1c20      	adds	r0, r4, #0
 8004ab4:	f7fc f9c6 	bl	8000e44 <__aeabi_fsub>
 8004ab8:	1c03      	adds	r3, r0, #0
 8004aba:	1c1c      	adds	r4, r3, #0
 8004abc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8004abe:	2280      	movs	r2, #128	; 0x80
 8004ac0:	2508      	movs	r5, #8
 8004ac2:	197b      	adds	r3, r7, r5
 8004ac4:	189d      	adds	r5, r3, r2
 8004ac6:	6828      	ldr	r0, [r5, #0]
 8004ac8:	f7fc f8a2 	bl	8000c10 <__aeabi_fmul>
 8004acc:	1c03      	adds	r3, r0, #0
 8004ace:	1c19      	adds	r1, r3, #0
 8004ad0:	1c20      	adds	r0, r4, #0
 8004ad2:	f7fb fd37 	bl	8000544 <__aeabi_fadd>
 8004ad6:	1c03      	adds	r3, r0, #0
 8004ad8:	1c18      	adds	r0, r3, #0
 8004ada:	f7fe f9f9 	bl	8002ed0 <__aeabi_f2d>
 8004ade:	2200      	movs	r2, #0
 8004ae0:	4b42      	ldr	r3, [pc, #264]	; (8004bec <MadgwickFilterXIO+0x958>)
 8004ae2:	f7fd fb4d 	bl	8002180 <__aeabi_dmul>
 8004ae6:	0002      	movs	r2, r0
 8004ae8:	000b      	movs	r3, r1
 8004aea:	0014      	movs	r4, r2
 8004aec:	001d      	movs	r5, r3
 8004aee:	4b40      	ldr	r3, [pc, #256]	; (8004bf0 <MadgwickFilterXIO+0x95c>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004af4:	1c18      	adds	r0, r3, #0
 8004af6:	f7fc f88b 	bl	8000c10 <__aeabi_fmul>
 8004afa:	1c03      	adds	r3, r0, #0
 8004afc:	1c18      	adds	r0, r3, #0
 8004afe:	f7fe f9e7 	bl	8002ed0 <__aeabi_f2d>
 8004b02:	0002      	movs	r2, r0
 8004b04:	000b      	movs	r3, r1
 8004b06:	0020      	movs	r0, r4
 8004b08:	0029      	movs	r1, r5
 8004b0a:	f7fd fda5 	bl	8002658 <__aeabi_dsub>
 8004b0e:	0002      	movs	r2, r0
 8004b10:	000b      	movs	r3, r1
 8004b12:	0010      	movs	r0, r2
 8004b14:	0019      	movs	r1, r3
 8004b16:	f7fe fa23 	bl	8002f60 <__aeabi_d2f>
 8004b1a:	1c03      	adds	r3, r0, #0
 8004b1c:	61fb      	str	r3, [r7, #28]
	qDot4 = 0.5 * (q1 * gz + q2 * gy - q3 * gx) - Beta * s4;
 8004b1e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004b20:	208c      	movs	r0, #140	; 0x8c
 8004b22:	2508      	movs	r5, #8
 8004b24:	197b      	adds	r3, r7, r5
 8004b26:	181c      	adds	r4, r3, r0
 8004b28:	6820      	ldr	r0, [r4, #0]
 8004b2a:	f7fc f871 	bl	8000c10 <__aeabi_fmul>
 8004b2e:	1c03      	adds	r3, r0, #0
 8004b30:	1c1c      	adds	r4, r3, #0
 8004b32:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004b34:	197b      	adds	r3, r7, r5
 8004b36:	199d      	adds	r5, r3, r6
 8004b38:	6828      	ldr	r0, [r5, #0]
 8004b3a:	f7fc f869 	bl	8000c10 <__aeabi_fmul>
 8004b3e:	1c03      	adds	r3, r0, #0
 8004b40:	1c19      	adds	r1, r3, #0
 8004b42:	1c20      	adds	r0, r4, #0
 8004b44:	f7fb fcfe 	bl	8000544 <__aeabi_fadd>
 8004b48:	1c03      	adds	r3, r0, #0
 8004b4a:	1c1c      	adds	r4, r3, #0
 8004b4c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8004b4e:	2384      	movs	r3, #132	; 0x84
 8004b50:	2208      	movs	r2, #8
 8004b52:	18b8      	adds	r0, r7, r2
 8004b54:	18c5      	adds	r5, r0, r3
 8004b56:	6828      	ldr	r0, [r5, #0]
 8004b58:	f7fc f85a 	bl	8000c10 <__aeabi_fmul>
 8004b5c:	1c03      	adds	r3, r0, #0
 8004b5e:	1c19      	adds	r1, r3, #0
 8004b60:	1c20      	adds	r0, r4, #0
 8004b62:	f7fc f96f 	bl	8000e44 <__aeabi_fsub>
 8004b66:	1c03      	adds	r3, r0, #0
 8004b68:	1c18      	adds	r0, r3, #0
 8004b6a:	f7fe f9b1 	bl	8002ed0 <__aeabi_f2d>
 8004b6e:	2200      	movs	r2, #0
 8004b70:	4b1e      	ldr	r3, [pc, #120]	; (8004bec <MadgwickFilterXIO+0x958>)
 8004b72:	f7fd fb05 	bl	8002180 <__aeabi_dmul>
 8004b76:	0002      	movs	r2, r0
 8004b78:	000b      	movs	r3, r1
 8004b7a:	0014      	movs	r4, r2
 8004b7c:	001d      	movs	r5, r3
 8004b7e:	4b1c      	ldr	r3, [pc, #112]	; (8004bf0 <MadgwickFilterXIO+0x95c>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b84:	1c18      	adds	r0, r3, #0
 8004b86:	f7fc f843 	bl	8000c10 <__aeabi_fmul>
 8004b8a:	1c03      	adds	r3, r0, #0
 8004b8c:	1c18      	adds	r0, r3, #0
 8004b8e:	f7fe f99f 	bl	8002ed0 <__aeabi_f2d>
 8004b92:	0002      	movs	r2, r0
 8004b94:	000b      	movs	r3, r1
 8004b96:	0020      	movs	r0, r4
 8004b98:	0029      	movs	r1, r5
 8004b9a:	f7fd fd5d 	bl	8002658 <__aeabi_dsub>
 8004b9e:	0002      	movs	r2, r0
 8004ba0:	000b      	movs	r3, r1
 8004ba2:	0010      	movs	r0, r2
 8004ba4:	0019      	movs	r1, r3
 8004ba6:	f7fe f9db 	bl	8002f60 <__aeabi_d2f>
 8004baa:	1c03      	adds	r3, r0, #0
 8004bac:	61bb      	str	r3, [r7, #24]

	// Integrate to yield quaternion
	q1 += qDot1 * SAMPLE_TIME_ICM/1000.0;
 8004bae:	208c      	movs	r0, #140	; 0x8c
 8004bb0:	2208      	movs	r2, #8
 8004bb2:	18bb      	adds	r3, r7, r2
 8004bb4:	1819      	adds	r1, r3, r0
 8004bb6:	6808      	ldr	r0, [r1, #0]
 8004bb8:	f7fe f98a 	bl	8002ed0 <__aeabi_f2d>
 8004bbc:	0004      	movs	r4, r0
 8004bbe:	000d      	movs	r5, r1
 8004bc0:	490c      	ldr	r1, [pc, #48]	; (8004bf4 <MadgwickFilterXIO+0x960>)
 8004bc2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004bc4:	f7fc f824 	bl	8000c10 <__aeabi_fmul>
 8004bc8:	1c03      	adds	r3, r0, #0
 8004bca:	1c18      	adds	r0, r3, #0
 8004bcc:	f7fe f980 	bl	8002ed0 <__aeabi_f2d>
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	4b09      	ldr	r3, [pc, #36]	; (8004bf8 <MadgwickFilterXIO+0x964>)
 8004bd4:	f7fc fece 	bl	8001974 <__aeabi_ddiv>
 8004bd8:	0002      	movs	r2, r0
 8004bda:	000b      	movs	r3, r1
 8004bdc:	0020      	movs	r0, r4
 8004bde:	0029      	movs	r1, r5
 8004be0:	e00c      	b.n	8004bfc <MadgwickFilterXIO+0x968>
 8004be2:	46c0      	nop			; (mov r8, r8)
 8004be4:	40100000 	.word	0x40100000
 8004be8:	3ff00000 	.word	0x3ff00000
 8004bec:	3fe00000 	.word	0x3fe00000
 8004bf0:	20000000 	.word	0x20000000
 8004bf4:	41f00000 	.word	0x41f00000
 8004bf8:	408f4000 	.word	0x408f4000
 8004bfc:	f7fc fb50 	bl	80012a0 <__aeabi_dadd>
 8004c00:	0002      	movs	r2, r0
 8004c02:	000b      	movs	r3, r1
 8004c04:	0010      	movs	r0, r2
 8004c06:	0019      	movs	r1, r3
 8004c08:	f7fe f9aa 	bl	8002f60 <__aeabi_d2f>
 8004c0c:	1c03      	adds	r3, r0, #0
 8004c0e:	208c      	movs	r0, #140	; 0x8c
 8004c10:	2208      	movs	r2, #8
 8004c12:	18b9      	adds	r1, r7, r2
 8004c14:	1809      	adds	r1, r1, r0
 8004c16:	600b      	str	r3, [r1, #0]
	q2 += qDot2 * SAMPLE_TIME_ICM/1000.0;
 8004c18:	18bb      	adds	r3, r7, r2
 8004c1a:	1999      	adds	r1, r3, r6
 8004c1c:	6808      	ldr	r0, [r1, #0]
 8004c1e:	f7fe f957 	bl	8002ed0 <__aeabi_f2d>
 8004c22:	0004      	movs	r4, r0
 8004c24:	000d      	movs	r5, r1
 8004c26:	4976      	ldr	r1, [pc, #472]	; (8004e00 <MadgwickFilterXIO+0xb6c>)
 8004c28:	6a38      	ldr	r0, [r7, #32]
 8004c2a:	f7fb fff1 	bl	8000c10 <__aeabi_fmul>
 8004c2e:	1c03      	adds	r3, r0, #0
 8004c30:	1c18      	adds	r0, r3, #0
 8004c32:	f7fe f94d 	bl	8002ed0 <__aeabi_f2d>
 8004c36:	2200      	movs	r2, #0
 8004c38:	4b72      	ldr	r3, [pc, #456]	; (8004e04 <MadgwickFilterXIO+0xb70>)
 8004c3a:	f7fc fe9b 	bl	8001974 <__aeabi_ddiv>
 8004c3e:	0002      	movs	r2, r0
 8004c40:	000b      	movs	r3, r1
 8004c42:	0020      	movs	r0, r4
 8004c44:	0029      	movs	r1, r5
 8004c46:	f7fc fb2b 	bl	80012a0 <__aeabi_dadd>
 8004c4a:	0002      	movs	r2, r0
 8004c4c:	000b      	movs	r3, r1
 8004c4e:	0010      	movs	r0, r2
 8004c50:	0019      	movs	r1, r3
 8004c52:	f7fe f985 	bl	8002f60 <__aeabi_d2f>
 8004c56:	1c03      	adds	r3, r0, #0
 8004c58:	2008      	movs	r0, #8
 8004c5a:	183a      	adds	r2, r7, r0
 8004c5c:	1991      	adds	r1, r2, r6
 8004c5e:	600b      	str	r3, [r1, #0]
	q3 += qDot3 * SAMPLE_TIME_ICM/1000.0;
 8004c60:	2384      	movs	r3, #132	; 0x84
 8004c62:	183a      	adds	r2, r7, r0
 8004c64:	18d1      	adds	r1, r2, r3
 8004c66:	6808      	ldr	r0, [r1, #0]
 8004c68:	f7fe f932 	bl	8002ed0 <__aeabi_f2d>
 8004c6c:	0004      	movs	r4, r0
 8004c6e:	000d      	movs	r5, r1
 8004c70:	4963      	ldr	r1, [pc, #396]	; (8004e00 <MadgwickFilterXIO+0xb6c>)
 8004c72:	69f8      	ldr	r0, [r7, #28]
 8004c74:	f7fb ffcc 	bl	8000c10 <__aeabi_fmul>
 8004c78:	1c03      	adds	r3, r0, #0
 8004c7a:	1c18      	adds	r0, r3, #0
 8004c7c:	f7fe f928 	bl	8002ed0 <__aeabi_f2d>
 8004c80:	2200      	movs	r2, #0
 8004c82:	4b60      	ldr	r3, [pc, #384]	; (8004e04 <MadgwickFilterXIO+0xb70>)
 8004c84:	f7fc fe76 	bl	8001974 <__aeabi_ddiv>
 8004c88:	0002      	movs	r2, r0
 8004c8a:	000b      	movs	r3, r1
 8004c8c:	0020      	movs	r0, r4
 8004c8e:	0029      	movs	r1, r5
 8004c90:	f7fc fb06 	bl	80012a0 <__aeabi_dadd>
 8004c94:	0002      	movs	r2, r0
 8004c96:	000b      	movs	r3, r1
 8004c98:	0010      	movs	r0, r2
 8004c9a:	0019      	movs	r1, r3
 8004c9c:	f7fe f960 	bl	8002f60 <__aeabi_d2f>
 8004ca0:	1c03      	adds	r3, r0, #0
 8004ca2:	2584      	movs	r5, #132	; 0x84
 8004ca4:	2008      	movs	r0, #8
 8004ca6:	183a      	adds	r2, r7, r0
 8004ca8:	1951      	adds	r1, r2, r5
 8004caa:	600b      	str	r3, [r1, #0]
	q4 += qDot4 * SAMPLE_TIME_ICM/1000.0;
 8004cac:	2280      	movs	r2, #128	; 0x80
 8004cae:	183b      	adds	r3, r7, r0
 8004cb0:	1899      	adds	r1, r3, r2
 8004cb2:	6808      	ldr	r0, [r1, #0]
 8004cb4:	f7fe f90c 	bl	8002ed0 <__aeabi_f2d>
 8004cb8:	0004      	movs	r4, r0
 8004cba:	000d      	movs	r5, r1
 8004cbc:	4950      	ldr	r1, [pc, #320]	; (8004e00 <MadgwickFilterXIO+0xb6c>)
 8004cbe:	69b8      	ldr	r0, [r7, #24]
 8004cc0:	f7fb ffa6 	bl	8000c10 <__aeabi_fmul>
 8004cc4:	1c03      	adds	r3, r0, #0
 8004cc6:	1c18      	adds	r0, r3, #0
 8004cc8:	f7fe f902 	bl	8002ed0 <__aeabi_f2d>
 8004ccc:	2200      	movs	r2, #0
 8004cce:	4b4d      	ldr	r3, [pc, #308]	; (8004e04 <MadgwickFilterXIO+0xb70>)
 8004cd0:	f7fc fe50 	bl	8001974 <__aeabi_ddiv>
 8004cd4:	0002      	movs	r2, r0
 8004cd6:	000b      	movs	r3, r1
 8004cd8:	0020      	movs	r0, r4
 8004cda:	0029      	movs	r1, r5
 8004cdc:	f7fc fae0 	bl	80012a0 <__aeabi_dadd>
 8004ce0:	0002      	movs	r2, r0
 8004ce2:	000b      	movs	r3, r1
 8004ce4:	0010      	movs	r0, r2
 8004ce6:	0019      	movs	r1, r3
 8004ce8:	f7fe f93a 	bl	8002f60 <__aeabi_d2f>
 8004cec:	1c03      	adds	r3, r0, #0
 8004cee:	2280      	movs	r2, #128	; 0x80
 8004cf0:	2508      	movs	r5, #8
 8004cf2:	1979      	adds	r1, r7, r5
 8004cf4:	1889      	adds	r1, r1, r2
 8004cf6:	600b      	str	r3, [r1, #0]

	norm = 1 / (float) sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);    // normalise quaternion
 8004cf8:	208c      	movs	r0, #140	; 0x8c
 8004cfa:	197b      	adds	r3, r7, r5
 8004cfc:	1819      	adds	r1, r3, r0
 8004cfe:	6809      	ldr	r1, [r1, #0]
 8004d00:	197b      	adds	r3, r7, r5
 8004d02:	181c      	adds	r4, r3, r0
 8004d04:	6820      	ldr	r0, [r4, #0]
 8004d06:	f7fb ff83 	bl	8000c10 <__aeabi_fmul>
 8004d0a:	1c03      	adds	r3, r0, #0
 8004d0c:	1c1c      	adds	r4, r3, #0
 8004d0e:	197b      	adds	r3, r7, r5
 8004d10:	1999      	adds	r1, r3, r6
 8004d12:	6809      	ldr	r1, [r1, #0]
 8004d14:	197b      	adds	r3, r7, r5
 8004d16:	199a      	adds	r2, r3, r6
 8004d18:	6810      	ldr	r0, [r2, #0]
 8004d1a:	f7fb ff79 	bl	8000c10 <__aeabi_fmul>
 8004d1e:	1c03      	adds	r3, r0, #0
 8004d20:	1c19      	adds	r1, r3, #0
 8004d22:	1c20      	adds	r0, r4, #0
 8004d24:	f7fb fc0e 	bl	8000544 <__aeabi_fadd>
 8004d28:	1c03      	adds	r3, r0, #0
 8004d2a:	1c1c      	adds	r4, r3, #0
 8004d2c:	2584      	movs	r5, #132	; 0x84
 8004d2e:	2008      	movs	r0, #8
 8004d30:	183b      	adds	r3, r7, r0
 8004d32:	1959      	adds	r1, r3, r5
 8004d34:	6809      	ldr	r1, [r1, #0]
 8004d36:	183b      	adds	r3, r7, r0
 8004d38:	195a      	adds	r2, r3, r5
 8004d3a:	6810      	ldr	r0, [r2, #0]
 8004d3c:	f7fb ff68 	bl	8000c10 <__aeabi_fmul>
 8004d40:	1c03      	adds	r3, r0, #0
 8004d42:	1c19      	adds	r1, r3, #0
 8004d44:	1c20      	adds	r0, r4, #0
 8004d46:	f7fb fbfd 	bl	8000544 <__aeabi_fadd>
 8004d4a:	1c03      	adds	r3, r0, #0
 8004d4c:	1c1c      	adds	r4, r3, #0
 8004d4e:	2380      	movs	r3, #128	; 0x80
 8004d50:	2008      	movs	r0, #8
 8004d52:	183a      	adds	r2, r7, r0
 8004d54:	18d2      	adds	r2, r2, r3
 8004d56:	6811      	ldr	r1, [r2, #0]
 8004d58:	183a      	adds	r2, r7, r0
 8004d5a:	18d2      	adds	r2, r2, r3
 8004d5c:	6810      	ldr	r0, [r2, #0]
 8004d5e:	f7fb ff57 	bl	8000c10 <__aeabi_fmul>
 8004d62:	1c03      	adds	r3, r0, #0
 8004d64:	1c19      	adds	r1, r3, #0
 8004d66:	1c20      	adds	r0, r4, #0
 8004d68:	f7fb fbec 	bl	8000544 <__aeabi_fadd>
 8004d6c:	1c03      	adds	r3, r0, #0
 8004d6e:	1c18      	adds	r0, r3, #0
 8004d70:	f7fe f8ae 	bl	8002ed0 <__aeabi_f2d>
 8004d74:	0002      	movs	r2, r0
 8004d76:	000b      	movs	r3, r1
 8004d78:	0010      	movs	r0, r2
 8004d7a:	0019      	movs	r1, r3
 8004d7c:	f008 fe52 	bl	800da24 <sqrt>
 8004d80:	0002      	movs	r2, r0
 8004d82:	000b      	movs	r3, r1
 8004d84:	0010      	movs	r0, r2
 8004d86:	0019      	movs	r1, r3
 8004d88:	f7fe f8ea 	bl	8002f60 <__aeabi_d2f>
 8004d8c:	1c03      	adds	r3, r0, #0
 8004d8e:	1c19      	adds	r1, r3, #0
 8004d90:	20fe      	movs	r0, #254	; 0xfe
 8004d92:	0580      	lsls	r0, r0, #22
 8004d94:	f7fb fd72 	bl	800087c <__aeabi_fdiv>
 8004d98:	1c03      	adds	r3, r0, #0
 8004d9a:	63bb      	str	r3, [r7, #56]	; 0x38
	q->q1 = q1 * norm;
 8004d9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004d9e:	208c      	movs	r0, #140	; 0x8c
 8004da0:	2408      	movs	r4, #8
 8004da2:	193b      	adds	r3, r7, r4
 8004da4:	181a      	adds	r2, r3, r0
 8004da6:	6810      	ldr	r0, [r2, #0]
 8004da8:	f7fb ff32 	bl	8000c10 <__aeabi_fmul>
 8004dac:	1c03      	adds	r3, r0, #0
 8004dae:	1c1a      	adds	r2, r3, #0
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	601a      	str	r2, [r3, #0]
	q->q2 = q2 * norm;
 8004db4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004db6:	193b      	adds	r3, r7, r4
 8004db8:	199a      	adds	r2, r3, r6
 8004dba:	6810      	ldr	r0, [r2, #0]
 8004dbc:	f7fb ff28 	bl	8000c10 <__aeabi_fmul>
 8004dc0:	1c03      	adds	r3, r0, #0
 8004dc2:	1c1a      	adds	r2, r3, #0
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	605a      	str	r2, [r3, #4]
	q->q3 = q3 * norm;
 8004dc8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004dca:	193b      	adds	r3, r7, r4
 8004dcc:	195a      	adds	r2, r3, r5
 8004dce:	6810      	ldr	r0, [r2, #0]
 8004dd0:	f7fb ff1e 	bl	8000c10 <__aeabi_fmul>
 8004dd4:	1c03      	adds	r3, r0, #0
 8004dd6:	1c1a      	adds	r2, r3, #0
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	609a      	str	r2, [r3, #8]
	q->q4 = q4 * norm;
 8004ddc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004dde:	2380      	movs	r3, #128	; 0x80
 8004de0:	2208      	movs	r2, #8
 8004de2:	4694      	mov	ip, r2
 8004de4:	44bc      	add	ip, r7
 8004de6:	4463      	add	r3, ip
 8004de8:	6818      	ldr	r0, [r3, #0]
 8004dea:	f7fb ff11 	bl	8000c10 <__aeabi_fmul>
 8004dee:	1c03      	adds	r3, r0, #0
 8004df0:	1c1a      	adds	r2, r3, #0
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	60da      	str	r2, [r3, #12]
 8004df6:	e000      	b.n	8004dfa <MadgwickFilterXIO+0xb66>
	if (norm == 0) return; // handle NaN
 8004df8:	46c0      	nop			; (mov r8, r8)
}
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	b027      	add	sp, #156	; 0x9c
 8004dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e00:	41f00000 	.word	0x41f00000
 8004e04:	408f4000 	.word	0x408f4000

08004e08 <GyroLowPassFilter1>:
	q->q3 = q2;
	q->q4 = q3;
}

void GyroLowPassFilter1(float *gyro_data, float* prev_filt, float* filt, float a)
{
 8004e08:	b5b0      	push	{r4, r5, r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
 8004e14:	603b      	str	r3, [r7, #0]
	// Calculating new high-pass filtered data
	filt[0] = prev_filt[0] + a*(gyro_data[0] - prev_filt[0]);
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	681c      	ldr	r4, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	1c19      	adds	r1, r3, #0
 8004e24:	1c10      	adds	r0, r2, #0
 8004e26:	f7fc f80d 	bl	8000e44 <__aeabi_fsub>
 8004e2a:	1c03      	adds	r3, r0, #0
 8004e2c:	6839      	ldr	r1, [r7, #0]
 8004e2e:	1c18      	adds	r0, r3, #0
 8004e30:	f7fb feee 	bl	8000c10 <__aeabi_fmul>
 8004e34:	1c03      	adds	r3, r0, #0
 8004e36:	1c19      	adds	r1, r3, #0
 8004e38:	1c20      	adds	r0, r4, #0
 8004e3a:	f7fb fb83 	bl	8000544 <__aeabi_fadd>
 8004e3e:	1c03      	adds	r3, r0, #0
 8004e40:	1c1a      	adds	r2, r3, #0
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	601a      	str	r2, [r3, #0]
	filt[1] = prev_filt[1] + a*(gyro_data[1] - prev_filt[1]);
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	3304      	adds	r3, #4
 8004e4a:	681d      	ldr	r5, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	3304      	adds	r3, #4
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	3304      	adds	r3, #4
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	1c19      	adds	r1, r3, #0
 8004e5a:	1c10      	adds	r0, r2, #0
 8004e5c:	f7fb fff2 	bl	8000e44 <__aeabi_fsub>
 8004e60:	1c03      	adds	r3, r0, #0
 8004e62:	6839      	ldr	r1, [r7, #0]
 8004e64:	1c18      	adds	r0, r3, #0
 8004e66:	f7fb fed3 	bl	8000c10 <__aeabi_fmul>
 8004e6a:	1c03      	adds	r3, r0, #0
 8004e6c:	1c1a      	adds	r2, r3, #0
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	1d1c      	adds	r4, r3, #4
 8004e72:	1c11      	adds	r1, r2, #0
 8004e74:	1c28      	adds	r0, r5, #0
 8004e76:	f7fb fb65 	bl	8000544 <__aeabi_fadd>
 8004e7a:	1c03      	adds	r3, r0, #0
 8004e7c:	6023      	str	r3, [r4, #0]
	filt[2] = prev_filt[2] + a*(gyro_data[2] - prev_filt[2]);
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	3308      	adds	r3, #8
 8004e82:	681d      	ldr	r5, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	3308      	adds	r3, #8
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	3308      	adds	r3, #8
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	1c19      	adds	r1, r3, #0
 8004e92:	1c10      	adds	r0, r2, #0
 8004e94:	f7fb ffd6 	bl	8000e44 <__aeabi_fsub>
 8004e98:	1c03      	adds	r3, r0, #0
 8004e9a:	6839      	ldr	r1, [r7, #0]
 8004e9c:	1c18      	adds	r0, r3, #0
 8004e9e:	f7fb feb7 	bl	8000c10 <__aeabi_fmul>
 8004ea2:	1c03      	adds	r3, r0, #0
 8004ea4:	1c1a      	adds	r2, r3, #0
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	3308      	adds	r3, #8
 8004eaa:	001c      	movs	r4, r3
 8004eac:	1c11      	adds	r1, r2, #0
 8004eae:	1c28      	adds	r0, r5, #0
 8004eb0:	f7fb fb48 	bl	8000544 <__aeabi_fadd>
 8004eb4:	1c03      	adds	r3, r0, #0
 8004eb6:	6023      	str	r3, [r4, #0]

	prev_filt[0] = filt[0];
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	601a      	str	r2, [r3, #0]
	prev_filt[1] = filt[1];
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	3304      	adds	r3, #4
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6852      	ldr	r2, [r2, #4]
 8004ec8:	601a      	str	r2, [r3, #0]
	prev_filt[2] = filt[2];
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	3308      	adds	r3, #8
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6892      	ldr	r2, [r2, #8]
 8004ed2:	601a      	str	r2, [r3, #0]
}
 8004ed4:	46c0      	nop			; (mov r8, r8)
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	b004      	add	sp, #16
 8004eda:	bdb0      	pop	{r4, r5, r7, pc}

08004edc <GyroLowPassFilter2>:

void GyroLowPassFilter2(float *gyro_data, float* prev_filt, float* filt, float a)
{
 8004edc:	b5b0      	push	{r4, r5, r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	603b      	str	r3, [r7, #0]
	// Calculating new high-pass filtered data
	filt[0] = prev_filt[0] + a*(gyro_data[0] - prev_filt[0]);
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	681c      	ldr	r4, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	1c19      	adds	r1, r3, #0
 8004ef8:	1c10      	adds	r0, r2, #0
 8004efa:	f7fb ffa3 	bl	8000e44 <__aeabi_fsub>
 8004efe:	1c03      	adds	r3, r0, #0
 8004f00:	6839      	ldr	r1, [r7, #0]
 8004f02:	1c18      	adds	r0, r3, #0
 8004f04:	f7fb fe84 	bl	8000c10 <__aeabi_fmul>
 8004f08:	1c03      	adds	r3, r0, #0
 8004f0a:	1c19      	adds	r1, r3, #0
 8004f0c:	1c20      	adds	r0, r4, #0
 8004f0e:	f7fb fb19 	bl	8000544 <__aeabi_fadd>
 8004f12:	1c03      	adds	r3, r0, #0
 8004f14:	1c1a      	adds	r2, r3, #0
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	601a      	str	r2, [r3, #0]
	filt[1] = prev_filt[1] + a*(gyro_data[1] - prev_filt[1]);
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	3304      	adds	r3, #4
 8004f1e:	681d      	ldr	r5, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	3304      	adds	r3, #4
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	3304      	adds	r3, #4
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	1c19      	adds	r1, r3, #0
 8004f2e:	1c10      	adds	r0, r2, #0
 8004f30:	f7fb ff88 	bl	8000e44 <__aeabi_fsub>
 8004f34:	1c03      	adds	r3, r0, #0
 8004f36:	6839      	ldr	r1, [r7, #0]
 8004f38:	1c18      	adds	r0, r3, #0
 8004f3a:	f7fb fe69 	bl	8000c10 <__aeabi_fmul>
 8004f3e:	1c03      	adds	r3, r0, #0
 8004f40:	1c1a      	adds	r2, r3, #0
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	1d1c      	adds	r4, r3, #4
 8004f46:	1c11      	adds	r1, r2, #0
 8004f48:	1c28      	adds	r0, r5, #0
 8004f4a:	f7fb fafb 	bl	8000544 <__aeabi_fadd>
 8004f4e:	1c03      	adds	r3, r0, #0
 8004f50:	6023      	str	r3, [r4, #0]
	filt[2] = prev_filt[2] + a*(gyro_data[2] - prev_filt[2]);
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	3308      	adds	r3, #8
 8004f56:	681d      	ldr	r5, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	3308      	adds	r3, #8
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	3308      	adds	r3, #8
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	1c19      	adds	r1, r3, #0
 8004f66:	1c10      	adds	r0, r2, #0
 8004f68:	f7fb ff6c 	bl	8000e44 <__aeabi_fsub>
 8004f6c:	1c03      	adds	r3, r0, #0
 8004f6e:	6839      	ldr	r1, [r7, #0]
 8004f70:	1c18      	adds	r0, r3, #0
 8004f72:	f7fb fe4d 	bl	8000c10 <__aeabi_fmul>
 8004f76:	1c03      	adds	r3, r0, #0
 8004f78:	1c1a      	adds	r2, r3, #0
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	3308      	adds	r3, #8
 8004f7e:	001c      	movs	r4, r3
 8004f80:	1c11      	adds	r1, r2, #0
 8004f82:	1c28      	adds	r0, r5, #0
 8004f84:	f7fb fade 	bl	8000544 <__aeabi_fadd>
 8004f88:	1c03      	adds	r3, r0, #0
 8004f8a:	6023      	str	r3, [r4, #0]

	prev_filt[0] = filt[0];
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	601a      	str	r2, [r3, #0]
	prev_filt[1] = filt[1];
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	3304      	adds	r3, #4
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6852      	ldr	r2, [r2, #4]
 8004f9c:	601a      	str	r2, [r3, #0]
	prev_filt[2] = filt[2];
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	3308      	adds	r3, #8
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	6892      	ldr	r2, [r2, #8]
 8004fa6:	601a      	str	r2, [r3, #0]
}
 8004fa8:	46c0      	nop			; (mov r8, r8)
 8004faa:	46bd      	mov	sp, r7
 8004fac:	b004      	add	sp, #16
 8004fae:	bdb0      	pop	{r4, r5, r7, pc}

08004fb0 <CalculateRotationMatrix>:
	quad->q3 /= length;
	quad->q4 /= length;

}

void CalculateRotationMatrix(float* acc_bias, struct matrix *RotationMatrix){
 8004fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fb2:	b0a7      	sub	sp, #156	; 0x9c
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
	struct matrix Roll;
	struct matrix Pitch;
	struct matrix Yaw;
	struct matrix YawTimesPitch;

	Roll.a11 = 1.0;
 8004fba:	2474      	movs	r4, #116	; 0x74
 8004fbc:	193b      	adds	r3, r7, r4
 8004fbe:	22fe      	movs	r2, #254	; 0xfe
 8004fc0:	0592      	lsls	r2, r2, #22
 8004fc2:	601a      	str	r2, [r3, #0]
	Roll.a12 = 0.0;
 8004fc4:	193b      	adds	r3, r7, r4
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	605a      	str	r2, [r3, #4]
	Roll.a13 = 0.0;
 8004fca:	193b      	adds	r3, r7, r4
 8004fcc:	2200      	movs	r2, #0
 8004fce:	609a      	str	r2, [r3, #8]
	Roll.a21 = 0.0;
 8004fd0:	193b      	adds	r3, r7, r4
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	60da      	str	r2, [r3, #12]
	Roll.a22= cos(acc_bias[0]*DEG_2_RAD);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	1c18      	adds	r0, r3, #0
 8004fdc:	f7fd ff78 	bl	8002ed0 <__aeabi_f2d>
 8004fe0:	4afd      	ldr	r2, [pc, #1012]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8004fe2:	4bfe      	ldr	r3, [pc, #1016]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8004fe4:	f7fd f8cc 	bl	8002180 <__aeabi_dmul>
 8004fe8:	0002      	movs	r2, r0
 8004fea:	000b      	movs	r3, r1
 8004fec:	0010      	movs	r0, r2
 8004fee:	0019      	movs	r1, r3
 8004ff0:	f008 fba0 	bl	800d734 <cos>
 8004ff4:	0002      	movs	r2, r0
 8004ff6:	000b      	movs	r3, r1
 8004ff8:	0010      	movs	r0, r2
 8004ffa:	0019      	movs	r1, r3
 8004ffc:	f7fd ffb0 	bl	8002f60 <__aeabi_d2f>
 8005000:	1c02      	adds	r2, r0, #0
 8005002:	193b      	adds	r3, r7, r4
 8005004:	611a      	str	r2, [r3, #16]
	Roll.a23 = -sin(acc_bias[0]*DEG_2_RAD);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	1c18      	adds	r0, r3, #0
 800500c:	f7fd ff60 	bl	8002ed0 <__aeabi_f2d>
 8005010:	4af1      	ldr	r2, [pc, #964]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005012:	4bf2      	ldr	r3, [pc, #968]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005014:	f7fd f8b4 	bl	8002180 <__aeabi_dmul>
 8005018:	0002      	movs	r2, r0
 800501a:	000b      	movs	r3, r1
 800501c:	0010      	movs	r0, r2
 800501e:	0019      	movs	r1, r3
 8005020:	f008 fbce 	bl	800d7c0 <sin>
 8005024:	0002      	movs	r2, r0
 8005026:	000b      	movs	r3, r1
 8005028:	0010      	movs	r0, r2
 800502a:	0019      	movs	r1, r3
 800502c:	f7fd ff98 	bl	8002f60 <__aeabi_d2f>
 8005030:	1c02      	adds	r2, r0, #0
 8005032:	2380      	movs	r3, #128	; 0x80
 8005034:	061b      	lsls	r3, r3, #24
 8005036:	405a      	eors	r2, r3
 8005038:	0025      	movs	r5, r4
 800503a:	197b      	adds	r3, r7, r5
 800503c:	615a      	str	r2, [r3, #20]
	Roll.a31 = 0.0;
 800503e:	197b      	adds	r3, r7, r5
 8005040:	2200      	movs	r2, #0
 8005042:	619a      	str	r2, [r3, #24]
	Roll.a32 = sin(acc_bias[0]*DEG_2_RAD);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	1c18      	adds	r0, r3, #0
 800504a:	f7fd ff41 	bl	8002ed0 <__aeabi_f2d>
 800504e:	4ae2      	ldr	r2, [pc, #904]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005050:	4be2      	ldr	r3, [pc, #904]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005052:	f7fd f895 	bl	8002180 <__aeabi_dmul>
 8005056:	0002      	movs	r2, r0
 8005058:	000b      	movs	r3, r1
 800505a:	0010      	movs	r0, r2
 800505c:	0019      	movs	r1, r3
 800505e:	f008 fbaf 	bl	800d7c0 <sin>
 8005062:	0002      	movs	r2, r0
 8005064:	000b      	movs	r3, r1
 8005066:	0010      	movs	r0, r2
 8005068:	0019      	movs	r1, r3
 800506a:	f7fd ff79 	bl	8002f60 <__aeabi_d2f>
 800506e:	1c02      	adds	r2, r0, #0
 8005070:	197b      	adds	r3, r7, r5
 8005072:	61da      	str	r2, [r3, #28]
	Roll.a33 = cos(acc_bias[0]*DEG_2_RAD);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	1c18      	adds	r0, r3, #0
 800507a:	f7fd ff29 	bl	8002ed0 <__aeabi_f2d>
 800507e:	4ad6      	ldr	r2, [pc, #856]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005080:	4bd6      	ldr	r3, [pc, #856]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005082:	f7fd f87d 	bl	8002180 <__aeabi_dmul>
 8005086:	0002      	movs	r2, r0
 8005088:	000b      	movs	r3, r1
 800508a:	0010      	movs	r0, r2
 800508c:	0019      	movs	r1, r3
 800508e:	f008 fb51 	bl	800d734 <cos>
 8005092:	0002      	movs	r2, r0
 8005094:	000b      	movs	r3, r1
 8005096:	0010      	movs	r0, r2
 8005098:	0019      	movs	r1, r3
 800509a:	f7fd ff61 	bl	8002f60 <__aeabi_d2f>
 800509e:	1c02      	adds	r2, r0, #0
 80050a0:	197b      	adds	r3, r7, r5
 80050a2:	621a      	str	r2, [r3, #32]

	Pitch.a11 = cos(acc_bias[1]*DEG_2_RAD);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3304      	adds	r3, #4
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	1c18      	adds	r0, r3, #0
 80050ac:	f7fd ff10 	bl	8002ed0 <__aeabi_f2d>
 80050b0:	4ac9      	ldr	r2, [pc, #804]	; (80053d8 <CalculateRotationMatrix+0x428>)
 80050b2:	4bca      	ldr	r3, [pc, #808]	; (80053dc <CalculateRotationMatrix+0x42c>)
 80050b4:	f7fd f864 	bl	8002180 <__aeabi_dmul>
 80050b8:	0002      	movs	r2, r0
 80050ba:	000b      	movs	r3, r1
 80050bc:	0010      	movs	r0, r2
 80050be:	0019      	movs	r1, r3
 80050c0:	f008 fb38 	bl	800d734 <cos>
 80050c4:	0002      	movs	r2, r0
 80050c6:	000b      	movs	r3, r1
 80050c8:	0010      	movs	r0, r2
 80050ca:	0019      	movs	r1, r3
 80050cc:	f7fd ff48 	bl	8002f60 <__aeabi_d2f>
 80050d0:	1c02      	adds	r2, r0, #0
 80050d2:	2450      	movs	r4, #80	; 0x50
 80050d4:	193b      	adds	r3, r7, r4
 80050d6:	601a      	str	r2, [r3, #0]
	Pitch.a12 = 0.0;
 80050d8:	193b      	adds	r3, r7, r4
 80050da:	2200      	movs	r2, #0
 80050dc:	605a      	str	r2, [r3, #4]
	Pitch.a13 = sin(acc_bias[1]*DEG_2_RAD);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	3304      	adds	r3, #4
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	1c18      	adds	r0, r3, #0
 80050e6:	f7fd fef3 	bl	8002ed0 <__aeabi_f2d>
 80050ea:	4abb      	ldr	r2, [pc, #748]	; (80053d8 <CalculateRotationMatrix+0x428>)
 80050ec:	4bbb      	ldr	r3, [pc, #748]	; (80053dc <CalculateRotationMatrix+0x42c>)
 80050ee:	f7fd f847 	bl	8002180 <__aeabi_dmul>
 80050f2:	0002      	movs	r2, r0
 80050f4:	000b      	movs	r3, r1
 80050f6:	0010      	movs	r0, r2
 80050f8:	0019      	movs	r1, r3
 80050fa:	f008 fb61 	bl	800d7c0 <sin>
 80050fe:	0002      	movs	r2, r0
 8005100:	000b      	movs	r3, r1
 8005102:	0010      	movs	r0, r2
 8005104:	0019      	movs	r1, r3
 8005106:	f7fd ff2b 	bl	8002f60 <__aeabi_d2f>
 800510a:	1c02      	adds	r2, r0, #0
 800510c:	193b      	adds	r3, r7, r4
 800510e:	609a      	str	r2, [r3, #8]
	Pitch.a21 = 0.0;
 8005110:	193b      	adds	r3, r7, r4
 8005112:	2200      	movs	r2, #0
 8005114:	60da      	str	r2, [r3, #12]
	Pitch.a22 = 1.0;
 8005116:	193b      	adds	r3, r7, r4
 8005118:	22fe      	movs	r2, #254	; 0xfe
 800511a:	0592      	lsls	r2, r2, #22
 800511c:	611a      	str	r2, [r3, #16]
	Pitch.a23 = 0.0;
 800511e:	193b      	adds	r3, r7, r4
 8005120:	2200      	movs	r2, #0
 8005122:	615a      	str	r2, [r3, #20]
	Pitch.a31 = -sin(acc_bias[1]*DEG_2_RAD);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	3304      	adds	r3, #4
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	1c18      	adds	r0, r3, #0
 800512c:	f7fd fed0 	bl	8002ed0 <__aeabi_f2d>
 8005130:	4aa9      	ldr	r2, [pc, #676]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005132:	4baa      	ldr	r3, [pc, #680]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005134:	f7fd f824 	bl	8002180 <__aeabi_dmul>
 8005138:	0002      	movs	r2, r0
 800513a:	000b      	movs	r3, r1
 800513c:	0010      	movs	r0, r2
 800513e:	0019      	movs	r1, r3
 8005140:	f008 fb3e 	bl	800d7c0 <sin>
 8005144:	0002      	movs	r2, r0
 8005146:	000b      	movs	r3, r1
 8005148:	0010      	movs	r0, r2
 800514a:	0019      	movs	r1, r3
 800514c:	f7fd ff08 	bl	8002f60 <__aeabi_d2f>
 8005150:	1c02      	adds	r2, r0, #0
 8005152:	2380      	movs	r3, #128	; 0x80
 8005154:	061b      	lsls	r3, r3, #24
 8005156:	405a      	eors	r2, r3
 8005158:	193b      	adds	r3, r7, r4
 800515a:	619a      	str	r2, [r3, #24]
	Pitch.a32 = 0.0;
 800515c:	193b      	adds	r3, r7, r4
 800515e:	2200      	movs	r2, #0
 8005160:	61da      	str	r2, [r3, #28]
	Pitch.a33 = cos(acc_bias[1]*DEG_2_RAD);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	3304      	adds	r3, #4
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	1c18      	adds	r0, r3, #0
 800516a:	f7fd feb1 	bl	8002ed0 <__aeabi_f2d>
 800516e:	4a9a      	ldr	r2, [pc, #616]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005170:	4b9a      	ldr	r3, [pc, #616]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005172:	f7fd f805 	bl	8002180 <__aeabi_dmul>
 8005176:	0002      	movs	r2, r0
 8005178:	000b      	movs	r3, r1
 800517a:	0010      	movs	r0, r2
 800517c:	0019      	movs	r1, r3
 800517e:	f008 fad9 	bl	800d734 <cos>
 8005182:	0002      	movs	r2, r0
 8005184:	000b      	movs	r3, r1
 8005186:	0010      	movs	r0, r2
 8005188:	0019      	movs	r1, r3
 800518a:	f7fd fee9 	bl	8002f60 <__aeabi_d2f>
 800518e:	1c02      	adds	r2, r0, #0
 8005190:	0021      	movs	r1, r4
 8005192:	193b      	adds	r3, r7, r4
 8005194:	621a      	str	r2, [r3, #32]

	Yaw.a11 = 1.0;
 8005196:	202c      	movs	r0, #44	; 0x2c
 8005198:	183b      	adds	r3, r7, r0
 800519a:	22fe      	movs	r2, #254	; 0xfe
 800519c:	0592      	lsls	r2, r2, #22
 800519e:	601a      	str	r2, [r3, #0]
	Yaw.a12 = 0.0;
 80051a0:	183b      	adds	r3, r7, r0
 80051a2:	2200      	movs	r2, #0
 80051a4:	605a      	str	r2, [r3, #4]
	Yaw.a13 = 0.0;
 80051a6:	183b      	adds	r3, r7, r0
 80051a8:	2200      	movs	r2, #0
 80051aa:	609a      	str	r2, [r3, #8]
	Yaw.a21 = 0.0;
 80051ac:	183b      	adds	r3, r7, r0
 80051ae:	2200      	movs	r2, #0
 80051b0:	60da      	str	r2, [r3, #12]
	Yaw.a22 = 1.0;
 80051b2:	183b      	adds	r3, r7, r0
 80051b4:	22fe      	movs	r2, #254	; 0xfe
 80051b6:	0592      	lsls	r2, r2, #22
 80051b8:	611a      	str	r2, [r3, #16]
	Yaw.a23 = 0.0;
 80051ba:	183b      	adds	r3, r7, r0
 80051bc:	2200      	movs	r2, #0
 80051be:	615a      	str	r2, [r3, #20]
	Yaw.a31 = 0.0;
 80051c0:	183b      	adds	r3, r7, r0
 80051c2:	2200      	movs	r2, #0
 80051c4:	619a      	str	r2, [r3, #24]
	Yaw.a32 = 0.0;
 80051c6:	183b      	adds	r3, r7, r0
 80051c8:	2200      	movs	r2, #0
 80051ca:	61da      	str	r2, [r3, #28]
	Yaw.a33 = 1.0;
 80051cc:	183b      	adds	r3, r7, r0
 80051ce:	22fe      	movs	r2, #254	; 0xfe
 80051d0:	0592      	lsls	r2, r2, #22
 80051d2:	621a      	str	r2, [r3, #32]

	YawTimesPitch.a11 = Yaw.a11*Pitch.a11 + Yaw.a12*Pitch.a21 + Yaw.a13*Pitch.a31;
 80051d4:	183b      	adds	r3, r7, r0
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	000e      	movs	r6, r1
 80051da:	19bb      	adds	r3, r7, r6
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	1c19      	adds	r1, r3, #0
 80051e0:	1c10      	adds	r0, r2, #0
 80051e2:	f7fb fd15 	bl	8000c10 <__aeabi_fmul>
 80051e6:	1c03      	adds	r3, r0, #0
 80051e8:	1c1c      	adds	r4, r3, #0
 80051ea:	202c      	movs	r0, #44	; 0x2c
 80051ec:	183b      	adds	r3, r7, r0
 80051ee:	685a      	ldr	r2, [r3, #4]
 80051f0:	19bb      	adds	r3, r7, r6
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	1c19      	adds	r1, r3, #0
 80051f6:	1c10      	adds	r0, r2, #0
 80051f8:	f7fb fd0a 	bl	8000c10 <__aeabi_fmul>
 80051fc:	1c03      	adds	r3, r0, #0
 80051fe:	1c19      	adds	r1, r3, #0
 8005200:	1c20      	adds	r0, r4, #0
 8005202:	f7fb f99f 	bl	8000544 <__aeabi_fadd>
 8005206:	1c03      	adds	r3, r0, #0
 8005208:	1c1c      	adds	r4, r3, #0
 800520a:	202c      	movs	r0, #44	; 0x2c
 800520c:	183b      	adds	r3, r7, r0
 800520e:	689a      	ldr	r2, [r3, #8]
 8005210:	19bb      	adds	r3, r7, r6
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	1c19      	adds	r1, r3, #0
 8005216:	1c10      	adds	r0, r2, #0
 8005218:	f7fb fcfa 	bl	8000c10 <__aeabi_fmul>
 800521c:	1c03      	adds	r3, r0, #0
 800521e:	1c19      	adds	r1, r3, #0
 8005220:	1c20      	adds	r0, r4, #0
 8005222:	f7fb f98f 	bl	8000544 <__aeabi_fadd>
 8005226:	1c03      	adds	r3, r0, #0
 8005228:	1c1a      	adds	r2, r3, #0
 800522a:	2308      	movs	r3, #8
 800522c:	18fb      	adds	r3, r7, r3
 800522e:	601a      	str	r2, [r3, #0]
	YawTimesPitch.a12 = Yaw.a11*Pitch.a12 + Yaw.a12*Pitch.a22 + Yaw.a13*Pitch.a32;
 8005230:	202c      	movs	r0, #44	; 0x2c
 8005232:	183b      	adds	r3, r7, r0
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	19bb      	adds	r3, r7, r6
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	1c19      	adds	r1, r3, #0
 800523c:	1c10      	adds	r0, r2, #0
 800523e:	f7fb fce7 	bl	8000c10 <__aeabi_fmul>
 8005242:	1c03      	adds	r3, r0, #0
 8005244:	1c1c      	adds	r4, r3, #0
 8005246:	202c      	movs	r0, #44	; 0x2c
 8005248:	183b      	adds	r3, r7, r0
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	19bb      	adds	r3, r7, r6
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	1c19      	adds	r1, r3, #0
 8005252:	1c10      	adds	r0, r2, #0
 8005254:	f7fb fcdc 	bl	8000c10 <__aeabi_fmul>
 8005258:	1c03      	adds	r3, r0, #0
 800525a:	1c19      	adds	r1, r3, #0
 800525c:	1c20      	adds	r0, r4, #0
 800525e:	f7fb f971 	bl	8000544 <__aeabi_fadd>
 8005262:	1c03      	adds	r3, r0, #0
 8005264:	1c1c      	adds	r4, r3, #0
 8005266:	202c      	movs	r0, #44	; 0x2c
 8005268:	183b      	adds	r3, r7, r0
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	19bb      	adds	r3, r7, r6
 800526e:	69db      	ldr	r3, [r3, #28]
 8005270:	1c19      	adds	r1, r3, #0
 8005272:	1c10      	adds	r0, r2, #0
 8005274:	f7fb fccc 	bl	8000c10 <__aeabi_fmul>
 8005278:	1c03      	adds	r3, r0, #0
 800527a:	1c19      	adds	r1, r3, #0
 800527c:	1c20      	adds	r0, r4, #0
 800527e:	f7fb f961 	bl	8000544 <__aeabi_fadd>
 8005282:	1c03      	adds	r3, r0, #0
 8005284:	1c1a      	adds	r2, r3, #0
 8005286:	2308      	movs	r3, #8
 8005288:	18fb      	adds	r3, r7, r3
 800528a:	605a      	str	r2, [r3, #4]
	YawTimesPitch.a13 = Yaw.a11*Pitch.a13 + Yaw.a12*Pitch.a23 + Yaw.a13*Pitch.a33;
 800528c:	202c      	movs	r0, #44	; 0x2c
 800528e:	183b      	adds	r3, r7, r0
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	19bb      	adds	r3, r7, r6
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	1c19      	adds	r1, r3, #0
 8005298:	1c10      	adds	r0, r2, #0
 800529a:	f7fb fcb9 	bl	8000c10 <__aeabi_fmul>
 800529e:	1c03      	adds	r3, r0, #0
 80052a0:	1c1c      	adds	r4, r3, #0
 80052a2:	202c      	movs	r0, #44	; 0x2c
 80052a4:	183b      	adds	r3, r7, r0
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	19bb      	adds	r3, r7, r6
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	1c19      	adds	r1, r3, #0
 80052ae:	1c10      	adds	r0, r2, #0
 80052b0:	f7fb fcae 	bl	8000c10 <__aeabi_fmul>
 80052b4:	1c03      	adds	r3, r0, #0
 80052b6:	1c19      	adds	r1, r3, #0
 80052b8:	1c20      	adds	r0, r4, #0
 80052ba:	f7fb f943 	bl	8000544 <__aeabi_fadd>
 80052be:	1c03      	adds	r3, r0, #0
 80052c0:	1c1c      	adds	r4, r3, #0
 80052c2:	202c      	movs	r0, #44	; 0x2c
 80052c4:	183b      	adds	r3, r7, r0
 80052c6:	689a      	ldr	r2, [r3, #8]
 80052c8:	19bb      	adds	r3, r7, r6
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	1c19      	adds	r1, r3, #0
 80052ce:	1c10      	adds	r0, r2, #0
 80052d0:	f7fb fc9e 	bl	8000c10 <__aeabi_fmul>
 80052d4:	1c03      	adds	r3, r0, #0
 80052d6:	1c19      	adds	r1, r3, #0
 80052d8:	1c20      	adds	r0, r4, #0
 80052da:	f7fb f933 	bl	8000544 <__aeabi_fadd>
 80052de:	1c03      	adds	r3, r0, #0
 80052e0:	1c1a      	adds	r2, r3, #0
 80052e2:	2308      	movs	r3, #8
 80052e4:	18fb      	adds	r3, r7, r3
 80052e6:	609a      	str	r2, [r3, #8]
	YawTimesPitch.a21 = Yaw.a21*Pitch.a11 + Yaw.a22*Pitch.a21 + Yaw.a23*Pitch.a31;
 80052e8:	202c      	movs	r0, #44	; 0x2c
 80052ea:	183b      	adds	r3, r7, r0
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	19bb      	adds	r3, r7, r6
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	1c19      	adds	r1, r3, #0
 80052f4:	1c10      	adds	r0, r2, #0
 80052f6:	f7fb fc8b 	bl	8000c10 <__aeabi_fmul>
 80052fa:	1c03      	adds	r3, r0, #0
 80052fc:	1c1c      	adds	r4, r3, #0
 80052fe:	202c      	movs	r0, #44	; 0x2c
 8005300:	183b      	adds	r3, r7, r0
 8005302:	691a      	ldr	r2, [r3, #16]
 8005304:	19bb      	adds	r3, r7, r6
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	1c19      	adds	r1, r3, #0
 800530a:	1c10      	adds	r0, r2, #0
 800530c:	f7fb fc80 	bl	8000c10 <__aeabi_fmul>
 8005310:	1c03      	adds	r3, r0, #0
 8005312:	1c19      	adds	r1, r3, #0
 8005314:	1c20      	adds	r0, r4, #0
 8005316:	f7fb f915 	bl	8000544 <__aeabi_fadd>
 800531a:	1c03      	adds	r3, r0, #0
 800531c:	1c1c      	adds	r4, r3, #0
 800531e:	202c      	movs	r0, #44	; 0x2c
 8005320:	183b      	adds	r3, r7, r0
 8005322:	695a      	ldr	r2, [r3, #20]
 8005324:	19bb      	adds	r3, r7, r6
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	1c19      	adds	r1, r3, #0
 800532a:	1c10      	adds	r0, r2, #0
 800532c:	f7fb fc70 	bl	8000c10 <__aeabi_fmul>
 8005330:	1c03      	adds	r3, r0, #0
 8005332:	1c19      	adds	r1, r3, #0
 8005334:	1c20      	adds	r0, r4, #0
 8005336:	f7fb f905 	bl	8000544 <__aeabi_fadd>
 800533a:	1c03      	adds	r3, r0, #0
 800533c:	1c1a      	adds	r2, r3, #0
 800533e:	2308      	movs	r3, #8
 8005340:	18fb      	adds	r3, r7, r3
 8005342:	60da      	str	r2, [r3, #12]
	YawTimesPitch.a22 = Yaw.a21*Pitch.a12 + Yaw.a22*Pitch.a22 + Yaw.a23*Pitch.a32;
 8005344:	202c      	movs	r0, #44	; 0x2c
 8005346:	183b      	adds	r3, r7, r0
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	19bb      	adds	r3, r7, r6
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	1c19      	adds	r1, r3, #0
 8005350:	1c10      	adds	r0, r2, #0
 8005352:	f7fb fc5d 	bl	8000c10 <__aeabi_fmul>
 8005356:	1c03      	adds	r3, r0, #0
 8005358:	1c1c      	adds	r4, r3, #0
 800535a:	202c      	movs	r0, #44	; 0x2c
 800535c:	183b      	adds	r3, r7, r0
 800535e:	691a      	ldr	r2, [r3, #16]
 8005360:	19bb      	adds	r3, r7, r6
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	1c19      	adds	r1, r3, #0
 8005366:	1c10      	adds	r0, r2, #0
 8005368:	f7fb fc52 	bl	8000c10 <__aeabi_fmul>
 800536c:	1c03      	adds	r3, r0, #0
 800536e:	1c19      	adds	r1, r3, #0
 8005370:	1c20      	adds	r0, r4, #0
 8005372:	f7fb f8e7 	bl	8000544 <__aeabi_fadd>
 8005376:	1c03      	adds	r3, r0, #0
 8005378:	1c1c      	adds	r4, r3, #0
 800537a:	202c      	movs	r0, #44	; 0x2c
 800537c:	183b      	adds	r3, r7, r0
 800537e:	695a      	ldr	r2, [r3, #20]
 8005380:	19bb      	adds	r3, r7, r6
 8005382:	69db      	ldr	r3, [r3, #28]
 8005384:	1c19      	adds	r1, r3, #0
 8005386:	1c10      	adds	r0, r2, #0
 8005388:	f7fb fc42 	bl	8000c10 <__aeabi_fmul>
 800538c:	1c03      	adds	r3, r0, #0
 800538e:	1c19      	adds	r1, r3, #0
 8005390:	1c20      	adds	r0, r4, #0
 8005392:	f7fb f8d7 	bl	8000544 <__aeabi_fadd>
 8005396:	1c03      	adds	r3, r0, #0
 8005398:	1c1a      	adds	r2, r3, #0
 800539a:	2308      	movs	r3, #8
 800539c:	18fb      	adds	r3, r7, r3
 800539e:	611a      	str	r2, [r3, #16]
	YawTimesPitch.a23 = Yaw.a21*Pitch.a13 + Yaw.a22*Pitch.a23 + Yaw.a23*Pitch.a33;
 80053a0:	202c      	movs	r0, #44	; 0x2c
 80053a2:	183b      	adds	r3, r7, r0
 80053a4:	68da      	ldr	r2, [r3, #12]
 80053a6:	19bb      	adds	r3, r7, r6
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	1c19      	adds	r1, r3, #0
 80053ac:	1c10      	adds	r0, r2, #0
 80053ae:	f7fb fc2f 	bl	8000c10 <__aeabi_fmul>
 80053b2:	1c03      	adds	r3, r0, #0
 80053b4:	1c1c      	adds	r4, r3, #0
 80053b6:	202c      	movs	r0, #44	; 0x2c
 80053b8:	183b      	adds	r3, r7, r0
 80053ba:	691a      	ldr	r2, [r3, #16]
 80053bc:	19bb      	adds	r3, r7, r6
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	1c19      	adds	r1, r3, #0
 80053c2:	1c10      	adds	r0, r2, #0
 80053c4:	f7fb fc24 	bl	8000c10 <__aeabi_fmul>
 80053c8:	1c03      	adds	r3, r0, #0
 80053ca:	1c19      	adds	r1, r3, #0
 80053cc:	1c20      	adds	r0, r4, #0
 80053ce:	f7fb f8b9 	bl	8000544 <__aeabi_fadd>
 80053d2:	1c03      	adds	r3, r0, #0
 80053d4:	1c1c      	adds	r4, r3, #0
 80053d6:	e003      	b.n	80053e0 <CalculateRotationMatrix+0x430>
 80053d8:	a2529d39 	.word	0xa2529d39
 80053dc:	3f91df46 	.word	0x3f91df46
 80053e0:	202c      	movs	r0, #44	; 0x2c
 80053e2:	183b      	adds	r3, r7, r0
 80053e4:	695a      	ldr	r2, [r3, #20]
 80053e6:	19bb      	adds	r3, r7, r6
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	1c19      	adds	r1, r3, #0
 80053ec:	1c10      	adds	r0, r2, #0
 80053ee:	f7fb fc0f 	bl	8000c10 <__aeabi_fmul>
 80053f2:	1c03      	adds	r3, r0, #0
 80053f4:	1c19      	adds	r1, r3, #0
 80053f6:	1c20      	adds	r0, r4, #0
 80053f8:	f7fb f8a4 	bl	8000544 <__aeabi_fadd>
 80053fc:	1c03      	adds	r3, r0, #0
 80053fe:	1c1a      	adds	r2, r3, #0
 8005400:	2308      	movs	r3, #8
 8005402:	18fb      	adds	r3, r7, r3
 8005404:	615a      	str	r2, [r3, #20]
	YawTimesPitch.a31 = Yaw.a31*Pitch.a11 + Yaw.a32*Pitch.a21 + Yaw.a33*Pitch.a31;
 8005406:	202c      	movs	r0, #44	; 0x2c
 8005408:	183b      	adds	r3, r7, r0
 800540a:	699a      	ldr	r2, [r3, #24]
 800540c:	19bb      	adds	r3, r7, r6
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	1c19      	adds	r1, r3, #0
 8005412:	1c10      	adds	r0, r2, #0
 8005414:	f7fb fbfc 	bl	8000c10 <__aeabi_fmul>
 8005418:	1c03      	adds	r3, r0, #0
 800541a:	1c1c      	adds	r4, r3, #0
 800541c:	202c      	movs	r0, #44	; 0x2c
 800541e:	183b      	adds	r3, r7, r0
 8005420:	69da      	ldr	r2, [r3, #28]
 8005422:	19bb      	adds	r3, r7, r6
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	1c19      	adds	r1, r3, #0
 8005428:	1c10      	adds	r0, r2, #0
 800542a:	f7fb fbf1 	bl	8000c10 <__aeabi_fmul>
 800542e:	1c03      	adds	r3, r0, #0
 8005430:	1c19      	adds	r1, r3, #0
 8005432:	1c20      	adds	r0, r4, #0
 8005434:	f7fb f886 	bl	8000544 <__aeabi_fadd>
 8005438:	1c03      	adds	r3, r0, #0
 800543a:	1c1c      	adds	r4, r3, #0
 800543c:	202c      	movs	r0, #44	; 0x2c
 800543e:	183b      	adds	r3, r7, r0
 8005440:	6a1a      	ldr	r2, [r3, #32]
 8005442:	19bb      	adds	r3, r7, r6
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	1c19      	adds	r1, r3, #0
 8005448:	1c10      	adds	r0, r2, #0
 800544a:	f7fb fbe1 	bl	8000c10 <__aeabi_fmul>
 800544e:	1c03      	adds	r3, r0, #0
 8005450:	1c19      	adds	r1, r3, #0
 8005452:	1c20      	adds	r0, r4, #0
 8005454:	f7fb f876 	bl	8000544 <__aeabi_fadd>
 8005458:	1c03      	adds	r3, r0, #0
 800545a:	1c1a      	adds	r2, r3, #0
 800545c:	2308      	movs	r3, #8
 800545e:	18fb      	adds	r3, r7, r3
 8005460:	619a      	str	r2, [r3, #24]
	YawTimesPitch.a32 = Yaw.a31*Pitch.a12 + Yaw.a32*Pitch.a22 + Yaw.a33*Pitch.a32;
 8005462:	202c      	movs	r0, #44	; 0x2c
 8005464:	183b      	adds	r3, r7, r0
 8005466:	699a      	ldr	r2, [r3, #24]
 8005468:	19bb      	adds	r3, r7, r6
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	1c19      	adds	r1, r3, #0
 800546e:	1c10      	adds	r0, r2, #0
 8005470:	f7fb fbce 	bl	8000c10 <__aeabi_fmul>
 8005474:	1c03      	adds	r3, r0, #0
 8005476:	1c1c      	adds	r4, r3, #0
 8005478:	202c      	movs	r0, #44	; 0x2c
 800547a:	183b      	adds	r3, r7, r0
 800547c:	69da      	ldr	r2, [r3, #28]
 800547e:	19bb      	adds	r3, r7, r6
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	1c19      	adds	r1, r3, #0
 8005484:	1c10      	adds	r0, r2, #0
 8005486:	f7fb fbc3 	bl	8000c10 <__aeabi_fmul>
 800548a:	1c03      	adds	r3, r0, #0
 800548c:	1c19      	adds	r1, r3, #0
 800548e:	1c20      	adds	r0, r4, #0
 8005490:	f7fb f858 	bl	8000544 <__aeabi_fadd>
 8005494:	1c03      	adds	r3, r0, #0
 8005496:	1c1c      	adds	r4, r3, #0
 8005498:	202c      	movs	r0, #44	; 0x2c
 800549a:	183b      	adds	r3, r7, r0
 800549c:	6a1a      	ldr	r2, [r3, #32]
 800549e:	19bb      	adds	r3, r7, r6
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	1c19      	adds	r1, r3, #0
 80054a4:	1c10      	adds	r0, r2, #0
 80054a6:	f7fb fbb3 	bl	8000c10 <__aeabi_fmul>
 80054aa:	1c03      	adds	r3, r0, #0
 80054ac:	1c19      	adds	r1, r3, #0
 80054ae:	1c20      	adds	r0, r4, #0
 80054b0:	f7fb f848 	bl	8000544 <__aeabi_fadd>
 80054b4:	1c03      	adds	r3, r0, #0
 80054b6:	1c1a      	adds	r2, r3, #0
 80054b8:	2308      	movs	r3, #8
 80054ba:	18fb      	adds	r3, r7, r3
 80054bc:	61da      	str	r2, [r3, #28]
	YawTimesPitch.a33 = Yaw.a31*Pitch.a13 + Yaw.a32*Pitch.a23 + Yaw.a33*Pitch.a33;
 80054be:	202c      	movs	r0, #44	; 0x2c
 80054c0:	183b      	adds	r3, r7, r0
 80054c2:	699a      	ldr	r2, [r3, #24]
 80054c4:	19bb      	adds	r3, r7, r6
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	1c19      	adds	r1, r3, #0
 80054ca:	1c10      	adds	r0, r2, #0
 80054cc:	f7fb fba0 	bl	8000c10 <__aeabi_fmul>
 80054d0:	1c03      	adds	r3, r0, #0
 80054d2:	1c1c      	adds	r4, r3, #0
 80054d4:	202c      	movs	r0, #44	; 0x2c
 80054d6:	183b      	adds	r3, r7, r0
 80054d8:	69da      	ldr	r2, [r3, #28]
 80054da:	19bb      	adds	r3, r7, r6
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	1c19      	adds	r1, r3, #0
 80054e0:	1c10      	adds	r0, r2, #0
 80054e2:	f7fb fb95 	bl	8000c10 <__aeabi_fmul>
 80054e6:	1c03      	adds	r3, r0, #0
 80054e8:	1c19      	adds	r1, r3, #0
 80054ea:	1c20      	adds	r0, r4, #0
 80054ec:	f7fb f82a 	bl	8000544 <__aeabi_fadd>
 80054f0:	1c03      	adds	r3, r0, #0
 80054f2:	1c1c      	adds	r4, r3, #0
 80054f4:	202c      	movs	r0, #44	; 0x2c
 80054f6:	183b      	adds	r3, r7, r0
 80054f8:	6a1a      	ldr	r2, [r3, #32]
 80054fa:	19bb      	adds	r3, r7, r6
 80054fc:	6a1b      	ldr	r3, [r3, #32]
 80054fe:	1c19      	adds	r1, r3, #0
 8005500:	1c10      	adds	r0, r2, #0
 8005502:	f7fb fb85 	bl	8000c10 <__aeabi_fmul>
 8005506:	1c03      	adds	r3, r0, #0
 8005508:	1c19      	adds	r1, r3, #0
 800550a:	1c20      	adds	r0, r4, #0
 800550c:	f7fb f81a 	bl	8000544 <__aeabi_fadd>
 8005510:	1c03      	adds	r3, r0, #0
 8005512:	1c1a      	adds	r2, r3, #0
 8005514:	2608      	movs	r6, #8
 8005516:	19bb      	adds	r3, r7, r6
 8005518:	621a      	str	r2, [r3, #32]

	RotationMatrix->a11 = YawTimesPitch.a11*Roll.a11 + YawTimesPitch.a12*Roll.a21 + YawTimesPitch.a13*Roll.a31;
 800551a:	19bb      	adds	r3, r7, r6
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	197b      	adds	r3, r7, r5
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	1c19      	adds	r1, r3, #0
 8005524:	1c10      	adds	r0, r2, #0
 8005526:	f7fb fb73 	bl	8000c10 <__aeabi_fmul>
 800552a:	1c03      	adds	r3, r0, #0
 800552c:	1c1c      	adds	r4, r3, #0
 800552e:	19bb      	adds	r3, r7, r6
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	197b      	adds	r3, r7, r5
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	1c19      	adds	r1, r3, #0
 8005538:	1c10      	adds	r0, r2, #0
 800553a:	f7fb fb69 	bl	8000c10 <__aeabi_fmul>
 800553e:	1c03      	adds	r3, r0, #0
 8005540:	1c19      	adds	r1, r3, #0
 8005542:	1c20      	adds	r0, r4, #0
 8005544:	f7fa fffe 	bl	8000544 <__aeabi_fadd>
 8005548:	1c03      	adds	r3, r0, #0
 800554a:	1c1c      	adds	r4, r3, #0
 800554c:	19bb      	adds	r3, r7, r6
 800554e:	689a      	ldr	r2, [r3, #8]
 8005550:	197b      	adds	r3, r7, r5
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	1c19      	adds	r1, r3, #0
 8005556:	1c10      	adds	r0, r2, #0
 8005558:	f7fb fb5a 	bl	8000c10 <__aeabi_fmul>
 800555c:	1c03      	adds	r3, r0, #0
 800555e:	1c19      	adds	r1, r3, #0
 8005560:	1c20      	adds	r0, r4, #0
 8005562:	f7fa ffef 	bl	8000544 <__aeabi_fadd>
 8005566:	1c03      	adds	r3, r0, #0
 8005568:	1c1a      	adds	r2, r3, #0
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	601a      	str	r2, [r3, #0]
	RotationMatrix->a12 = YawTimesPitch.a11*Roll.a12 + YawTimesPitch.a12*Roll.a22 + YawTimesPitch.a13*Roll.a32;
 800556e:	19bb      	adds	r3, r7, r6
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	197b      	adds	r3, r7, r5
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	1c19      	adds	r1, r3, #0
 8005578:	1c10      	adds	r0, r2, #0
 800557a:	f7fb fb49 	bl	8000c10 <__aeabi_fmul>
 800557e:	1c03      	adds	r3, r0, #0
 8005580:	1c1c      	adds	r4, r3, #0
 8005582:	19bb      	adds	r3, r7, r6
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	197b      	adds	r3, r7, r5
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	1c19      	adds	r1, r3, #0
 800558c:	1c10      	adds	r0, r2, #0
 800558e:	f7fb fb3f 	bl	8000c10 <__aeabi_fmul>
 8005592:	1c03      	adds	r3, r0, #0
 8005594:	1c19      	adds	r1, r3, #0
 8005596:	1c20      	adds	r0, r4, #0
 8005598:	f7fa ffd4 	bl	8000544 <__aeabi_fadd>
 800559c:	1c03      	adds	r3, r0, #0
 800559e:	1c1c      	adds	r4, r3, #0
 80055a0:	19bb      	adds	r3, r7, r6
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	197b      	adds	r3, r7, r5
 80055a6:	69db      	ldr	r3, [r3, #28]
 80055a8:	1c19      	adds	r1, r3, #0
 80055aa:	1c10      	adds	r0, r2, #0
 80055ac:	f7fb fb30 	bl	8000c10 <__aeabi_fmul>
 80055b0:	1c03      	adds	r3, r0, #0
 80055b2:	1c19      	adds	r1, r3, #0
 80055b4:	1c20      	adds	r0, r4, #0
 80055b6:	f7fa ffc5 	bl	8000544 <__aeabi_fadd>
 80055ba:	1c03      	adds	r3, r0, #0
 80055bc:	1c1a      	adds	r2, r3, #0
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	605a      	str	r2, [r3, #4]
	RotationMatrix->a13 = YawTimesPitch.a11*Roll.a13 + YawTimesPitch.a12*Roll.a23 + YawTimesPitch.a13*Roll.a33;
 80055c2:	19bb      	adds	r3, r7, r6
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	197b      	adds	r3, r7, r5
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	1c19      	adds	r1, r3, #0
 80055cc:	1c10      	adds	r0, r2, #0
 80055ce:	f7fb fb1f 	bl	8000c10 <__aeabi_fmul>
 80055d2:	1c03      	adds	r3, r0, #0
 80055d4:	1c1c      	adds	r4, r3, #0
 80055d6:	19bb      	adds	r3, r7, r6
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	197b      	adds	r3, r7, r5
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	1c19      	adds	r1, r3, #0
 80055e0:	1c10      	adds	r0, r2, #0
 80055e2:	f7fb fb15 	bl	8000c10 <__aeabi_fmul>
 80055e6:	1c03      	adds	r3, r0, #0
 80055e8:	1c19      	adds	r1, r3, #0
 80055ea:	1c20      	adds	r0, r4, #0
 80055ec:	f7fa ffaa 	bl	8000544 <__aeabi_fadd>
 80055f0:	1c03      	adds	r3, r0, #0
 80055f2:	1c1c      	adds	r4, r3, #0
 80055f4:	19bb      	adds	r3, r7, r6
 80055f6:	689a      	ldr	r2, [r3, #8]
 80055f8:	197b      	adds	r3, r7, r5
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	1c19      	adds	r1, r3, #0
 80055fe:	1c10      	adds	r0, r2, #0
 8005600:	f7fb fb06 	bl	8000c10 <__aeabi_fmul>
 8005604:	1c03      	adds	r3, r0, #0
 8005606:	1c19      	adds	r1, r3, #0
 8005608:	1c20      	adds	r0, r4, #0
 800560a:	f7fa ff9b 	bl	8000544 <__aeabi_fadd>
 800560e:	1c03      	adds	r3, r0, #0
 8005610:	1c1a      	adds	r2, r3, #0
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	609a      	str	r2, [r3, #8]
	RotationMatrix->a21 = YawTimesPitch.a21*Roll.a11 + YawTimesPitch.a22*Roll.a21 + YawTimesPitch.a23*Roll.a31;
 8005616:	19bb      	adds	r3, r7, r6
 8005618:	68da      	ldr	r2, [r3, #12]
 800561a:	197b      	adds	r3, r7, r5
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	1c19      	adds	r1, r3, #0
 8005620:	1c10      	adds	r0, r2, #0
 8005622:	f7fb faf5 	bl	8000c10 <__aeabi_fmul>
 8005626:	1c03      	adds	r3, r0, #0
 8005628:	1c1c      	adds	r4, r3, #0
 800562a:	19bb      	adds	r3, r7, r6
 800562c:	691a      	ldr	r2, [r3, #16]
 800562e:	197b      	adds	r3, r7, r5
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	1c19      	adds	r1, r3, #0
 8005634:	1c10      	adds	r0, r2, #0
 8005636:	f7fb faeb 	bl	8000c10 <__aeabi_fmul>
 800563a:	1c03      	adds	r3, r0, #0
 800563c:	1c19      	adds	r1, r3, #0
 800563e:	1c20      	adds	r0, r4, #0
 8005640:	f7fa ff80 	bl	8000544 <__aeabi_fadd>
 8005644:	1c03      	adds	r3, r0, #0
 8005646:	1c1c      	adds	r4, r3, #0
 8005648:	19bb      	adds	r3, r7, r6
 800564a:	695a      	ldr	r2, [r3, #20]
 800564c:	197b      	adds	r3, r7, r5
 800564e:	699b      	ldr	r3, [r3, #24]
 8005650:	1c19      	adds	r1, r3, #0
 8005652:	1c10      	adds	r0, r2, #0
 8005654:	f7fb fadc 	bl	8000c10 <__aeabi_fmul>
 8005658:	1c03      	adds	r3, r0, #0
 800565a:	1c19      	adds	r1, r3, #0
 800565c:	1c20      	adds	r0, r4, #0
 800565e:	f7fa ff71 	bl	8000544 <__aeabi_fadd>
 8005662:	1c03      	adds	r3, r0, #0
 8005664:	1c1a      	adds	r2, r3, #0
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	60da      	str	r2, [r3, #12]
	RotationMatrix->a22 = YawTimesPitch.a21*Roll.a12 + YawTimesPitch.a22*Roll.a22 + YawTimesPitch.a23*Roll.a32;
 800566a:	19bb      	adds	r3, r7, r6
 800566c:	68da      	ldr	r2, [r3, #12]
 800566e:	197b      	adds	r3, r7, r5
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	1c19      	adds	r1, r3, #0
 8005674:	1c10      	adds	r0, r2, #0
 8005676:	f7fb facb 	bl	8000c10 <__aeabi_fmul>
 800567a:	1c03      	adds	r3, r0, #0
 800567c:	1c1c      	adds	r4, r3, #0
 800567e:	19bb      	adds	r3, r7, r6
 8005680:	691a      	ldr	r2, [r3, #16]
 8005682:	197b      	adds	r3, r7, r5
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	1c19      	adds	r1, r3, #0
 8005688:	1c10      	adds	r0, r2, #0
 800568a:	f7fb fac1 	bl	8000c10 <__aeabi_fmul>
 800568e:	1c03      	adds	r3, r0, #0
 8005690:	1c19      	adds	r1, r3, #0
 8005692:	1c20      	adds	r0, r4, #0
 8005694:	f7fa ff56 	bl	8000544 <__aeabi_fadd>
 8005698:	1c03      	adds	r3, r0, #0
 800569a:	1c1c      	adds	r4, r3, #0
 800569c:	19bb      	adds	r3, r7, r6
 800569e:	695a      	ldr	r2, [r3, #20]
 80056a0:	197b      	adds	r3, r7, r5
 80056a2:	69db      	ldr	r3, [r3, #28]
 80056a4:	1c19      	adds	r1, r3, #0
 80056a6:	1c10      	adds	r0, r2, #0
 80056a8:	f7fb fab2 	bl	8000c10 <__aeabi_fmul>
 80056ac:	1c03      	adds	r3, r0, #0
 80056ae:	1c19      	adds	r1, r3, #0
 80056b0:	1c20      	adds	r0, r4, #0
 80056b2:	f7fa ff47 	bl	8000544 <__aeabi_fadd>
 80056b6:	1c03      	adds	r3, r0, #0
 80056b8:	1c1a      	adds	r2, r3, #0
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	611a      	str	r2, [r3, #16]
	RotationMatrix->a23 = YawTimesPitch.a21*Roll.a13 + YawTimesPitch.a22*Roll.a23 + YawTimesPitch.a23*Roll.a33;
 80056be:	19bb      	adds	r3, r7, r6
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	197b      	adds	r3, r7, r5
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	1c19      	adds	r1, r3, #0
 80056c8:	1c10      	adds	r0, r2, #0
 80056ca:	f7fb faa1 	bl	8000c10 <__aeabi_fmul>
 80056ce:	1c03      	adds	r3, r0, #0
 80056d0:	1c1c      	adds	r4, r3, #0
 80056d2:	19bb      	adds	r3, r7, r6
 80056d4:	691a      	ldr	r2, [r3, #16]
 80056d6:	197b      	adds	r3, r7, r5
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	1c19      	adds	r1, r3, #0
 80056dc:	1c10      	adds	r0, r2, #0
 80056de:	f7fb fa97 	bl	8000c10 <__aeabi_fmul>
 80056e2:	1c03      	adds	r3, r0, #0
 80056e4:	1c19      	adds	r1, r3, #0
 80056e6:	1c20      	adds	r0, r4, #0
 80056e8:	f7fa ff2c 	bl	8000544 <__aeabi_fadd>
 80056ec:	1c03      	adds	r3, r0, #0
 80056ee:	1c1c      	adds	r4, r3, #0
 80056f0:	19bb      	adds	r3, r7, r6
 80056f2:	695a      	ldr	r2, [r3, #20]
 80056f4:	197b      	adds	r3, r7, r5
 80056f6:	6a1b      	ldr	r3, [r3, #32]
 80056f8:	1c19      	adds	r1, r3, #0
 80056fa:	1c10      	adds	r0, r2, #0
 80056fc:	f7fb fa88 	bl	8000c10 <__aeabi_fmul>
 8005700:	1c03      	adds	r3, r0, #0
 8005702:	1c19      	adds	r1, r3, #0
 8005704:	1c20      	adds	r0, r4, #0
 8005706:	f7fa ff1d 	bl	8000544 <__aeabi_fadd>
 800570a:	1c03      	adds	r3, r0, #0
 800570c:	1c1a      	adds	r2, r3, #0
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	615a      	str	r2, [r3, #20]
	RotationMatrix->a31 = YawTimesPitch.a31*Roll.a11 + YawTimesPitch.a32*Roll.a21 + YawTimesPitch.a33*Roll.a31;
 8005712:	19bb      	adds	r3, r7, r6
 8005714:	699a      	ldr	r2, [r3, #24]
 8005716:	197b      	adds	r3, r7, r5
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	1c19      	adds	r1, r3, #0
 800571c:	1c10      	adds	r0, r2, #0
 800571e:	f7fb fa77 	bl	8000c10 <__aeabi_fmul>
 8005722:	1c03      	adds	r3, r0, #0
 8005724:	1c1c      	adds	r4, r3, #0
 8005726:	19bb      	adds	r3, r7, r6
 8005728:	69da      	ldr	r2, [r3, #28]
 800572a:	197b      	adds	r3, r7, r5
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	1c19      	adds	r1, r3, #0
 8005730:	1c10      	adds	r0, r2, #0
 8005732:	f7fb fa6d 	bl	8000c10 <__aeabi_fmul>
 8005736:	1c03      	adds	r3, r0, #0
 8005738:	1c19      	adds	r1, r3, #0
 800573a:	1c20      	adds	r0, r4, #0
 800573c:	f7fa ff02 	bl	8000544 <__aeabi_fadd>
 8005740:	1c03      	adds	r3, r0, #0
 8005742:	1c1c      	adds	r4, r3, #0
 8005744:	19bb      	adds	r3, r7, r6
 8005746:	6a1a      	ldr	r2, [r3, #32]
 8005748:	197b      	adds	r3, r7, r5
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	1c19      	adds	r1, r3, #0
 800574e:	1c10      	adds	r0, r2, #0
 8005750:	f7fb fa5e 	bl	8000c10 <__aeabi_fmul>
 8005754:	1c03      	adds	r3, r0, #0
 8005756:	1c19      	adds	r1, r3, #0
 8005758:	1c20      	adds	r0, r4, #0
 800575a:	f7fa fef3 	bl	8000544 <__aeabi_fadd>
 800575e:	1c03      	adds	r3, r0, #0
 8005760:	1c1a      	adds	r2, r3, #0
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	619a      	str	r2, [r3, #24]
	RotationMatrix->a32 = YawTimesPitch.a31*Roll.a12 + YawTimesPitch.a32*Roll.a22 + YawTimesPitch.a33*Roll.a32;
 8005766:	19bb      	adds	r3, r7, r6
 8005768:	699a      	ldr	r2, [r3, #24]
 800576a:	197b      	adds	r3, r7, r5
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	1c19      	adds	r1, r3, #0
 8005770:	1c10      	adds	r0, r2, #0
 8005772:	f7fb fa4d 	bl	8000c10 <__aeabi_fmul>
 8005776:	1c03      	adds	r3, r0, #0
 8005778:	1c1c      	adds	r4, r3, #0
 800577a:	19bb      	adds	r3, r7, r6
 800577c:	69da      	ldr	r2, [r3, #28]
 800577e:	197b      	adds	r3, r7, r5
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	1c19      	adds	r1, r3, #0
 8005784:	1c10      	adds	r0, r2, #0
 8005786:	f7fb fa43 	bl	8000c10 <__aeabi_fmul>
 800578a:	1c03      	adds	r3, r0, #0
 800578c:	1c19      	adds	r1, r3, #0
 800578e:	1c20      	adds	r0, r4, #0
 8005790:	f7fa fed8 	bl	8000544 <__aeabi_fadd>
 8005794:	1c03      	adds	r3, r0, #0
 8005796:	1c1c      	adds	r4, r3, #0
 8005798:	19bb      	adds	r3, r7, r6
 800579a:	6a1a      	ldr	r2, [r3, #32]
 800579c:	197b      	adds	r3, r7, r5
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	1c19      	adds	r1, r3, #0
 80057a2:	1c10      	adds	r0, r2, #0
 80057a4:	f7fb fa34 	bl	8000c10 <__aeabi_fmul>
 80057a8:	1c03      	adds	r3, r0, #0
 80057aa:	1c19      	adds	r1, r3, #0
 80057ac:	1c20      	adds	r0, r4, #0
 80057ae:	f7fa fec9 	bl	8000544 <__aeabi_fadd>
 80057b2:	1c03      	adds	r3, r0, #0
 80057b4:	1c1a      	adds	r2, r3, #0
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	61da      	str	r2, [r3, #28]
	RotationMatrix->a33 = YawTimesPitch.a31*Roll.a13 + YawTimesPitch.a32*Roll.a23 + YawTimesPitch.a33*Roll.a33;
 80057ba:	19bb      	adds	r3, r7, r6
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	197b      	adds	r3, r7, r5
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	1c19      	adds	r1, r3, #0
 80057c4:	1c10      	adds	r0, r2, #0
 80057c6:	f7fb fa23 	bl	8000c10 <__aeabi_fmul>
 80057ca:	1c03      	adds	r3, r0, #0
 80057cc:	1c1c      	adds	r4, r3, #0
 80057ce:	19bb      	adds	r3, r7, r6
 80057d0:	69da      	ldr	r2, [r3, #28]
 80057d2:	197b      	adds	r3, r7, r5
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	1c19      	adds	r1, r3, #0
 80057d8:	1c10      	adds	r0, r2, #0
 80057da:	f7fb fa19 	bl	8000c10 <__aeabi_fmul>
 80057de:	1c03      	adds	r3, r0, #0
 80057e0:	1c19      	adds	r1, r3, #0
 80057e2:	1c20      	adds	r0, r4, #0
 80057e4:	f7fa feae 	bl	8000544 <__aeabi_fadd>
 80057e8:	1c03      	adds	r3, r0, #0
 80057ea:	1c1c      	adds	r4, r3, #0
 80057ec:	19bb      	adds	r3, r7, r6
 80057ee:	6a1a      	ldr	r2, [r3, #32]
 80057f0:	197b      	adds	r3, r7, r5
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	1c19      	adds	r1, r3, #0
 80057f6:	1c10      	adds	r0, r2, #0
 80057f8:	f7fb fa0a 	bl	8000c10 <__aeabi_fmul>
 80057fc:	1c03      	adds	r3, r0, #0
 80057fe:	1c19      	adds	r1, r3, #0
 8005800:	1c20      	adds	r0, r4, #0
 8005802:	f7fa fe9f 	bl	8000544 <__aeabi_fadd>
 8005806:	1c03      	adds	r3, r0, #0
 8005808:	1c1a      	adds	r2, r3, #0
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	621a      	str	r2, [r3, #32]
}
 800580e:	46c0      	nop			; (mov r8, r8)
 8005810:	46bd      	mov	sp, r7
 8005812:	b027      	add	sp, #156	; 0x9c
 8005814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005816:	46c0      	nop			; (mov r8, r8)

08005818 <CalculateAccelerometerInEarthFrame>:

void CalculateAccelerometerInEarthFrame(struct matrix *RotationMatrix, float* accel_data, float* new_data){
 8005818:	b5b0      	push	{r4, r5, r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	607a      	str	r2, [r7, #4]
	new_data[0] = accel_data[0]*RotationMatrix->a11 + accel_data[1]*RotationMatrix->a12 + accel_data[2]*RotationMatrix->a13;
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	1c19      	adds	r1, r3, #0
 800582e:	1c10      	adds	r0, r2, #0
 8005830:	f7fb f9ee 	bl	8000c10 <__aeabi_fmul>
 8005834:	1c03      	adds	r3, r0, #0
 8005836:	1c1c      	adds	r4, r3, #0
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	3304      	adds	r3, #4
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	1c19      	adds	r1, r3, #0
 8005844:	1c10      	adds	r0, r2, #0
 8005846:	f7fb f9e3 	bl	8000c10 <__aeabi_fmul>
 800584a:	1c03      	adds	r3, r0, #0
 800584c:	1c19      	adds	r1, r3, #0
 800584e:	1c20      	adds	r0, r4, #0
 8005850:	f7fa fe78 	bl	8000544 <__aeabi_fadd>
 8005854:	1c03      	adds	r3, r0, #0
 8005856:	1c1c      	adds	r4, r3, #0
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	3308      	adds	r3, #8
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	1c19      	adds	r1, r3, #0
 8005864:	1c10      	adds	r0, r2, #0
 8005866:	f7fb f9d3 	bl	8000c10 <__aeabi_fmul>
 800586a:	1c03      	adds	r3, r0, #0
 800586c:	1c19      	adds	r1, r3, #0
 800586e:	1c20      	adds	r0, r4, #0
 8005870:	f7fa fe68 	bl	8000544 <__aeabi_fadd>
 8005874:	1c03      	adds	r3, r0, #0
 8005876:	1c1a      	adds	r2, r3, #0
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	601a      	str	r2, [r3, #0]
	new_data[1] = accel_data[0]*RotationMatrix->a21 + accel_data[1]*RotationMatrix->a22 + accel_data[2]*RotationMatrix->a23;
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	1c19      	adds	r1, r3, #0
 8005886:	1c10      	adds	r0, r2, #0
 8005888:	f7fb f9c2 	bl	8000c10 <__aeabi_fmul>
 800588c:	1c03      	adds	r3, r0, #0
 800588e:	1c1c      	adds	r4, r3, #0
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	3304      	adds	r3, #4
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	1c19      	adds	r1, r3, #0
 800589c:	1c10      	adds	r0, r2, #0
 800589e:	f7fb f9b7 	bl	8000c10 <__aeabi_fmul>
 80058a2:	1c03      	adds	r3, r0, #0
 80058a4:	1c19      	adds	r1, r3, #0
 80058a6:	1c20      	adds	r0, r4, #0
 80058a8:	f7fa fe4c 	bl	8000544 <__aeabi_fadd>
 80058ac:	1c03      	adds	r3, r0, #0
 80058ae:	1c1d      	adds	r5, r3, #0
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	3308      	adds	r3, #8
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	1c19      	adds	r1, r3, #0
 80058bc:	1c10      	adds	r0, r2, #0
 80058be:	f7fb f9a7 	bl	8000c10 <__aeabi_fmul>
 80058c2:	1c03      	adds	r3, r0, #0
 80058c4:	1c1a      	adds	r2, r3, #0
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	1d1c      	adds	r4, r3, #4
 80058ca:	1c11      	adds	r1, r2, #0
 80058cc:	1c28      	adds	r0, r5, #0
 80058ce:	f7fa fe39 	bl	8000544 <__aeabi_fadd>
 80058d2:	1c03      	adds	r3, r0, #0
 80058d4:	6023      	str	r3, [r4, #0]
	new_data[2] = accel_data[0]*RotationMatrix->a31 + accel_data[1]*RotationMatrix->a32 + accel_data[2]*RotationMatrix->a33;
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	1c19      	adds	r1, r3, #0
 80058e0:	1c10      	adds	r0, r2, #0
 80058e2:	f7fb f995 	bl	8000c10 <__aeabi_fmul>
 80058e6:	1c03      	adds	r3, r0, #0
 80058e8:	1c1c      	adds	r4, r3, #0
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	3304      	adds	r3, #4
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	1c19      	adds	r1, r3, #0
 80058f6:	1c10      	adds	r0, r2, #0
 80058f8:	f7fb f98a 	bl	8000c10 <__aeabi_fmul>
 80058fc:	1c03      	adds	r3, r0, #0
 80058fe:	1c19      	adds	r1, r3, #0
 8005900:	1c20      	adds	r0, r4, #0
 8005902:	f7fa fe1f 	bl	8000544 <__aeabi_fadd>
 8005906:	1c03      	adds	r3, r0, #0
 8005908:	1c1d      	adds	r5, r3, #0
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	3308      	adds	r3, #8
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6a1b      	ldr	r3, [r3, #32]
 8005914:	1c19      	adds	r1, r3, #0
 8005916:	1c10      	adds	r0, r2, #0
 8005918:	f7fb f97a 	bl	8000c10 <__aeabi_fmul>
 800591c:	1c03      	adds	r3, r0, #0
 800591e:	1c1a      	adds	r2, r3, #0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	3308      	adds	r3, #8
 8005924:	001c      	movs	r4, r3
 8005926:	1c11      	adds	r1, r2, #0
 8005928:	1c28      	adds	r0, r5, #0
 800592a:	f7fa fe0b 	bl	8000544 <__aeabi_fadd>
 800592e:	1c03      	adds	r3, r0, #0
 8005930:	6023      	str	r3, [r4, #0]

	float norm = 1.0 / sqrt(new_data[0]*new_data[0] + new_data[1]*new_data[1] + new_data[2]*new_data[2]);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	1c19      	adds	r1, r3, #0
 800593c:	1c10      	adds	r0, r2, #0
 800593e:	f7fb f967 	bl	8000c10 <__aeabi_fmul>
 8005942:	1c03      	adds	r3, r0, #0
 8005944:	1c1c      	adds	r4, r3, #0
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	3304      	adds	r3, #4
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	3304      	adds	r3, #4
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	1c19      	adds	r1, r3, #0
 8005954:	1c10      	adds	r0, r2, #0
 8005956:	f7fb f95b 	bl	8000c10 <__aeabi_fmul>
 800595a:	1c03      	adds	r3, r0, #0
 800595c:	1c19      	adds	r1, r3, #0
 800595e:	1c20      	adds	r0, r4, #0
 8005960:	f7fa fdf0 	bl	8000544 <__aeabi_fadd>
 8005964:	1c03      	adds	r3, r0, #0
 8005966:	1c1c      	adds	r4, r3, #0
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	3308      	adds	r3, #8
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	3308      	adds	r3, #8
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	1c19      	adds	r1, r3, #0
 8005976:	1c10      	adds	r0, r2, #0
 8005978:	f7fb f94a 	bl	8000c10 <__aeabi_fmul>
 800597c:	1c03      	adds	r3, r0, #0
 800597e:	1c19      	adds	r1, r3, #0
 8005980:	1c20      	adds	r0, r4, #0
 8005982:	f7fa fddf 	bl	8000544 <__aeabi_fadd>
 8005986:	1c03      	adds	r3, r0, #0
 8005988:	1c18      	adds	r0, r3, #0
 800598a:	f7fd faa1 	bl	8002ed0 <__aeabi_f2d>
 800598e:	0002      	movs	r2, r0
 8005990:	000b      	movs	r3, r1
 8005992:	0010      	movs	r0, r2
 8005994:	0019      	movs	r1, r3
 8005996:	f008 f845 	bl	800da24 <sqrt>
 800599a:	0002      	movs	r2, r0
 800599c:	000b      	movs	r3, r1
 800599e:	2000      	movs	r0, #0
 80059a0:	4917      	ldr	r1, [pc, #92]	; (8005a00 <CalculateAccelerometerInEarthFrame+0x1e8>)
 80059a2:	f7fb ffe7 	bl	8001974 <__aeabi_ddiv>
 80059a6:	0002      	movs	r2, r0
 80059a8:	000b      	movs	r3, r1
 80059aa:	0010      	movs	r0, r2
 80059ac:	0019      	movs	r1, r3
 80059ae:	f7fd fad7 	bl	8002f60 <__aeabi_d2f>
 80059b2:	1c03      	adds	r3, r0, #0
 80059b4:	617b      	str	r3, [r7, #20]
	new_data[0] *= norm;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	6979      	ldr	r1, [r7, #20]
 80059bc:	1c18      	adds	r0, r3, #0
 80059be:	f7fb f927 	bl	8000c10 <__aeabi_fmul>
 80059c2:	1c03      	adds	r3, r0, #0
 80059c4:	1c1a      	adds	r2, r3, #0
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	601a      	str	r2, [r3, #0]
	new_data[1] *= norm;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	3304      	adds	r3, #4
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	1d1c      	adds	r4, r3, #4
 80059d4:	6979      	ldr	r1, [r7, #20]
 80059d6:	1c10      	adds	r0, r2, #0
 80059d8:	f7fb f91a 	bl	8000c10 <__aeabi_fmul>
 80059dc:	1c03      	adds	r3, r0, #0
 80059de:	6023      	str	r3, [r4, #0]
	new_data[2] *= norm;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	3308      	adds	r3, #8
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	3308      	adds	r3, #8
 80059ea:	001c      	movs	r4, r3
 80059ec:	6979      	ldr	r1, [r7, #20]
 80059ee:	1c10      	adds	r0, r2, #0
 80059f0:	f7fb f90e 	bl	8000c10 <__aeabi_fmul>
 80059f4:	1c03      	adds	r3, r0, #0
 80059f6:	6023      	str	r3, [r4, #0]
}
 80059f8:	46c0      	nop			; (mov r8, r8)
 80059fa:	46bd      	mov	sp, r7
 80059fc:	b006      	add	sp, #24
 80059fe:	bdb0      	pop	{r4, r5, r7, pc}
 8005a00:	3ff00000 	.word	0x3ff00000

08005a04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a06:	4cfe      	ldr	r4, [pc, #1016]	; (8005e00 <main+0x3fc>)
 8005a08:	44a5      	add	sp, r4
 8005a0a:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005a0c:	f001 fc3a 	bl	8007284 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005a10:	f000 ff12 	bl	8006838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
	MX_GPIO_Init();
 8005a14:	f001 f8bc 	bl	8006b90 <MX_GPIO_Init>
	MX_SPI1_Init();
 8005a18:	f000 ffc8 	bl	80069ac <MX_SPI1_Init>
	MX_USART2_UART_Init();
 8005a1c:	f001 f86a 	bl	8006af4 <MX_USART2_UART_Init>
	MX_RTC_Init();
 8005a20:	f000 ff96 	bl	8006950 <MX_RTC_Init>
	MX_TIM16_Init();
 8005a24:	f001 f83e 	bl	8006aa4 <MX_TIM16_Init>
	MX_I2C1_Init();
 8005a28:	f000 ff52 	bl	80068d0 <MX_I2C1_Init>
	MX_SPI2_Init();
 8005a2c:	f000 fffc 	bl	8006a28 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

	ICM_Initialize(&hspi1, &huart2, IMU_MOVABLE);
 8005a30:	49f4      	ldr	r1, [pc, #976]	; (8005e04 <main+0x400>)
 8005a32:	4bf5      	ldr	r3, [pc, #980]	; (8005e08 <main+0x404>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	0018      	movs	r0, r3
 8005a38:	f7fd fc4e 	bl	80032d8 <ICM_Initialize>
	ICM_Initialize(&hspi2, &huart2, IMU_FIXED);
 8005a3c:	49f1      	ldr	r1, [pc, #964]	; (8005e04 <main+0x400>)
 8005a3e:	4bf3      	ldr	r3, [pc, #972]	; (8005e0c <main+0x408>)
 8005a40:	2201      	movs	r2, #1
 8005a42:	0018      	movs	r0, r3
 8005a44:	f7fd fc48 	bl	80032d8 <ICM_Initialize>

	char uart_buffer[200];

	float accel_data_zero[3] = {0,0,0};
 8005a48:	21b8      	movs	r1, #184	; 0xb8
 8005a4a:	0049      	lsls	r1, r1, #1
 8005a4c:	187b      	adds	r3, r7, r1
 8005a4e:	2200      	movs	r2, #0
 8005a50:	601a      	str	r2, [r3, #0]
 8005a52:	187b      	adds	r3, r7, r1
 8005a54:	2200      	movs	r2, #0
 8005a56:	605a      	str	r2, [r3, #4]
 8005a58:	187b      	adds	r3, r7, r1
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	609a      	str	r2, [r3, #8]
	float accel_data_one[3] = {0,0,0};
 8005a5e:	4bec      	ldr	r3, [pc, #944]	; (8005e10 <main+0x40c>)
 8005a60:	229a      	movs	r2, #154	; 0x9a
 8005a62:	0092      	lsls	r2, r2, #2
 8005a64:	4694      	mov	ip, r2
 8005a66:	44bc      	add	ip, r7
 8005a68:	4463      	add	r3, ip
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	4be8      	ldr	r3, [pc, #928]	; (8005e10 <main+0x40c>)
 8005a70:	229a      	movs	r2, #154	; 0x9a
 8005a72:	0092      	lsls	r2, r2, #2
 8005a74:	4694      	mov	ip, r2
 8005a76:	44bc      	add	ip, r7
 8005a78:	4463      	add	r3, ip
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	605a      	str	r2, [r3, #4]
 8005a7e:	4be4      	ldr	r3, [pc, #912]	; (8005e10 <main+0x40c>)
 8005a80:	229a      	movs	r2, #154	; 0x9a
 8005a82:	0092      	lsls	r2, r2, #2
 8005a84:	4694      	mov	ip, r2
 8005a86:	44bc      	add	ip, r7
 8005a88:	4463      	add	r3, ip
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	609a      	str	r2, [r3, #8]
	float gyro_data_zero[3] = {0,0,0};
 8005a8e:	4be1      	ldr	r3, [pc, #900]	; (8005e14 <main+0x410>)
 8005a90:	229a      	movs	r2, #154	; 0x9a
 8005a92:	0092      	lsls	r2, r2, #2
 8005a94:	4694      	mov	ip, r2
 8005a96:	44bc      	add	ip, r7
 8005a98:	4463      	add	r3, ip
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	601a      	str	r2, [r3, #0]
 8005a9e:	4bdd      	ldr	r3, [pc, #884]	; (8005e14 <main+0x410>)
 8005aa0:	229a      	movs	r2, #154	; 0x9a
 8005aa2:	0092      	lsls	r2, r2, #2
 8005aa4:	4694      	mov	ip, r2
 8005aa6:	44bc      	add	ip, r7
 8005aa8:	4463      	add	r3, ip
 8005aaa:	2200      	movs	r2, #0
 8005aac:	605a      	str	r2, [r3, #4]
 8005aae:	4bd9      	ldr	r3, [pc, #868]	; (8005e14 <main+0x410>)
 8005ab0:	229a      	movs	r2, #154	; 0x9a
 8005ab2:	0092      	lsls	r2, r2, #2
 8005ab4:	4694      	mov	ip, r2
 8005ab6:	44bc      	add	ip, r7
 8005ab8:	4463      	add	r3, ip
 8005aba:	2200      	movs	r2, #0
 8005abc:	609a      	str	r2, [r3, #8]
	float gyro_data_one[3] = {0,0,0};
 8005abe:	4bd6      	ldr	r3, [pc, #856]	; (8005e18 <main+0x414>)
 8005ac0:	229a      	movs	r2, #154	; 0x9a
 8005ac2:	0092      	lsls	r2, r2, #2
 8005ac4:	4694      	mov	ip, r2
 8005ac6:	44bc      	add	ip, r7
 8005ac8:	4463      	add	r3, ip
 8005aca:	2200      	movs	r2, #0
 8005acc:	601a      	str	r2, [r3, #0]
 8005ace:	4bd2      	ldr	r3, [pc, #840]	; (8005e18 <main+0x414>)
 8005ad0:	229a      	movs	r2, #154	; 0x9a
 8005ad2:	0092      	lsls	r2, r2, #2
 8005ad4:	4694      	mov	ip, r2
 8005ad6:	44bc      	add	ip, r7
 8005ad8:	4463      	add	r3, ip
 8005ada:	2200      	movs	r2, #0
 8005adc:	605a      	str	r2, [r3, #4]
 8005ade:	4bce      	ldr	r3, [pc, #824]	; (8005e18 <main+0x414>)
 8005ae0:	229a      	movs	r2, #154	; 0x9a
 8005ae2:	0092      	lsls	r2, r2, #2
 8005ae4:	4694      	mov	ip, r2
 8005ae6:	44bc      	add	ip, r7
 8005ae8:	4463      	add	r3, ip
 8005aea:	2200      	movs	r2, #0
 8005aec:	609a      	str	r2, [r3, #8]
	float accel_data_earthframe_0[3] = {0,0,0};
 8005aee:	4bcb      	ldr	r3, [pc, #812]	; (8005e1c <main+0x418>)
 8005af0:	229a      	movs	r2, #154	; 0x9a
 8005af2:	0092      	lsls	r2, r2, #2
 8005af4:	4694      	mov	ip, r2
 8005af6:	44bc      	add	ip, r7
 8005af8:	4463      	add	r3, ip
 8005afa:	2200      	movs	r2, #0
 8005afc:	601a      	str	r2, [r3, #0]
 8005afe:	4bc7      	ldr	r3, [pc, #796]	; (8005e1c <main+0x418>)
 8005b00:	229a      	movs	r2, #154	; 0x9a
 8005b02:	0092      	lsls	r2, r2, #2
 8005b04:	4694      	mov	ip, r2
 8005b06:	44bc      	add	ip, r7
 8005b08:	4463      	add	r3, ip
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	605a      	str	r2, [r3, #4]
 8005b0e:	4bc3      	ldr	r3, [pc, #780]	; (8005e1c <main+0x418>)
 8005b10:	229a      	movs	r2, #154	; 0x9a
 8005b12:	0092      	lsls	r2, r2, #2
 8005b14:	4694      	mov	ip, r2
 8005b16:	44bc      	add	ip, r7
 8005b18:	4463      	add	r3, ip
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	609a      	str	r2, [r3, #8]
	float accel_data_earthframe_1[3] = {0,0,0};
 8005b1e:	4bc0      	ldr	r3, [pc, #768]	; (8005e20 <main+0x41c>)
 8005b20:	229a      	movs	r2, #154	; 0x9a
 8005b22:	0092      	lsls	r2, r2, #2
 8005b24:	4694      	mov	ip, r2
 8005b26:	44bc      	add	ip, r7
 8005b28:	4463      	add	r3, ip
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	601a      	str	r2, [r3, #0]
 8005b2e:	4bbc      	ldr	r3, [pc, #752]	; (8005e20 <main+0x41c>)
 8005b30:	229a      	movs	r2, #154	; 0x9a
 8005b32:	0092      	lsls	r2, r2, #2
 8005b34:	4694      	mov	ip, r2
 8005b36:	44bc      	add	ip, r7
 8005b38:	4463      	add	r3, ip
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	605a      	str	r2, [r3, #4]
 8005b3e:	4bb8      	ldr	r3, [pc, #736]	; (8005e20 <main+0x41c>)
 8005b40:	229a      	movs	r2, #154	; 0x9a
 8005b42:	0092      	lsls	r2, r2, #2
 8005b44:	4694      	mov	ip, r2
 8005b46:	44bc      	add	ip, r7
 8005b48:	4463      	add	r3, ip
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	609a      	str	r2, [r3, #8]
	float gyro_bias_0[3] = {0,0,0};
 8005b4e:	4bb5      	ldr	r3, [pc, #724]	; (8005e24 <main+0x420>)
 8005b50:	229a      	movs	r2, #154	; 0x9a
 8005b52:	0092      	lsls	r2, r2, #2
 8005b54:	4694      	mov	ip, r2
 8005b56:	44bc      	add	ip, r7
 8005b58:	4463      	add	r3, ip
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	4bb1      	ldr	r3, [pc, #708]	; (8005e24 <main+0x420>)
 8005b60:	229a      	movs	r2, #154	; 0x9a
 8005b62:	0092      	lsls	r2, r2, #2
 8005b64:	4694      	mov	ip, r2
 8005b66:	44bc      	add	ip, r7
 8005b68:	4463      	add	r3, ip
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	605a      	str	r2, [r3, #4]
 8005b6e:	4bad      	ldr	r3, [pc, #692]	; (8005e24 <main+0x420>)
 8005b70:	229a      	movs	r2, #154	; 0x9a
 8005b72:	0092      	lsls	r2, r2, #2
 8005b74:	4694      	mov	ip, r2
 8005b76:	44bc      	add	ip, r7
 8005b78:	4463      	add	r3, ip
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	609a      	str	r2, [r3, #8]
	float gyro_bias_1[3] = {0,0,0};
 8005b7e:	4baa      	ldr	r3, [pc, #680]	; (8005e28 <main+0x424>)
 8005b80:	229a      	movs	r2, #154	; 0x9a
 8005b82:	0092      	lsls	r2, r2, #2
 8005b84:	4694      	mov	ip, r2
 8005b86:	44bc      	add	ip, r7
 8005b88:	4463      	add	r3, ip
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	601a      	str	r2, [r3, #0]
 8005b8e:	4ba6      	ldr	r3, [pc, #664]	; (8005e28 <main+0x424>)
 8005b90:	229a      	movs	r2, #154	; 0x9a
 8005b92:	0092      	lsls	r2, r2, #2
 8005b94:	4694      	mov	ip, r2
 8005b96:	44bc      	add	ip, r7
 8005b98:	4463      	add	r3, ip
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	605a      	str	r2, [r3, #4]
 8005b9e:	4ba2      	ldr	r3, [pc, #648]	; (8005e28 <main+0x424>)
 8005ba0:	229a      	movs	r2, #154	; 0x9a
 8005ba2:	0092      	lsls	r2, r2, #2
 8005ba4:	4694      	mov	ip, r2
 8005ba6:	44bc      	add	ip, r7
 8005ba8:	4463      	add	r3, ip
 8005baa:	2200      	movs	r2, #0
 8005bac:	609a      	str	r2, [r3, #8]
	float accel_bias_0[2] = {0,0};
 8005bae:	4b9f      	ldr	r3, [pc, #636]	; (8005e2c <main+0x428>)
 8005bb0:	229a      	movs	r2, #154	; 0x9a
 8005bb2:	0092      	lsls	r2, r2, #2
 8005bb4:	4694      	mov	ip, r2
 8005bb6:	44bc      	add	ip, r7
 8005bb8:	4463      	add	r3, ip
 8005bba:	2200      	movs	r2, #0
 8005bbc:	601a      	str	r2, [r3, #0]
 8005bbe:	4b9b      	ldr	r3, [pc, #620]	; (8005e2c <main+0x428>)
 8005bc0:	229a      	movs	r2, #154	; 0x9a
 8005bc2:	0092      	lsls	r2, r2, #2
 8005bc4:	4694      	mov	ip, r2
 8005bc6:	44bc      	add	ip, r7
 8005bc8:	4463      	add	r3, ip
 8005bca:	2200      	movs	r2, #0
 8005bcc:	605a      	str	r2, [r3, #4]
	float accel_bias_1[2] = {0,0};
 8005bce:	4b98      	ldr	r3, [pc, #608]	; (8005e30 <main+0x42c>)
 8005bd0:	229a      	movs	r2, #154	; 0x9a
 8005bd2:	0092      	lsls	r2, r2, #2
 8005bd4:	4694      	mov	ip, r2
 8005bd6:	44bc      	add	ip, r7
 8005bd8:	4463      	add	r3, ip
 8005bda:	2200      	movs	r2, #0
 8005bdc:	601a      	str	r2, [r3, #0]
 8005bde:	4b94      	ldr	r3, [pc, #592]	; (8005e30 <main+0x42c>)
 8005be0:	229a      	movs	r2, #154	; 0x9a
 8005be2:	0092      	lsls	r2, r2, #2
 8005be4:	4694      	mov	ip, r2
 8005be6:	44bc      	add	ip, r7
 8005be8:	4463      	add	r3, ip
 8005bea:	2200      	movs	r2, #0
 8005bec:	605a      	str	r2, [r3, #4]

	//float tampering_buffer[6][TAMPERING_BUFFER_SIZE];

	// High pass Filter Variables

	float low_pass_gyro_zero[3] = {0,0,0};
 8005bee:	4b91      	ldr	r3, [pc, #580]	; (8005e34 <main+0x430>)
 8005bf0:	229a      	movs	r2, #154	; 0x9a
 8005bf2:	0092      	lsls	r2, r2, #2
 8005bf4:	4694      	mov	ip, r2
 8005bf6:	44bc      	add	ip, r7
 8005bf8:	4463      	add	r3, ip
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	601a      	str	r2, [r3, #0]
 8005bfe:	4b8d      	ldr	r3, [pc, #564]	; (8005e34 <main+0x430>)
 8005c00:	229a      	movs	r2, #154	; 0x9a
 8005c02:	0092      	lsls	r2, r2, #2
 8005c04:	4694      	mov	ip, r2
 8005c06:	44bc      	add	ip, r7
 8005c08:	4463      	add	r3, ip
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	605a      	str	r2, [r3, #4]
 8005c0e:	4b89      	ldr	r3, [pc, #548]	; (8005e34 <main+0x430>)
 8005c10:	229a      	movs	r2, #154	; 0x9a
 8005c12:	0092      	lsls	r2, r2, #2
 8005c14:	4694      	mov	ip, r2
 8005c16:	44bc      	add	ip, r7
 8005c18:	4463      	add	r3, ip
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	609a      	str	r2, [r3, #8]
	float low_pass_gyro_one[3] = {0,0,0};
 8005c1e:	4b86      	ldr	r3, [pc, #536]	; (8005e38 <main+0x434>)
 8005c20:	229a      	movs	r2, #154	; 0x9a
 8005c22:	0092      	lsls	r2, r2, #2
 8005c24:	4694      	mov	ip, r2
 8005c26:	44bc      	add	ip, r7
 8005c28:	4463      	add	r3, ip
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	4b82      	ldr	r3, [pc, #520]	; (8005e38 <main+0x434>)
 8005c30:	229a      	movs	r2, #154	; 0x9a
 8005c32:	0092      	lsls	r2, r2, #2
 8005c34:	4694      	mov	ip, r2
 8005c36:	44bc      	add	ip, r7
 8005c38:	4463      	add	r3, ip
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	605a      	str	r2, [r3, #4]
 8005c3e:	4b7e      	ldr	r3, [pc, #504]	; (8005e38 <main+0x434>)
 8005c40:	229a      	movs	r2, #154	; 0x9a
 8005c42:	0092      	lsls	r2, r2, #2
 8005c44:	4694      	mov	ip, r2
 8005c46:	44bc      	add	ip, r7
 8005c48:	4463      	add	r3, ip
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	609a      	str	r2, [r3, #8]
	float prev_low_pass_gyro_zero[3] = {0,0,0};
 8005c4e:	4b7b      	ldr	r3, [pc, #492]	; (8005e3c <main+0x438>)
 8005c50:	229a      	movs	r2, #154	; 0x9a
 8005c52:	0092      	lsls	r2, r2, #2
 8005c54:	4694      	mov	ip, r2
 8005c56:	44bc      	add	ip, r7
 8005c58:	4463      	add	r3, ip
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	601a      	str	r2, [r3, #0]
 8005c5e:	4b77      	ldr	r3, [pc, #476]	; (8005e3c <main+0x438>)
 8005c60:	229a      	movs	r2, #154	; 0x9a
 8005c62:	0092      	lsls	r2, r2, #2
 8005c64:	4694      	mov	ip, r2
 8005c66:	44bc      	add	ip, r7
 8005c68:	4463      	add	r3, ip
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	605a      	str	r2, [r3, #4]
 8005c6e:	4b73      	ldr	r3, [pc, #460]	; (8005e3c <main+0x438>)
 8005c70:	229a      	movs	r2, #154	; 0x9a
 8005c72:	0092      	lsls	r2, r2, #2
 8005c74:	4694      	mov	ip, r2
 8005c76:	44bc      	add	ip, r7
 8005c78:	4463      	add	r3, ip
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	609a      	str	r2, [r3, #8]
	float prev_low_pass_gyro_one[3] = {0,0,0};
 8005c7e:	4b70      	ldr	r3, [pc, #448]	; (8005e40 <main+0x43c>)
 8005c80:	229a      	movs	r2, #154	; 0x9a
 8005c82:	0092      	lsls	r2, r2, #2
 8005c84:	4694      	mov	ip, r2
 8005c86:	44bc      	add	ip, r7
 8005c88:	4463      	add	r3, ip
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	601a      	str	r2, [r3, #0]
 8005c8e:	4b6c      	ldr	r3, [pc, #432]	; (8005e40 <main+0x43c>)
 8005c90:	229a      	movs	r2, #154	; 0x9a
 8005c92:	0092      	lsls	r2, r2, #2
 8005c94:	4694      	mov	ip, r2
 8005c96:	44bc      	add	ip, r7
 8005c98:	4463      	add	r3, ip
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	605a      	str	r2, [r3, #4]
 8005c9e:	4b68      	ldr	r3, [pc, #416]	; (8005e40 <main+0x43c>)
 8005ca0:	229a      	movs	r2, #154	; 0x9a
 8005ca2:	0092      	lsls	r2, r2, #2
 8005ca4:	4694      	mov	ip, r2
 8005ca6:	44bc      	add	ip, r7
 8005ca8:	4463      	add	r3, ip
 8005caa:	2200      	movs	r2, #0
 8005cac:	609a      	str	r2, [r3, #8]
	float low_alpha = 0.2;
 8005cae:	4b65      	ldr	r3, [pc, #404]	; (8005e44 <main+0x440>)
 8005cb0:	2297      	movs	r2, #151	; 0x97
 8005cb2:	0092      	lsls	r2, r2, #2
 8005cb4:	18ba      	adds	r2, r7, r2
 8005cb6:	6013      	str	r3, [r2, #0]

	float low_pass_accel_zero[3] = {0,0,0};
 8005cb8:	4b63      	ldr	r3, [pc, #396]	; (8005e48 <main+0x444>)
 8005cba:	229a      	movs	r2, #154	; 0x9a
 8005cbc:	0092      	lsls	r2, r2, #2
 8005cbe:	4694      	mov	ip, r2
 8005cc0:	44bc      	add	ip, r7
 8005cc2:	4463      	add	r3, ip
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	601a      	str	r2, [r3, #0]
 8005cc8:	4b5f      	ldr	r3, [pc, #380]	; (8005e48 <main+0x444>)
 8005cca:	229a      	movs	r2, #154	; 0x9a
 8005ccc:	0092      	lsls	r2, r2, #2
 8005cce:	4694      	mov	ip, r2
 8005cd0:	44bc      	add	ip, r7
 8005cd2:	4463      	add	r3, ip
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	605a      	str	r2, [r3, #4]
 8005cd8:	4b5b      	ldr	r3, [pc, #364]	; (8005e48 <main+0x444>)
 8005cda:	229a      	movs	r2, #154	; 0x9a
 8005cdc:	0092      	lsls	r2, r2, #2
 8005cde:	4694      	mov	ip, r2
 8005ce0:	44bc      	add	ip, r7
 8005ce2:	4463      	add	r3, ip
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	609a      	str	r2, [r3, #8]
	float low_pass_accel_one[3] = {0,0,0};
 8005ce8:	4b58      	ldr	r3, [pc, #352]	; (8005e4c <main+0x448>)
 8005cea:	229a      	movs	r2, #154	; 0x9a
 8005cec:	0092      	lsls	r2, r2, #2
 8005cee:	4694      	mov	ip, r2
 8005cf0:	44bc      	add	ip, r7
 8005cf2:	4463      	add	r3, ip
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	601a      	str	r2, [r3, #0]
 8005cf8:	4b54      	ldr	r3, [pc, #336]	; (8005e4c <main+0x448>)
 8005cfa:	229a      	movs	r2, #154	; 0x9a
 8005cfc:	0092      	lsls	r2, r2, #2
 8005cfe:	4694      	mov	ip, r2
 8005d00:	44bc      	add	ip, r7
 8005d02:	4463      	add	r3, ip
 8005d04:	2200      	movs	r2, #0
 8005d06:	605a      	str	r2, [r3, #4]
 8005d08:	4b50      	ldr	r3, [pc, #320]	; (8005e4c <main+0x448>)
 8005d0a:	229a      	movs	r2, #154	; 0x9a
 8005d0c:	0092      	lsls	r2, r2, #2
 8005d0e:	4694      	mov	ip, r2
 8005d10:	44bc      	add	ip, r7
 8005d12:	4463      	add	r3, ip
 8005d14:	2200      	movs	r2, #0
 8005d16:	609a      	str	r2, [r3, #8]
	float prev_low_pass_accel_zero[3] = {0,0,0};
 8005d18:	4b4d      	ldr	r3, [pc, #308]	; (8005e50 <main+0x44c>)
 8005d1a:	229a      	movs	r2, #154	; 0x9a
 8005d1c:	0092      	lsls	r2, r2, #2
 8005d1e:	4694      	mov	ip, r2
 8005d20:	44bc      	add	ip, r7
 8005d22:	4463      	add	r3, ip
 8005d24:	2200      	movs	r2, #0
 8005d26:	601a      	str	r2, [r3, #0]
 8005d28:	4b49      	ldr	r3, [pc, #292]	; (8005e50 <main+0x44c>)
 8005d2a:	229a      	movs	r2, #154	; 0x9a
 8005d2c:	0092      	lsls	r2, r2, #2
 8005d2e:	4694      	mov	ip, r2
 8005d30:	44bc      	add	ip, r7
 8005d32:	4463      	add	r3, ip
 8005d34:	2200      	movs	r2, #0
 8005d36:	605a      	str	r2, [r3, #4]
 8005d38:	4b45      	ldr	r3, [pc, #276]	; (8005e50 <main+0x44c>)
 8005d3a:	229a      	movs	r2, #154	; 0x9a
 8005d3c:	0092      	lsls	r2, r2, #2
 8005d3e:	4694      	mov	ip, r2
 8005d40:	44bc      	add	ip, r7
 8005d42:	4463      	add	r3, ip
 8005d44:	2200      	movs	r2, #0
 8005d46:	609a      	str	r2, [r3, #8]
	float prev_low_pass_accel_one[3] = {0,0,0};
 8005d48:	4b42      	ldr	r3, [pc, #264]	; (8005e54 <main+0x450>)
 8005d4a:	229a      	movs	r2, #154	; 0x9a
 8005d4c:	0092      	lsls	r2, r2, #2
 8005d4e:	4694      	mov	ip, r2
 8005d50:	44bc      	add	ip, r7
 8005d52:	4463      	add	r3, ip
 8005d54:	2200      	movs	r2, #0
 8005d56:	601a      	str	r2, [r3, #0]
 8005d58:	4b3e      	ldr	r3, [pc, #248]	; (8005e54 <main+0x450>)
 8005d5a:	229a      	movs	r2, #154	; 0x9a
 8005d5c:	0092      	lsls	r2, r2, #2
 8005d5e:	4694      	mov	ip, r2
 8005d60:	44bc      	add	ip, r7
 8005d62:	4463      	add	r3, ip
 8005d64:	2200      	movs	r2, #0
 8005d66:	605a      	str	r2, [r3, #4]
 8005d68:	4b3a      	ldr	r3, [pc, #232]	; (8005e54 <main+0x450>)
 8005d6a:	229a      	movs	r2, #154	; 0x9a
 8005d6c:	0092      	lsls	r2, r2, #2
 8005d6e:	4694      	mov	ip, r2
 8005d70:	44bc      	add	ip, r7
 8005d72:	4463      	add	r3, ip
 8005d74:	2200      	movs	r2, #0
 8005d76:	609a      	str	r2, [r3, #8]
	float low_alpha_acc = 0.2;
 8005d78:	4b32      	ldr	r3, [pc, #200]	; (8005e44 <main+0x440>)
 8005d7a:	2296      	movs	r2, #150	; 0x96
 8005d7c:	0092      	lsls	r2, r2, #2
 8005d7e:	18ba      	adds	r2, r7, r2
 8005d80:	6013      	str	r3, [r2, #0]

	struct quaternion quat_0 = {1,0,0,0};
 8005d82:	4b35      	ldr	r3, [pc, #212]	; (8005e58 <main+0x454>)
 8005d84:	229a      	movs	r2, #154	; 0x9a
 8005d86:	0092      	lsls	r2, r2, #2
 8005d88:	4694      	mov	ip, r2
 8005d8a:	44bc      	add	ip, r7
 8005d8c:	4463      	add	r3, ip
 8005d8e:	22fe      	movs	r2, #254	; 0xfe
 8005d90:	0592      	lsls	r2, r2, #22
 8005d92:	601a      	str	r2, [r3, #0]
 8005d94:	4b30      	ldr	r3, [pc, #192]	; (8005e58 <main+0x454>)
 8005d96:	229a      	movs	r2, #154	; 0x9a
 8005d98:	0092      	lsls	r2, r2, #2
 8005d9a:	4694      	mov	ip, r2
 8005d9c:	44bc      	add	ip, r7
 8005d9e:	4463      	add	r3, ip
 8005da0:	2200      	movs	r2, #0
 8005da2:	605a      	str	r2, [r3, #4]
 8005da4:	4b2c      	ldr	r3, [pc, #176]	; (8005e58 <main+0x454>)
 8005da6:	229a      	movs	r2, #154	; 0x9a
 8005da8:	0092      	lsls	r2, r2, #2
 8005daa:	4694      	mov	ip, r2
 8005dac:	44bc      	add	ip, r7
 8005dae:	4463      	add	r3, ip
 8005db0:	2200      	movs	r2, #0
 8005db2:	609a      	str	r2, [r3, #8]
 8005db4:	4b28      	ldr	r3, [pc, #160]	; (8005e58 <main+0x454>)
 8005db6:	229a      	movs	r2, #154	; 0x9a
 8005db8:	0092      	lsls	r2, r2, #2
 8005dba:	4694      	mov	ip, r2
 8005dbc:	44bc      	add	ip, r7
 8005dbe:	4463      	add	r3, ip
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	60da      	str	r2, [r3, #12]
	struct quaternion quat_1 = {1,0,0,0};
 8005dc4:	4b25      	ldr	r3, [pc, #148]	; (8005e5c <main+0x458>)
 8005dc6:	229a      	movs	r2, #154	; 0x9a
 8005dc8:	0092      	lsls	r2, r2, #2
 8005dca:	4694      	mov	ip, r2
 8005dcc:	44bc      	add	ip, r7
 8005dce:	4463      	add	r3, ip
 8005dd0:	22fe      	movs	r2, #254	; 0xfe
 8005dd2:	0592      	lsls	r2, r2, #22
 8005dd4:	601a      	str	r2, [r3, #0]
 8005dd6:	4b21      	ldr	r3, [pc, #132]	; (8005e5c <main+0x458>)
 8005dd8:	229a      	movs	r2, #154	; 0x9a
 8005dda:	0092      	lsls	r2, r2, #2
 8005ddc:	4694      	mov	ip, r2
 8005dde:	44bc      	add	ip, r7
 8005de0:	4463      	add	r3, ip
 8005de2:	2200      	movs	r2, #0
 8005de4:	605a      	str	r2, [r3, #4]
 8005de6:	4b1d      	ldr	r3, [pc, #116]	; (8005e5c <main+0x458>)
 8005de8:	229a      	movs	r2, #154	; 0x9a
 8005dea:	0092      	lsls	r2, r2, #2
 8005dec:	4694      	mov	ip, r2
 8005dee:	44bc      	add	ip, r7
 8005df0:	4463      	add	r3, ip
 8005df2:	2200      	movs	r2, #0
 8005df4:	609a      	str	r2, [r3, #8]
 8005df6:	4b19      	ldr	r3, [pc, #100]	; (8005e5c <main+0x458>)
 8005df8:	229a      	movs	r2, #154	; 0x9a
 8005dfa:	0092      	lsls	r2, r2, #2
 8005dfc:	4694      	mov	ip, r2
 8005dfe:	e02f      	b.n	8005e60 <main+0x45c>
 8005e00:	fffffd8c 	.word	0xfffffd8c
 8005e04:	200004e8 	.word	0x200004e8
 8005e08:	20000484 	.word	0x20000484
 8005e0c:	200003a8 	.word	0x200003a8
 8005e10:	fffffefc 	.word	0xfffffefc
 8005e14:	fffffef0 	.word	0xfffffef0
 8005e18:	fffffee4 	.word	0xfffffee4
 8005e1c:	fffffed8 	.word	0xfffffed8
 8005e20:	fffffecc 	.word	0xfffffecc
 8005e24:	fffffec0 	.word	0xfffffec0
 8005e28:	fffffeb4 	.word	0xfffffeb4
 8005e2c:	fffffeac 	.word	0xfffffeac
 8005e30:	fffffea4 	.word	0xfffffea4
 8005e34:	fffffe98 	.word	0xfffffe98
 8005e38:	fffffe8c 	.word	0xfffffe8c
 8005e3c:	fffffe80 	.word	0xfffffe80
 8005e40:	fffffe74 	.word	0xfffffe74
 8005e44:	3e4ccccd 	.word	0x3e4ccccd
 8005e48:	fffffe68 	.word	0xfffffe68
 8005e4c:	fffffe5c 	.word	0xfffffe5c
 8005e50:	fffffe50 	.word	0xfffffe50
 8005e54:	fffffe44 	.word	0xfffffe44
 8005e58:	fffffe34 	.word	0xfffffe34
 8005e5c:	fffffe24 	.word	0xfffffe24
 8005e60:	44bc      	add	ip, r7
 8005e62:	4463      	add	r3, ip
 8005e64:	2200      	movs	r2, #0
 8005e66:	60da      	str	r2, [r3, #12]
//	struct quaternion quat_buffer = {1,0,0,0};
	struct euler_angles angles_0 = {0,0,0};
 8005e68:	4bf2      	ldr	r3, [pc, #968]	; (8006234 <main+0x830>)
 8005e6a:	229a      	movs	r2, #154	; 0x9a
 8005e6c:	0092      	lsls	r2, r2, #2
 8005e6e:	4694      	mov	ip, r2
 8005e70:	44bc      	add	ip, r7
 8005e72:	4463      	add	r3, ip
 8005e74:	2200      	movs	r2, #0
 8005e76:	601a      	str	r2, [r3, #0]
 8005e78:	4bee      	ldr	r3, [pc, #952]	; (8006234 <main+0x830>)
 8005e7a:	229a      	movs	r2, #154	; 0x9a
 8005e7c:	0092      	lsls	r2, r2, #2
 8005e7e:	4694      	mov	ip, r2
 8005e80:	44bc      	add	ip, r7
 8005e82:	4463      	add	r3, ip
 8005e84:	2200      	movs	r2, #0
 8005e86:	605a      	str	r2, [r3, #4]
 8005e88:	4bea      	ldr	r3, [pc, #936]	; (8006234 <main+0x830>)
 8005e8a:	229a      	movs	r2, #154	; 0x9a
 8005e8c:	0092      	lsls	r2, r2, #2
 8005e8e:	4694      	mov	ip, r2
 8005e90:	44bc      	add	ip, r7
 8005e92:	4463      	add	r3, ip
 8005e94:	2200      	movs	r2, #0
 8005e96:	609a      	str	r2, [r3, #8]
	struct euler_angles angles_1 = {0,0,0};
 8005e98:	4be7      	ldr	r3, [pc, #924]	; (8006238 <main+0x834>)
 8005e9a:	229a      	movs	r2, #154	; 0x9a
 8005e9c:	0092      	lsls	r2, r2, #2
 8005e9e:	4694      	mov	ip, r2
 8005ea0:	44bc      	add	ip, r7
 8005ea2:	4463      	add	r3, ip
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	601a      	str	r2, [r3, #0]
 8005ea8:	4be3      	ldr	r3, [pc, #908]	; (8006238 <main+0x834>)
 8005eaa:	229a      	movs	r2, #154	; 0x9a
 8005eac:	0092      	lsls	r2, r2, #2
 8005eae:	4694      	mov	ip, r2
 8005eb0:	44bc      	add	ip, r7
 8005eb2:	4463      	add	r3, ip
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	605a      	str	r2, [r3, #4]
 8005eb8:	4bdf      	ldr	r3, [pc, #892]	; (8006238 <main+0x834>)
 8005eba:	229a      	movs	r2, #154	; 0x9a
 8005ebc:	0092      	lsls	r2, r2, #2
 8005ebe:	4694      	mov	ip, r2
 8005ec0:	44bc      	add	ip, r7
 8005ec2:	4463      	add	r3, ip
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	609a      	str	r2, [r3, #8]
//	struct euler_angles angles_buffer = {0,0,0};
	struct euler_angles diff = {0,0,0};
 8005ec8:	4bdc      	ldr	r3, [pc, #880]	; (800623c <main+0x838>)
 8005eca:	229a      	movs	r2, #154	; 0x9a
 8005ecc:	0092      	lsls	r2, r2, #2
 8005ece:	4694      	mov	ip, r2
 8005ed0:	44bc      	add	ip, r7
 8005ed2:	4463      	add	r3, ip
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	4bd8      	ldr	r3, [pc, #864]	; (800623c <main+0x838>)
 8005eda:	229a      	movs	r2, #154	; 0x9a
 8005edc:	0092      	lsls	r2, r2, #2
 8005ede:	4694      	mov	ip, r2
 8005ee0:	44bc      	add	ip, r7
 8005ee2:	4463      	add	r3, ip
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	605a      	str	r2, [r3, #4]
 8005ee8:	4bd4      	ldr	r3, [pc, #848]	; (800623c <main+0x838>)
 8005eea:	229a      	movs	r2, #154	; 0x9a
 8005eec:	0092      	lsls	r2, r2, #2
 8005eee:	4694      	mov	ip, r2
 8005ef0:	44bc      	add	ip, r7
 8005ef2:	4463      	add	r3, ip
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	609a      	str	r2, [r3, #8]
	struct euler_angles prev_0 = {0,0,0};
 8005ef8:	4bd1      	ldr	r3, [pc, #836]	; (8006240 <main+0x83c>)
 8005efa:	229a      	movs	r2, #154	; 0x9a
 8005efc:	0092      	lsls	r2, r2, #2
 8005efe:	4694      	mov	ip, r2
 8005f00:	44bc      	add	ip, r7
 8005f02:	4463      	add	r3, ip
 8005f04:	2200      	movs	r2, #0
 8005f06:	601a      	str	r2, [r3, #0]
 8005f08:	4bcd      	ldr	r3, [pc, #820]	; (8006240 <main+0x83c>)
 8005f0a:	229a      	movs	r2, #154	; 0x9a
 8005f0c:	0092      	lsls	r2, r2, #2
 8005f0e:	4694      	mov	ip, r2
 8005f10:	44bc      	add	ip, r7
 8005f12:	4463      	add	r3, ip
 8005f14:	2200      	movs	r2, #0
 8005f16:	605a      	str	r2, [r3, #4]
 8005f18:	4bc9      	ldr	r3, [pc, #804]	; (8006240 <main+0x83c>)
 8005f1a:	229a      	movs	r2, #154	; 0x9a
 8005f1c:	0092      	lsls	r2, r2, #2
 8005f1e:	4694      	mov	ip, r2
 8005f20:	44bc      	add	ip, r7
 8005f22:	4463      	add	r3, ip
 8005f24:	2200      	movs	r2, #0
 8005f26:	609a      	str	r2, [r3, #8]
	struct euler_angles prev_1 = {0,0,0};
 8005f28:	4bc6      	ldr	r3, [pc, #792]	; (8006244 <main+0x840>)
 8005f2a:	229a      	movs	r2, #154	; 0x9a
 8005f2c:	0092      	lsls	r2, r2, #2
 8005f2e:	4694      	mov	ip, r2
 8005f30:	44bc      	add	ip, r7
 8005f32:	4463      	add	r3, ip
 8005f34:	2200      	movs	r2, #0
 8005f36:	601a      	str	r2, [r3, #0]
 8005f38:	4bc2      	ldr	r3, [pc, #776]	; (8006244 <main+0x840>)
 8005f3a:	229a      	movs	r2, #154	; 0x9a
 8005f3c:	0092      	lsls	r2, r2, #2
 8005f3e:	4694      	mov	ip, r2
 8005f40:	44bc      	add	ip, r7
 8005f42:	4463      	add	r3, ip
 8005f44:	2200      	movs	r2, #0
 8005f46:	605a      	str	r2, [r3, #4]
 8005f48:	4bbe      	ldr	r3, [pc, #760]	; (8006244 <main+0x840>)
 8005f4a:	229a      	movs	r2, #154	; 0x9a
 8005f4c:	0092      	lsls	r2, r2, #2
 8005f4e:	4694      	mov	ip, r2
 8005f50:	44bc      	add	ip, r7
 8005f52:	4463      	add	r3, ip
 8005f54:	2200      	movs	r2, #0
 8005f56:	609a      	str	r2, [r3, #8]
	struct matrix rotation_matrix_earth_0 = {0,0,0,0,0,0,0,0,0};
 8005f58:	4bbb      	ldr	r3, [pc, #748]	; (8006248 <main+0x844>)
 8005f5a:	229a      	movs	r2, #154	; 0x9a
 8005f5c:	0092      	lsls	r2, r2, #2
 8005f5e:	4694      	mov	ip, r2
 8005f60:	44bc      	add	ip, r7
 8005f62:	4463      	add	r3, ip
 8005f64:	0018      	movs	r0, r3
 8005f66:	2324      	movs	r3, #36	; 0x24
 8005f68:	001a      	movs	r2, r3
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	f004 fb0e 	bl	800a58c <memset>
	struct matrix rotation_matrix_earth_1 = {0,0,0,0,0,0,0,0,0};
 8005f70:	4bb6      	ldr	r3, [pc, #728]	; (800624c <main+0x848>)
 8005f72:	229a      	movs	r2, #154	; 0x9a
 8005f74:	0092      	lsls	r2, r2, #2
 8005f76:	4694      	mov	ip, r2
 8005f78:	44bc      	add	ip, r7
 8005f7a:	4463      	add	r3, ip
 8005f7c:	0018      	movs	r0, r3
 8005f7e:	2324      	movs	r3, #36	; 0x24
 8005f80:	001a      	movs	r2, r3
 8005f82:	2100      	movs	r1, #0
 8005f84:	f004 fb02 	bl	800a58c <memset>

	float duration_diff = 0;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	2295      	movs	r2, #149	; 0x95
 8005f8c:	0092      	lsls	r2, r2, #2
 8005f8e:	18ba      	adds	r2, r7, r2
 8005f90:	6013      	str	r3, [r2, #0]
	float duration = 0;
 8005f92:	2300      	movs	r3, #0
 8005f94:	2299      	movs	r2, #153	; 0x99
 8005f96:	0092      	lsls	r2, r2, #2
 8005f98:	18ba      	adds	r2, r7, r2
 8005f9a:	6013      	str	r3, [r2, #0]
	float clock = 16000000/16.0;
 8005f9c:	4bac      	ldr	r3, [pc, #688]	; (8006250 <main+0x84c>)
 8005f9e:	2294      	movs	r2, #148	; 0x94
 8005fa0:	0092      	lsls	r2, r2, #2
 8005fa2:	18ba      	adds	r2, r7, r2
 8005fa4:	6013      	str	r3, [r2, #0]

	int8_t is_moving[3] = {0,0,0};
 8005fa6:	4bab      	ldr	r3, [pc, #684]	; (8006254 <main+0x850>)
 8005fa8:	229a      	movs	r2, #154	; 0x9a
 8005faa:	0092      	lsls	r2, r2, #2
 8005fac:	4694      	mov	ip, r2
 8005fae:	44bc      	add	ip, r7
 8005fb0:	4463      	add	r3, ip
 8005fb2:	4aa9      	ldr	r2, [pc, #676]	; (8006258 <main+0x854>)
 8005fb4:	8811      	ldrh	r1, [r2, #0]
 8005fb6:	8019      	strh	r1, [r3, #0]
 8005fb8:	7892      	ldrb	r2, [r2, #2]
 8005fba:	709a      	strb	r2, [r3, #2]
	int8_t was_moving = 0;
 8005fbc:	4ba7      	ldr	r3, [pc, #668]	; (800625c <main+0x858>)
 8005fbe:	18fb      	adds	r3, r7, r3
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	701a      	strb	r2, [r3, #0]
	int8_t moving_expected = 0;
 8005fc4:	4ba6      	ldr	r3, [pc, #664]	; (8006260 <main+0x85c>)
 8005fc6:	18fb      	adds	r3, r7, r3
 8005fc8:	2200      	movs	r2, #0
 8005fca:	701a      	strb	r2, [r3, #0]
	uint8_t uart_prescaler = 0;
 8005fcc:	4ba5      	ldr	r3, [pc, #660]	; (8006264 <main+0x860>)
 8005fce:	18fb      	adds	r3, r7, r3
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Base_Start(&htim16);
 8005fd4:	4ba4      	ldr	r3, [pc, #656]	; (8006268 <main+0x864>)
 8005fd6:	0018      	movs	r0, r3
 8005fd8:	f003 fc62 	bl	80098a0 <HAL_TIM_Base_Start>
	ICM_AccCalibration(&hspi1,&huart2,accel_bias_0, IMU_MOVABLE);
 8005fdc:	248a      	movs	r4, #138	; 0x8a
 8005fde:	0064      	lsls	r4, r4, #1
 8005fe0:	193a      	adds	r2, r7, r4
 8005fe2:	49a2      	ldr	r1, [pc, #648]	; (800626c <main+0x868>)
 8005fe4:	48a2      	ldr	r0, [pc, #648]	; (8006270 <main+0x86c>)
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	f7fd fcde 	bl	80039a8 <ICM_AccCalibration>
	ICM_AccCalibration(&hspi2,&huart2,accel_bias_1, IMU_FIXED);
 8005fec:	2586      	movs	r5, #134	; 0x86
 8005fee:	006d      	lsls	r5, r5, #1
 8005ff0:	197a      	adds	r2, r7, r5
 8005ff2:	499e      	ldr	r1, [pc, #632]	; (800626c <main+0x868>)
 8005ff4:	489f      	ldr	r0, [pc, #636]	; (8006274 <main+0x870>)
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	f7fd fcd6 	bl	80039a8 <ICM_AccCalibration>
	CalculateRotationMatrix(accel_bias_0, &rotation_matrix_earth_0);
 8005ffc:	232c      	movs	r3, #44	; 0x2c
 8005ffe:	18fa      	adds	r2, r7, r3
 8006000:	193b      	adds	r3, r7, r4
 8006002:	0011      	movs	r1, r2
 8006004:	0018      	movs	r0, r3
 8006006:	f7fe ffd3 	bl	8004fb0 <CalculateRotationMatrix>
	CalculateRotationMatrix(accel_bias_1, &rotation_matrix_earth_1);
 800600a:	2308      	movs	r3, #8
 800600c:	18fa      	adds	r2, r7, r3
 800600e:	197b      	adds	r3, r7, r5
 8006010:	0011      	movs	r1, r2
 8006012:	0018      	movs	r0, r3
 8006014:	f7fe ffcc 	bl	8004fb0 <CalculateRotationMatrix>
	ICM_GyroCalibration(&hspi1,&huart2, gyro_bias_0, IMU_MOVABLE);
 8006018:	2394      	movs	r3, #148	; 0x94
 800601a:	005b      	lsls	r3, r3, #1
 800601c:	18fa      	adds	r2, r7, r3
 800601e:	4993      	ldr	r1, [pc, #588]	; (800626c <main+0x868>)
 8006020:	4893      	ldr	r0, [pc, #588]	; (8006270 <main+0x86c>)
 8006022:	2300      	movs	r3, #0
 8006024:	f7fd fb64 	bl	80036f0 <ICM_GyroCalibration>
	ICM_GyroCalibration(&hspi2,&huart2, gyro_bias_1, IMU_FIXED);
 8006028:	238e      	movs	r3, #142	; 0x8e
 800602a:	005b      	lsls	r3, r3, #1
 800602c:	18fa      	adds	r2, r7, r3
 800602e:	498f      	ldr	r1, [pc, #572]	; (800626c <main+0x868>)
 8006030:	4890      	ldr	r0, [pc, #576]	; (8006274 <main+0x870>)
 8006032:	2301      	movs	r3, #1
 8006034:	f7fd fb5c 	bl	80036f0 <ICM_GyroCalibration>

	sprintf(uart_buffer, "UART_PREAMBLE\r\n");
 8006038:	4a8f      	ldr	r2, [pc, #572]	; (8006278 <main+0x874>)
 800603a:	24be      	movs	r4, #190	; 0xbe
 800603c:	0064      	lsls	r4, r4, #1
 800603e:	193b      	adds	r3, r7, r4
 8006040:	0011      	movs	r1, r2
 8006042:	0018      	movs	r0, r3
 8006044:	f004 ff24 	bl	800ae90 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_buffer, strlen(uart_buffer), 1000);
 8006048:	193b      	adds	r3, r7, r4
 800604a:	0018      	movs	r0, r3
 800604c:	f7fa f858 	bl	8000100 <strlen>
 8006050:	0003      	movs	r3, r0
 8006052:	b29a      	uxth	r2, r3
 8006054:	23fa      	movs	r3, #250	; 0xfa
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	1939      	adds	r1, r7, r4
 800605a:	4884      	ldr	r0, [pc, #528]	; (800626c <main+0x868>)
 800605c:	f003 fd3a 	bl	8009ad4 <HAL_UART_Transmit>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	__HAL_TIM_SET_COUNTER(&htim16,0);
 8006060:	4b81      	ldr	r3, [pc, #516]	; (8006268 <main+0x864>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2200      	movs	r2, #0
 8006066:	625a      	str	r2, [r3, #36]	; 0x24
	uart_prescaler = (uart_prescaler + 1) % 50;
 8006068:	4c7e      	ldr	r4, [pc, #504]	; (8006264 <main+0x860>)
 800606a:	193b      	adds	r3, r7, r4
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	3301      	adds	r3, #1
 8006070:	2132      	movs	r1, #50	; 0x32
 8006072:	0018      	movs	r0, r3
 8006074:	f7fa f9d0 	bl	8000418 <__aeabi_idivmod>
 8006078:	000b      	movs	r3, r1
 800607a:	001a      	movs	r2, r3
 800607c:	193b      	adds	r3, r7, r4
 800607e:	701a      	strb	r2, [r3, #0]

	// IMU 0 READ DATA
	ICM_ReadGyroData(&hspi1, gyro_data_zero, gyro_bias_0, IMU_MOVABLE);
 8006080:	2394      	movs	r3, #148	; 0x94
 8006082:	005b      	lsls	r3, r3, #1
 8006084:	18fa      	adds	r2, r7, r3
 8006086:	24ac      	movs	r4, #172	; 0xac
 8006088:	0064      	lsls	r4, r4, #1
 800608a:	1939      	adds	r1, r7, r4
 800608c:	4878      	ldr	r0, [pc, #480]	; (8006270 <main+0x86c>)
 800608e:	2300      	movs	r3, #0
 8006090:	f7fd fd60 	bl	8003b54 <ICM_ReadGyroData>
	ICM_ReadAccData(&hspi1, accel_data_zero, IMU_MOVABLE);
 8006094:	25b8      	movs	r5, #184	; 0xb8
 8006096:	006d      	lsls	r5, r5, #1
 8006098:	1979      	adds	r1, r7, r5
 800609a:	4b75      	ldr	r3, [pc, #468]	; (8006270 <main+0x86c>)
 800609c:	2200      	movs	r2, #0
 800609e:	0018      	movs	r0, r3
 80060a0:	f7fd fe16 	bl	8003cd0 <ICM_ReadAccData>

	// IMU 1 READ DATA
	ICM_ReadGyroData(&hspi2, gyro_data_one, gyro_bias_1, IMU_FIXED);
 80060a4:	238e      	movs	r3, #142	; 0x8e
 80060a6:	005b      	lsls	r3, r3, #1
 80060a8:	18fa      	adds	r2, r7, r3
 80060aa:	26a6      	movs	r6, #166	; 0xa6
 80060ac:	0076      	lsls	r6, r6, #1
 80060ae:	19b9      	adds	r1, r7, r6
 80060b0:	4870      	ldr	r0, [pc, #448]	; (8006274 <main+0x870>)
 80060b2:	2301      	movs	r3, #1
 80060b4:	f7fd fd4e 	bl	8003b54 <ICM_ReadGyroData>
	ICM_ReadAccData(&hspi2, accel_data_one, IMU_FIXED);
 80060b8:	23b2      	movs	r3, #178	; 0xb2
 80060ba:	005b      	lsls	r3, r3, #1
 80060bc:	18f9      	adds	r1, r7, r3
 80060be:	4b6d      	ldr	r3, [pc, #436]	; (8006274 <main+0x870>)
 80060c0:	2201      	movs	r2, #1
 80060c2:	0018      	movs	r0, r3
 80060c4:	f7fd fe04 	bl	8003cd0 <ICM_ReadAccData>

	/* Low-pass Filter Gyroscope & Acceleration */
	GyroLowPassFilter1(gyro_data_zero, prev_low_pass_gyro_zero, low_pass_gyro_zero, low_alpha);
 80060c8:	2297      	movs	r2, #151	; 0x97
 80060ca:	0092      	lsls	r2, r2, #2
 80060cc:	18b9      	adds	r1, r7, r2
 80060ce:	680b      	ldr	r3, [r1, #0]
 80060d0:	1c7a      	adds	r2, r7, #1
 80060d2:	32ff      	adds	r2, #255	; 0xff
 80060d4:	21e8      	movs	r1, #232	; 0xe8
 80060d6:	1879      	adds	r1, r7, r1
 80060d8:	1938      	adds	r0, r7, r4
 80060da:	f7fe fe95 	bl	8004e08 <GyroLowPassFilter1>
	GyroLowPassFilter1(accel_data_zero, prev_low_pass_accel_zero, low_pass_accel_zero, low_alpha_acc);
 80060de:	2496      	movs	r4, #150	; 0x96
 80060e0:	00a4      	lsls	r4, r4, #2
 80060e2:	1939      	adds	r1, r7, r4
 80060e4:	680b      	ldr	r3, [r1, #0]
 80060e6:	21d0      	movs	r1, #208	; 0xd0
 80060e8:	187a      	adds	r2, r7, r1
 80060ea:	20b8      	movs	r0, #184	; 0xb8
 80060ec:	1839      	adds	r1, r7, r0
 80060ee:	1978      	adds	r0, r7, r5
 80060f0:	f7fe fe8a 	bl	8004e08 <GyroLowPassFilter1>

	GyroLowPassFilter2(gyro_data_one, prev_low_pass_gyro_one, low_pass_gyro_one, low_alpha);
 80060f4:	2297      	movs	r2, #151	; 0x97
 80060f6:	0092      	lsls	r2, r2, #2
 80060f8:	18ba      	adds	r2, r7, r2
 80060fa:	6813      	ldr	r3, [r2, #0]
 80060fc:	22f4      	movs	r2, #244	; 0xf4
 80060fe:	18ba      	adds	r2, r7, r2
 8006100:	25dc      	movs	r5, #220	; 0xdc
 8006102:	1979      	adds	r1, r7, r5
 8006104:	19b8      	adds	r0, r7, r6
 8006106:	f7fe fee9 	bl	8004edc <GyroLowPassFilter2>
	GyroLowPassFilter2(accel_data_one, prev_low_pass_accel_one, low_pass_accel_one, low_alpha_acc);
 800610a:	193a      	adds	r2, r7, r4
 800610c:	6813      	ldr	r3, [r2, #0]
 800610e:	24c4      	movs	r4, #196	; 0xc4
 8006110:	193a      	adds	r2, r7, r4
 8006112:	25ac      	movs	r5, #172	; 0xac
 8006114:	1979      	adds	r1, r7, r5
 8006116:	20b2      	movs	r0, #178	; 0xb2
 8006118:	0040      	lsls	r0, r0, #1
 800611a:	1838      	adds	r0, r7, r0
 800611c:	f7fe fede 	bl	8004edc <GyroLowPassFilter2>

	CalculateAccelerometerInEarthFrame(&rotation_matrix_earth_0, low_pass_accel_zero, accel_data_earthframe_0);
 8006120:	23a0      	movs	r3, #160	; 0xa0
 8006122:	005b      	lsls	r3, r3, #1
 8006124:	18fa      	adds	r2, r7, r3
 8006126:	21d0      	movs	r1, #208	; 0xd0
 8006128:	1879      	adds	r1, r7, r1
 800612a:	232c      	movs	r3, #44	; 0x2c
 800612c:	18fb      	adds	r3, r7, r3
 800612e:	0018      	movs	r0, r3
 8006130:	f7ff fb72 	bl	8005818 <CalculateAccelerometerInEarthFrame>
	CalculateAccelerometerInEarthFrame(&rotation_matrix_earth_1, low_pass_accel_one, accel_data_earthframe_1);
 8006134:	239a      	movs	r3, #154	; 0x9a
 8006136:	005b      	lsls	r3, r3, #1
 8006138:	18fa      	adds	r2, r7, r3
 800613a:	1939      	adds	r1, r7, r4
 800613c:	2308      	movs	r3, #8
 800613e:	18fb      	adds	r3, r7, r3
 8006140:	0018      	movs	r0, r3
 8006142:	f7ff fb69 	bl	8005818 <CalculateAccelerometerInEarthFrame>
	tampering_buffer[4][0] = low_pass_gyro_zero[1];
	tampering_buffer[5][0] = low_pass_gyro_zero[2];

	*/

	if (low_pass_gyro_zero[0] > TAMPERING_UPPER_THRESHOLD || low_pass_gyro_zero[0] < -TAMPERING_UPPER_THRESHOLD)
 8006146:	4b4d      	ldr	r3, [pc, #308]	; (800627c <main+0x878>)
 8006148:	229a      	movs	r2, #154	; 0x9a
 800614a:	0092      	lsls	r2, r2, #2
 800614c:	4694      	mov	ip, r2
 800614e:	44bc      	add	ip, r7
 8006150:	4463      	add	r3, ip
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	494a      	ldr	r1, [pc, #296]	; (8006280 <main+0x87c>)
 8006156:	1c18      	adds	r0, r3, #0
 8006158:	f7fa f9c8 	bl	80004ec <__aeabi_fcmpgt>
 800615c:	1e03      	subs	r3, r0, #0
 800615e:	d10c      	bne.n	800617a <main+0x776>
 8006160:	4b46      	ldr	r3, [pc, #280]	; (800627c <main+0x878>)
 8006162:	229a      	movs	r2, #154	; 0x9a
 8006164:	0092      	lsls	r2, r2, #2
 8006166:	4694      	mov	ip, r2
 8006168:	44bc      	add	ip, r7
 800616a:	4463      	add	r3, ip
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4945      	ldr	r1, [pc, #276]	; (8006284 <main+0x880>)
 8006170:	1c18      	adds	r0, r3, #0
 8006172:	f7fa f9a7 	bl	80004c4 <__aeabi_fcmplt>
 8006176:	1e03      	subs	r3, r0, #0
 8006178:	d007      	beq.n	800618a <main+0x786>
	{
		is_moving[0] = 1;
 800617a:	4b36      	ldr	r3, [pc, #216]	; (8006254 <main+0x850>)
 800617c:	229a      	movs	r2, #154	; 0x9a
 800617e:	0092      	lsls	r2, r2, #2
 8006180:	4694      	mov	ip, r2
 8006182:	44bc      	add	ip, r7
 8006184:	4463      	add	r3, ip
 8006186:	2201      	movs	r2, #1
 8006188:	701a      	strb	r2, [r3, #0]
	}

	if (low_pass_gyro_zero[1] > TAMPERING_UPPER_THRESHOLD || low_pass_gyro_zero[1] < -TAMPERING_UPPER_THRESHOLD)
 800618a:	4b3c      	ldr	r3, [pc, #240]	; (800627c <main+0x878>)
 800618c:	229a      	movs	r2, #154	; 0x9a
 800618e:	0092      	lsls	r2, r2, #2
 8006190:	4694      	mov	ip, r2
 8006192:	44bc      	add	ip, r7
 8006194:	4463      	add	r3, ip
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	4939      	ldr	r1, [pc, #228]	; (8006280 <main+0x87c>)
 800619a:	1c18      	adds	r0, r3, #0
 800619c:	f7fa f9a6 	bl	80004ec <__aeabi_fcmpgt>
 80061a0:	1e03      	subs	r3, r0, #0
 80061a2:	d10c      	bne.n	80061be <main+0x7ba>
 80061a4:	4b35      	ldr	r3, [pc, #212]	; (800627c <main+0x878>)
 80061a6:	229a      	movs	r2, #154	; 0x9a
 80061a8:	0092      	lsls	r2, r2, #2
 80061aa:	4694      	mov	ip, r2
 80061ac:	44bc      	add	ip, r7
 80061ae:	4463      	add	r3, ip
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	4934      	ldr	r1, [pc, #208]	; (8006284 <main+0x880>)
 80061b4:	1c18      	adds	r0, r3, #0
 80061b6:	f7fa f985 	bl	80004c4 <__aeabi_fcmplt>
 80061ba:	1e03      	subs	r3, r0, #0
 80061bc:	d007      	beq.n	80061ce <main+0x7ca>
	{
		is_moving[1] = 1;
 80061be:	4b25      	ldr	r3, [pc, #148]	; (8006254 <main+0x850>)
 80061c0:	229a      	movs	r2, #154	; 0x9a
 80061c2:	0092      	lsls	r2, r2, #2
 80061c4:	4694      	mov	ip, r2
 80061c6:	44bc      	add	ip, r7
 80061c8:	4463      	add	r3, ip
 80061ca:	2201      	movs	r2, #1
 80061cc:	705a      	strb	r2, [r3, #1]
	}

	if (low_pass_gyro_zero[2] > TAMPERING_UPPER_THRESHOLD || low_pass_gyro_zero[2] < -TAMPERING_UPPER_THRESHOLD)
 80061ce:	4b2b      	ldr	r3, [pc, #172]	; (800627c <main+0x878>)
 80061d0:	229a      	movs	r2, #154	; 0x9a
 80061d2:	0092      	lsls	r2, r2, #2
 80061d4:	4694      	mov	ip, r2
 80061d6:	44bc      	add	ip, r7
 80061d8:	4463      	add	r3, ip
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	4928      	ldr	r1, [pc, #160]	; (8006280 <main+0x87c>)
 80061de:	1c18      	adds	r0, r3, #0
 80061e0:	f7fa f984 	bl	80004ec <__aeabi_fcmpgt>
 80061e4:	1e03      	subs	r3, r0, #0
 80061e6:	d10c      	bne.n	8006202 <main+0x7fe>
 80061e8:	4b24      	ldr	r3, [pc, #144]	; (800627c <main+0x878>)
 80061ea:	229a      	movs	r2, #154	; 0x9a
 80061ec:	0092      	lsls	r2, r2, #2
 80061ee:	4694      	mov	ip, r2
 80061f0:	44bc      	add	ip, r7
 80061f2:	4463      	add	r3, ip
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	4923      	ldr	r1, [pc, #140]	; (8006284 <main+0x880>)
 80061f8:	1c18      	adds	r0, r3, #0
 80061fa:	f7fa f963 	bl	80004c4 <__aeabi_fcmplt>
 80061fe:	1e03      	subs	r3, r0, #0
 8006200:	d007      	beq.n	8006212 <main+0x80e>
	{
		is_moving[2] = 1;
 8006202:	4b14      	ldr	r3, [pc, #80]	; (8006254 <main+0x850>)
 8006204:	229a      	movs	r2, #154	; 0x9a
 8006206:	0092      	lsls	r2, r2, #2
 8006208:	4694      	mov	ip, r2
 800620a:	44bc      	add	ip, r7
 800620c:	4463      	add	r3, ip
 800620e:	2201      	movs	r2, #1
 8006210:	709a      	strb	r2, [r3, #2]
	}

	if (low_pass_gyro_zero[0] < TAMPERING_LOWER_THRESHOLD && low_pass_gyro_zero[0] > -TAMPERING_LOWER_THRESHOLD)
 8006212:	4b1a      	ldr	r3, [pc, #104]	; (800627c <main+0x878>)
 8006214:	229a      	movs	r2, #154	; 0x9a
 8006216:	0092      	lsls	r2, r2, #2
 8006218:	4694      	mov	ip, r2
 800621a:	44bc      	add	ip, r7
 800621c:	4463      	add	r3, ip
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	1c18      	adds	r0, r3, #0
 8006222:	f7fc fe55 	bl	8002ed0 <__aeabi_f2d>
 8006226:	4a18      	ldr	r2, [pc, #96]	; (8006288 <main+0x884>)
 8006228:	4b18      	ldr	r3, [pc, #96]	; (800628c <main+0x888>)
 800622a:	f7fa f911 	bl	8000450 <__aeabi_dcmplt>
 800622e:	1e03      	subs	r3, r0, #0
 8006230:	d046      	beq.n	80062c0 <main+0x8bc>
 8006232:	e02d      	b.n	8006290 <main+0x88c>
 8006234:	fffffe18 	.word	0xfffffe18
 8006238:	fffffe0c 	.word	0xfffffe0c
 800623c:	fffffe00 	.word	0xfffffe00
 8006240:	fffffdf4 	.word	0xfffffdf4
 8006244:	fffffde8 	.word	0xfffffde8
 8006248:	fffffdc4 	.word	0xfffffdc4
 800624c:	fffffda0 	.word	0xfffffda0
 8006250:	49742400 	.word	0x49742400
 8006254:	fffffd9c 	.word	0xfffffd9c
 8006258:	0800fea8 	.word	0x0800fea8
 800625c:	00000263 	.word	0x00000263
 8006260:	0000024f 	.word	0x0000024f
 8006264:	00000262 	.word	0x00000262
 8006268:	20000578 	.word	0x20000578
 800626c:	200004e8 	.word	0x200004e8
 8006270:	20000484 	.word	0x20000484
 8006274:	200003a8 	.word	0x200003a8
 8006278:	0800fe00 	.word	0x0800fe00
 800627c:	fffffe98 	.word	0xfffffe98
 8006280:	40a00000 	.word	0x40a00000
 8006284:	c0a00000 	.word	0xc0a00000
 8006288:	9999999a 	.word	0x9999999a
 800628c:	3fc99999 	.word	0x3fc99999
 8006290:	4b4f      	ldr	r3, [pc, #316]	; (80063d0 <main+0x9cc>)
 8006292:	229a      	movs	r2, #154	; 0x9a
 8006294:	0092      	lsls	r2, r2, #2
 8006296:	4694      	mov	ip, r2
 8006298:	44bc      	add	ip, r7
 800629a:	4463      	add	r3, ip
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	1c18      	adds	r0, r3, #0
 80062a0:	f7fc fe16 	bl	8002ed0 <__aeabi_f2d>
 80062a4:	4a4b      	ldr	r2, [pc, #300]	; (80063d4 <main+0x9d0>)
 80062a6:	4b4c      	ldr	r3, [pc, #304]	; (80063d8 <main+0x9d4>)
 80062a8:	f7fa f8e6 	bl	8000478 <__aeabi_dcmpgt>
 80062ac:	1e03      	subs	r3, r0, #0
 80062ae:	d007      	beq.n	80062c0 <main+0x8bc>
	{
		is_moving[0] = 0;
 80062b0:	4b4a      	ldr	r3, [pc, #296]	; (80063dc <main+0x9d8>)
 80062b2:	229a      	movs	r2, #154	; 0x9a
 80062b4:	0092      	lsls	r2, r2, #2
 80062b6:	4694      	mov	ip, r2
 80062b8:	44bc      	add	ip, r7
 80062ba:	4463      	add	r3, ip
 80062bc:	2200      	movs	r2, #0
 80062be:	701a      	strb	r2, [r3, #0]
	}

	if (low_pass_gyro_zero[1] < TAMPERING_LOWER_THRESHOLD && low_pass_gyro_zero[1] > -TAMPERING_LOWER_THRESHOLD)
 80062c0:	4b43      	ldr	r3, [pc, #268]	; (80063d0 <main+0x9cc>)
 80062c2:	229a      	movs	r2, #154	; 0x9a
 80062c4:	0092      	lsls	r2, r2, #2
 80062c6:	4694      	mov	ip, r2
 80062c8:	44bc      	add	ip, r7
 80062ca:	4463      	add	r3, ip
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	1c18      	adds	r0, r3, #0
 80062d0:	f7fc fdfe 	bl	8002ed0 <__aeabi_f2d>
 80062d4:	4a3f      	ldr	r2, [pc, #252]	; (80063d4 <main+0x9d0>)
 80062d6:	4b42      	ldr	r3, [pc, #264]	; (80063e0 <main+0x9dc>)
 80062d8:	f7fa f8ba 	bl	8000450 <__aeabi_dcmplt>
 80062dc:	1e03      	subs	r3, r0, #0
 80062de:	d017      	beq.n	8006310 <main+0x90c>
 80062e0:	4b3b      	ldr	r3, [pc, #236]	; (80063d0 <main+0x9cc>)
 80062e2:	229a      	movs	r2, #154	; 0x9a
 80062e4:	0092      	lsls	r2, r2, #2
 80062e6:	4694      	mov	ip, r2
 80062e8:	44bc      	add	ip, r7
 80062ea:	4463      	add	r3, ip
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	1c18      	adds	r0, r3, #0
 80062f0:	f7fc fdee 	bl	8002ed0 <__aeabi_f2d>
 80062f4:	4a37      	ldr	r2, [pc, #220]	; (80063d4 <main+0x9d0>)
 80062f6:	4b38      	ldr	r3, [pc, #224]	; (80063d8 <main+0x9d4>)
 80062f8:	f7fa f8be 	bl	8000478 <__aeabi_dcmpgt>
 80062fc:	1e03      	subs	r3, r0, #0
 80062fe:	d007      	beq.n	8006310 <main+0x90c>
	{
		is_moving[1] = 0;
 8006300:	4b36      	ldr	r3, [pc, #216]	; (80063dc <main+0x9d8>)
 8006302:	229a      	movs	r2, #154	; 0x9a
 8006304:	0092      	lsls	r2, r2, #2
 8006306:	4694      	mov	ip, r2
 8006308:	44bc      	add	ip, r7
 800630a:	4463      	add	r3, ip
 800630c:	2200      	movs	r2, #0
 800630e:	705a      	strb	r2, [r3, #1]
	}
	if (low_pass_gyro_zero[2] < TAMPERING_LOWER_THRESHOLD && low_pass_gyro_zero[2] > -TAMPERING_LOWER_THRESHOLD)
 8006310:	4b2f      	ldr	r3, [pc, #188]	; (80063d0 <main+0x9cc>)
 8006312:	229a      	movs	r2, #154	; 0x9a
 8006314:	0092      	lsls	r2, r2, #2
 8006316:	4694      	mov	ip, r2
 8006318:	44bc      	add	ip, r7
 800631a:	4463      	add	r3, ip
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	1c18      	adds	r0, r3, #0
 8006320:	f7fc fdd6 	bl	8002ed0 <__aeabi_f2d>
 8006324:	4a2b      	ldr	r2, [pc, #172]	; (80063d4 <main+0x9d0>)
 8006326:	4b2e      	ldr	r3, [pc, #184]	; (80063e0 <main+0x9dc>)
 8006328:	f7fa f892 	bl	8000450 <__aeabi_dcmplt>
 800632c:	1e03      	subs	r3, r0, #0
 800632e:	d017      	beq.n	8006360 <main+0x95c>
 8006330:	4b27      	ldr	r3, [pc, #156]	; (80063d0 <main+0x9cc>)
 8006332:	229a      	movs	r2, #154	; 0x9a
 8006334:	0092      	lsls	r2, r2, #2
 8006336:	4694      	mov	ip, r2
 8006338:	44bc      	add	ip, r7
 800633a:	4463      	add	r3, ip
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	1c18      	adds	r0, r3, #0
 8006340:	f7fc fdc6 	bl	8002ed0 <__aeabi_f2d>
 8006344:	4a23      	ldr	r2, [pc, #140]	; (80063d4 <main+0x9d0>)
 8006346:	4b24      	ldr	r3, [pc, #144]	; (80063d8 <main+0x9d4>)
 8006348:	f7fa f896 	bl	8000478 <__aeabi_dcmpgt>
 800634c:	1e03      	subs	r3, r0, #0
 800634e:	d007      	beq.n	8006360 <main+0x95c>
	{
		is_moving[2] = 0;
 8006350:	4b22      	ldr	r3, [pc, #136]	; (80063dc <main+0x9d8>)
 8006352:	229a      	movs	r2, #154	; 0x9a
 8006354:	0092      	lsls	r2, r2, #2
 8006356:	4694      	mov	ip, r2
 8006358:	44bc      	add	ip, r7
 800635a:	4463      	add	r3, ip
 800635c:	2200      	movs	r2, #0
 800635e:	709a      	strb	r2, [r3, #2]
	}

	// Camera went from not moving to moving
	if (is_moving[0] == 1 || is_moving[1] == 1 || is_moving[2] == 1)
 8006360:	4b1e      	ldr	r3, [pc, #120]	; (80063dc <main+0x9d8>)
 8006362:	229a      	movs	r2, #154	; 0x9a
 8006364:	0092      	lsls	r2, r2, #2
 8006366:	4694      	mov	ip, r2
 8006368:	44bc      	add	ip, r7
 800636a:	4463      	add	r3, ip
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	b25b      	sxtb	r3, r3
 8006370:	2b01      	cmp	r3, #1
 8006372:	d013      	beq.n	800639c <main+0x998>
 8006374:	4b19      	ldr	r3, [pc, #100]	; (80063dc <main+0x9d8>)
 8006376:	229a      	movs	r2, #154	; 0x9a
 8006378:	0092      	lsls	r2, r2, #2
 800637a:	4694      	mov	ip, r2
 800637c:	44bc      	add	ip, r7
 800637e:	4463      	add	r3, ip
 8006380:	785b      	ldrb	r3, [r3, #1]
 8006382:	b25b      	sxtb	r3, r3
 8006384:	2b01      	cmp	r3, #1
 8006386:	d009      	beq.n	800639c <main+0x998>
 8006388:	4b14      	ldr	r3, [pc, #80]	; (80063dc <main+0x9d8>)
 800638a:	229a      	movs	r2, #154	; 0x9a
 800638c:	0092      	lsls	r2, r2, #2
 800638e:	4694      	mov	ip, r2
 8006390:	44bc      	add	ip, r7
 8006392:	4463      	add	r3, ip
 8006394:	789b      	ldrb	r3, [r3, #2]
 8006396:	b25b      	sxtb	r3, r3
 8006398:	2b01      	cmp	r3, #1
 800639a:	d125      	bne.n	80063e8 <main+0x9e4>
	{
		MadgwickFilterXIO(low_pass_gyro_zero, accel_data_earthframe_0, &quat_0);
 800639c:	239c      	movs	r3, #156	; 0x9c
 800639e:	18fa      	adds	r2, r7, r3
 80063a0:	23a0      	movs	r3, #160	; 0xa0
 80063a2:	005b      	lsls	r3, r3, #1
 80063a4:	18f9      	adds	r1, r7, r3
 80063a6:	1c7b      	adds	r3, r7, #1
 80063a8:	33ff      	adds	r3, #255	; 0xff
 80063aa:	0018      	movs	r0, r3
 80063ac:	f7fd ff72 	bl	8004294 <MadgwickFilterXIO>
		MadgwickFilterXIO(low_pass_gyro_one, accel_data_earthframe_1, &quat_1);
 80063b0:	238c      	movs	r3, #140	; 0x8c
 80063b2:	18fa      	adds	r2, r7, r3
 80063b4:	239a      	movs	r3, #154	; 0x9a
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	18f9      	adds	r1, r7, r3
 80063ba:	23f4      	movs	r3, #244	; 0xf4
 80063bc:	18fb      	adds	r3, r7, r3
 80063be:	0018      	movs	r0, r3
 80063c0:	f7fd ff68 	bl	8004294 <MadgwickFilterXIO>
		was_moving = 1;
 80063c4:	4b07      	ldr	r3, [pc, #28]	; (80063e4 <main+0x9e0>)
 80063c6:	18fb      	adds	r3, r7, r3
 80063c8:	2201      	movs	r2, #1
 80063ca:	701a      	strb	r2, [r3, #0]
 80063cc:	e1e5      	b.n	800679a <main+0xd96>
 80063ce:	46c0      	nop			; (mov r8, r8)
 80063d0:	fffffe98 	.word	0xfffffe98
 80063d4:	9999999a 	.word	0x9999999a
 80063d8:	bfc99999 	.word	0xbfc99999
 80063dc:	fffffd9c 	.word	0xfffffd9c
 80063e0:	3fc99999 	.word	0x3fc99999
 80063e4:	00000263 	.word	0x00000263
	}
	else {
		if (was_moving)
 80063e8:	4bcb      	ldr	r3, [pc, #812]	; (8006718 <main+0xd14>)
 80063ea:	18fb      	adds	r3, r7, r3
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	b25b      	sxtb	r3, r3
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d100      	bne.n	80063f6 <main+0x9f2>
 80063f4:	e1a6      	b.n	8006744 <main+0xd40>

			CalcQuaternionToEuler(quat_buffer, &angles_buffer);
			CalcQuaternionToEuler(quat, &angles);
			CalcAngleDifference(&diff, &angles, &prev, &angles_buffer);
			*/
			CalcQuaternionToEuler(quat_0, &angles_0);
 80063f6:	4bc9      	ldr	r3, [pc, #804]	; (800671c <main+0xd18>)
 80063f8:	229a      	movs	r2, #154	; 0x9a
 80063fa:	0092      	lsls	r2, r2, #2
 80063fc:	4694      	mov	ip, r2
 80063fe:	44bc      	add	ip, r7
 8006400:	4463      	add	r3, ip
 8006402:	2280      	movs	r2, #128	; 0x80
 8006404:	18ba      	adds	r2, r7, r2
 8006406:	9200      	str	r2, [sp, #0]
 8006408:	6818      	ldr	r0, [r3, #0]
 800640a:	6859      	ldr	r1, [r3, #4]
 800640c:	689a      	ldr	r2, [r3, #8]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	f7fd fdd4 	bl	8003fbc <CalcQuaternionToEuler>
			sprintf(uart_buffer, "MOVEMENT EXPECTED -> Pan %.4f  Tilt %.4f \r\n", (prev_0.yaw - angles_0.yaw), (prev_0.roll - angles_0.roll));
 8006414:	4bc2      	ldr	r3, [pc, #776]	; (8006720 <main+0xd1c>)
 8006416:	229a      	movs	r2, #154	; 0x9a
 8006418:	0092      	lsls	r2, r2, #2
 800641a:	4694      	mov	ip, r2
 800641c:	44bc      	add	ip, r7
 800641e:	4463      	add	r3, ip
 8006420:	689a      	ldr	r2, [r3, #8]
 8006422:	4bc0      	ldr	r3, [pc, #768]	; (8006724 <main+0xd20>)
 8006424:	219a      	movs	r1, #154	; 0x9a
 8006426:	0089      	lsls	r1, r1, #2
 8006428:	468c      	mov	ip, r1
 800642a:	44bc      	add	ip, r7
 800642c:	4463      	add	r3, ip
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	1c19      	adds	r1, r3, #0
 8006432:	1c10      	adds	r0, r2, #0
 8006434:	f7fa fd06 	bl	8000e44 <__aeabi_fsub>
 8006438:	1c03      	adds	r3, r0, #0
 800643a:	1c18      	adds	r0, r3, #0
 800643c:	f7fc fd48 	bl	8002ed0 <__aeabi_f2d>
 8006440:	0004      	movs	r4, r0
 8006442:	000d      	movs	r5, r1
 8006444:	4bb6      	ldr	r3, [pc, #728]	; (8006720 <main+0xd1c>)
 8006446:	229a      	movs	r2, #154	; 0x9a
 8006448:	0092      	lsls	r2, r2, #2
 800644a:	4694      	mov	ip, r2
 800644c:	44bc      	add	ip, r7
 800644e:	4463      	add	r3, ip
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	4bb4      	ldr	r3, [pc, #720]	; (8006724 <main+0xd20>)
 8006454:	219a      	movs	r1, #154	; 0x9a
 8006456:	0089      	lsls	r1, r1, #2
 8006458:	468c      	mov	ip, r1
 800645a:	44bc      	add	ip, r7
 800645c:	4463      	add	r3, ip
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	1c19      	adds	r1, r3, #0
 8006462:	1c10      	adds	r0, r2, #0
 8006464:	f7fa fcee 	bl	8000e44 <__aeabi_fsub>
 8006468:	1c03      	adds	r3, r0, #0
 800646a:	1c18      	adds	r0, r3, #0
 800646c:	f7fc fd30 	bl	8002ed0 <__aeabi_f2d>
 8006470:	0002      	movs	r2, r0
 8006472:	000b      	movs	r3, r1
 8006474:	49ac      	ldr	r1, [pc, #688]	; (8006728 <main+0xd24>)
 8006476:	26be      	movs	r6, #190	; 0xbe
 8006478:	0076      	lsls	r6, r6, #1
 800647a:	19b8      	adds	r0, r7, r6
 800647c:	9200      	str	r2, [sp, #0]
 800647e:	9301      	str	r3, [sp, #4]
 8006480:	0022      	movs	r2, r4
 8006482:	002b      	movs	r3, r5
 8006484:	f004 fd04 	bl	800ae90 <siprintf>
			HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 8006488:	19bb      	adds	r3, r7, r6
 800648a:	0018      	movs	r0, r3
 800648c:	f7f9 fe38 	bl	8000100 <strlen>
 8006490:	0003      	movs	r3, r0
 8006492:	b29a      	uxth	r2, r3
 8006494:	23fa      	movs	r3, #250	; 0xfa
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	19b9      	adds	r1, r7, r6
 800649a:	48a4      	ldr	r0, [pc, #656]	; (800672c <main+0xd28>)
 800649c:	f003 fb1a 	bl	8009ad4 <HAL_UART_Transmit>
			CalcQuaternionToEuler(quat_1, &angles_1);
 80064a0:	4ba3      	ldr	r3, [pc, #652]	; (8006730 <main+0xd2c>)
 80064a2:	229a      	movs	r2, #154	; 0x9a
 80064a4:	0092      	lsls	r2, r2, #2
 80064a6:	4694      	mov	ip, r2
 80064a8:	44bc      	add	ip, r7
 80064aa:	4463      	add	r3, ip
 80064ac:	2274      	movs	r2, #116	; 0x74
 80064ae:	18ba      	adds	r2, r7, r2
 80064b0:	9200      	str	r2, [sp, #0]
 80064b2:	6818      	ldr	r0, [r3, #0]
 80064b4:	6859      	ldr	r1, [r3, #4]
 80064b6:	689a      	ldr	r2, [r3, #8]
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	f7fd fd7f 	bl	8003fbc <CalcQuaternionToEuler>
			sprintf(uart_buffer, "MOVEMENT EXPECTED -> Pan %.4f  Tilt %.4f \r\n", (prev_1.yaw - angles_1.yaw), (prev_1.roll - angles_1.roll));
 80064be:	4b9d      	ldr	r3, [pc, #628]	; (8006734 <main+0xd30>)
 80064c0:	229a      	movs	r2, #154	; 0x9a
 80064c2:	0092      	lsls	r2, r2, #2
 80064c4:	4694      	mov	ip, r2
 80064c6:	44bc      	add	ip, r7
 80064c8:	4463      	add	r3, ip
 80064ca:	689a      	ldr	r2, [r3, #8]
 80064cc:	4b9a      	ldr	r3, [pc, #616]	; (8006738 <main+0xd34>)
 80064ce:	219a      	movs	r1, #154	; 0x9a
 80064d0:	0089      	lsls	r1, r1, #2
 80064d2:	468c      	mov	ip, r1
 80064d4:	44bc      	add	ip, r7
 80064d6:	4463      	add	r3, ip
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	1c19      	adds	r1, r3, #0
 80064dc:	1c10      	adds	r0, r2, #0
 80064de:	f7fa fcb1 	bl	8000e44 <__aeabi_fsub>
 80064e2:	1c03      	adds	r3, r0, #0
 80064e4:	1c18      	adds	r0, r3, #0
 80064e6:	f7fc fcf3 	bl	8002ed0 <__aeabi_f2d>
 80064ea:	0004      	movs	r4, r0
 80064ec:	000d      	movs	r5, r1
 80064ee:	4b91      	ldr	r3, [pc, #580]	; (8006734 <main+0xd30>)
 80064f0:	229a      	movs	r2, #154	; 0x9a
 80064f2:	0092      	lsls	r2, r2, #2
 80064f4:	4694      	mov	ip, r2
 80064f6:	44bc      	add	ip, r7
 80064f8:	4463      	add	r3, ip
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	4b8e      	ldr	r3, [pc, #568]	; (8006738 <main+0xd34>)
 80064fe:	219a      	movs	r1, #154	; 0x9a
 8006500:	0089      	lsls	r1, r1, #2
 8006502:	468c      	mov	ip, r1
 8006504:	44bc      	add	ip, r7
 8006506:	4463      	add	r3, ip
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	1c19      	adds	r1, r3, #0
 800650c:	1c10      	adds	r0, r2, #0
 800650e:	f7fa fc99 	bl	8000e44 <__aeabi_fsub>
 8006512:	1c03      	adds	r3, r0, #0
 8006514:	1c18      	adds	r0, r3, #0
 8006516:	f7fc fcdb 	bl	8002ed0 <__aeabi_f2d>
 800651a:	0002      	movs	r2, r0
 800651c:	000b      	movs	r3, r1
 800651e:	4982      	ldr	r1, [pc, #520]	; (8006728 <main+0xd24>)
 8006520:	19b8      	adds	r0, r7, r6
 8006522:	9200      	str	r2, [sp, #0]
 8006524:	9301      	str	r3, [sp, #4]
 8006526:	0022      	movs	r2, r4
 8006528:	002b      	movs	r3, r5
 800652a:	f004 fcb1 	bl	800ae90 <siprintf>
						HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 800652e:	19bb      	adds	r3, r7, r6
 8006530:	0018      	movs	r0, r3
 8006532:	f7f9 fde5 	bl	8000100 <strlen>
 8006536:	0003      	movs	r3, r0
 8006538:	b29a      	uxth	r2, r3
 800653a:	23fa      	movs	r3, #250	; 0xfa
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	19b9      	adds	r1, r7, r6
 8006540:	487a      	ldr	r0, [pc, #488]	; (800672c <main+0xd28>)
 8006542:	f003 fac7 	bl	8009ad4 <HAL_UART_Transmit>
			//quat_buffer = quat;

		float diff_pan = fabs(fabs(prev_0.yaw - angles_0.yaw) - fabs(prev_1.yaw - angles_1.yaw));
 8006546:	4b76      	ldr	r3, [pc, #472]	; (8006720 <main+0xd1c>)
 8006548:	229a      	movs	r2, #154	; 0x9a
 800654a:	0092      	lsls	r2, r2, #2
 800654c:	4694      	mov	ip, r2
 800654e:	44bc      	add	ip, r7
 8006550:	4463      	add	r3, ip
 8006552:	689a      	ldr	r2, [r3, #8]
 8006554:	4b73      	ldr	r3, [pc, #460]	; (8006724 <main+0xd20>)
 8006556:	219a      	movs	r1, #154	; 0x9a
 8006558:	0089      	lsls	r1, r1, #2
 800655a:	468c      	mov	ip, r1
 800655c:	44bc      	add	ip, r7
 800655e:	4463      	add	r3, ip
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	1c19      	adds	r1, r3, #0
 8006564:	1c10      	adds	r0, r2, #0
 8006566:	f7fa fc6d 	bl	8000e44 <__aeabi_fsub>
 800656a:	1c03      	adds	r3, r0, #0
 800656c:	005b      	lsls	r3, r3, #1
 800656e:	085c      	lsrs	r4, r3, #1
 8006570:	4b70      	ldr	r3, [pc, #448]	; (8006734 <main+0xd30>)
 8006572:	229a      	movs	r2, #154	; 0x9a
 8006574:	0092      	lsls	r2, r2, #2
 8006576:	4694      	mov	ip, r2
 8006578:	44bc      	add	ip, r7
 800657a:	4463      	add	r3, ip
 800657c:	689a      	ldr	r2, [r3, #8]
 800657e:	4b6e      	ldr	r3, [pc, #440]	; (8006738 <main+0xd34>)
 8006580:	219a      	movs	r1, #154	; 0x9a
 8006582:	0089      	lsls	r1, r1, #2
 8006584:	468c      	mov	ip, r1
 8006586:	44bc      	add	ip, r7
 8006588:	4463      	add	r3, ip
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	1c19      	adds	r1, r3, #0
 800658e:	1c10      	adds	r0, r2, #0
 8006590:	f7fa fc58 	bl	8000e44 <__aeabi_fsub>
 8006594:	1c03      	adds	r3, r0, #0
 8006596:	005b      	lsls	r3, r3, #1
 8006598:	085b      	lsrs	r3, r3, #1
 800659a:	1c19      	adds	r1, r3, #0
 800659c:	1c20      	adds	r0, r4, #0
 800659e:	f7fa fc51 	bl	8000e44 <__aeabi_fsub>
 80065a2:	1c03      	adds	r3, r0, #0
 80065a4:	005b      	lsls	r3, r3, #1
 80065a6:	085b      	lsrs	r3, r3, #1
 80065a8:	2592      	movs	r5, #146	; 0x92
 80065aa:	00ad      	lsls	r5, r5, #2
 80065ac:	197a      	adds	r2, r7, r5
 80065ae:	6013      	str	r3, [r2, #0]
		float diff_tilt = fabs(fabs(prev_0.roll - angles_0.roll) - fabs(prev_1.roll - angles_1.roll));
 80065b0:	4b5b      	ldr	r3, [pc, #364]	; (8006720 <main+0xd1c>)
 80065b2:	229a      	movs	r2, #154	; 0x9a
 80065b4:	0092      	lsls	r2, r2, #2
 80065b6:	4694      	mov	ip, r2
 80065b8:	44bc      	add	ip, r7
 80065ba:	4463      	add	r3, ip
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	4b59      	ldr	r3, [pc, #356]	; (8006724 <main+0xd20>)
 80065c0:	219a      	movs	r1, #154	; 0x9a
 80065c2:	0089      	lsls	r1, r1, #2
 80065c4:	468c      	mov	ip, r1
 80065c6:	44bc      	add	ip, r7
 80065c8:	4463      	add	r3, ip
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	1c19      	adds	r1, r3, #0
 80065ce:	1c10      	adds	r0, r2, #0
 80065d0:	f7fa fc38 	bl	8000e44 <__aeabi_fsub>
 80065d4:	1c03      	adds	r3, r0, #0
 80065d6:	005b      	lsls	r3, r3, #1
 80065d8:	085c      	lsrs	r4, r3, #1
 80065da:	4b56      	ldr	r3, [pc, #344]	; (8006734 <main+0xd30>)
 80065dc:	229a      	movs	r2, #154	; 0x9a
 80065de:	0092      	lsls	r2, r2, #2
 80065e0:	4694      	mov	ip, r2
 80065e2:	44bc      	add	ip, r7
 80065e4:	4463      	add	r3, ip
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	4b53      	ldr	r3, [pc, #332]	; (8006738 <main+0xd34>)
 80065ea:	219a      	movs	r1, #154	; 0x9a
 80065ec:	0089      	lsls	r1, r1, #2
 80065ee:	468c      	mov	ip, r1
 80065f0:	44bc      	add	ip, r7
 80065f2:	4463      	add	r3, ip
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	1c19      	adds	r1, r3, #0
 80065f8:	1c10      	adds	r0, r2, #0
 80065fa:	f7fa fc23 	bl	8000e44 <__aeabi_fsub>
 80065fe:	1c03      	adds	r3, r0, #0
 8006600:	005b      	lsls	r3, r3, #1
 8006602:	085b      	lsrs	r3, r3, #1
 8006604:	1c19      	adds	r1, r3, #0
 8006606:	1c20      	adds	r0, r4, #0
 8006608:	f7fa fc1c 	bl	8000e44 <__aeabi_fsub>
 800660c:	1c03      	adds	r3, r0, #0
 800660e:	005b      	lsls	r3, r3, #1
 8006610:	085b      	lsrs	r3, r3, #1
 8006612:	2291      	movs	r2, #145	; 0x91
 8006614:	0092      	lsls	r2, r2, #2
 8006616:	18ba      	adds	r2, r7, r2
 8006618:	6013      	str	r3, [r2, #0]

		if((diff_pan > 3.0) | (diff_tilt > 3.0)){
 800661a:	2301      	movs	r3, #1
 800661c:	1c1c      	adds	r4, r3, #0
 800661e:	4947      	ldr	r1, [pc, #284]	; (800673c <main+0xd38>)
 8006620:	197b      	adds	r3, r7, r5
 8006622:	6818      	ldr	r0, [r3, #0]
 8006624:	f7f9 ff62 	bl	80004ec <__aeabi_fcmpgt>
 8006628:	1e03      	subs	r3, r0, #0
 800662a:	d101      	bne.n	8006630 <main+0xc2c>
 800662c:	2300      	movs	r3, #0
 800662e:	1c1c      	adds	r4, r3, #0
 8006630:	b2e4      	uxtb	r4, r4
 8006632:	2301      	movs	r3, #1
 8006634:	1c1d      	adds	r5, r3, #0
 8006636:	4941      	ldr	r1, [pc, #260]	; (800673c <main+0xd38>)
 8006638:	2391      	movs	r3, #145	; 0x91
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	18fb      	adds	r3, r7, r3
 800663e:	6818      	ldr	r0, [r3, #0]
 8006640:	f7f9 ff54 	bl	80004ec <__aeabi_fcmpgt>
 8006644:	1e03      	subs	r3, r0, #0
 8006646:	d101      	bne.n	800664c <main+0xc48>
 8006648:	2300      	movs	r3, #0
 800664a:	1c1d      	adds	r5, r3, #0
 800664c:	b2eb      	uxtb	r3, r5
 800664e:	4323      	orrs	r3, r4
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b00      	cmp	r3, #0
 8006654:	d026      	beq.n	80066a4 <main+0xca0>
			sprintf(uart_buffer, "TAMPERING! Error: %.4f : %.4f \r\n", diff_pan, diff_tilt);
 8006656:	2392      	movs	r3, #146	; 0x92
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	18fb      	adds	r3, r7, r3
 800665c:	6818      	ldr	r0, [r3, #0]
 800665e:	f7fc fc37 	bl	8002ed0 <__aeabi_f2d>
 8006662:	0004      	movs	r4, r0
 8006664:	000d      	movs	r5, r1
 8006666:	2391      	movs	r3, #145	; 0x91
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	18fb      	adds	r3, r7, r3
 800666c:	6818      	ldr	r0, [r3, #0]
 800666e:	f7fc fc2f 	bl	8002ed0 <__aeabi_f2d>
 8006672:	0002      	movs	r2, r0
 8006674:	000b      	movs	r3, r1
 8006676:	4932      	ldr	r1, [pc, #200]	; (8006740 <main+0xd3c>)
 8006678:	26be      	movs	r6, #190	; 0xbe
 800667a:	0076      	lsls	r6, r6, #1
 800667c:	19b8      	adds	r0, r7, r6
 800667e:	9200      	str	r2, [sp, #0]
 8006680:	9301      	str	r3, [sp, #4]
 8006682:	0022      	movs	r2, r4
 8006684:	002b      	movs	r3, r5
 8006686:	f004 fc03 	bl	800ae90 <siprintf>
			HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 800668a:	0034      	movs	r4, r6
 800668c:	193b      	adds	r3, r7, r4
 800668e:	0018      	movs	r0, r3
 8006690:	f7f9 fd36 	bl	8000100 <strlen>
 8006694:	0003      	movs	r3, r0
 8006696:	b29a      	uxth	r2, r3
 8006698:	23fa      	movs	r3, #250	; 0xfa
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	1939      	adds	r1, r7, r4
 800669e:	4823      	ldr	r0, [pc, #140]	; (800672c <main+0xd28>)
 80066a0:	f003 fa18 	bl	8009ad4 <HAL_UART_Transmit>
		}

		prev_0.roll = angles_0.roll;
 80066a4:	4b1f      	ldr	r3, [pc, #124]	; (8006724 <main+0xd20>)
 80066a6:	229a      	movs	r2, #154	; 0x9a
 80066a8:	0092      	lsls	r2, r2, #2
 80066aa:	4694      	mov	ip, r2
 80066ac:	44bc      	add	ip, r7
 80066ae:	4463      	add	r3, ip
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	4b1b      	ldr	r3, [pc, #108]	; (8006720 <main+0xd1c>)
 80066b4:	219a      	movs	r1, #154	; 0x9a
 80066b6:	0089      	lsls	r1, r1, #2
 80066b8:	468c      	mov	ip, r1
 80066ba:	44bc      	add	ip, r7
 80066bc:	4463      	add	r3, ip
 80066be:	601a      	str	r2, [r3, #0]
		prev_0.yaw = angles_0.yaw;
 80066c0:	4b18      	ldr	r3, [pc, #96]	; (8006724 <main+0xd20>)
 80066c2:	229a      	movs	r2, #154	; 0x9a
 80066c4:	0092      	lsls	r2, r2, #2
 80066c6:	4694      	mov	ip, r2
 80066c8:	44bc      	add	ip, r7
 80066ca:	4463      	add	r3, ip
 80066cc:	689a      	ldr	r2, [r3, #8]
 80066ce:	4b14      	ldr	r3, [pc, #80]	; (8006720 <main+0xd1c>)
 80066d0:	219a      	movs	r1, #154	; 0x9a
 80066d2:	0089      	lsls	r1, r1, #2
 80066d4:	468c      	mov	ip, r1
 80066d6:	44bc      	add	ip, r7
 80066d8:	4463      	add	r3, ip
 80066da:	609a      	str	r2, [r3, #8]
		prev_1.roll = angles_1.roll;
 80066dc:	4b16      	ldr	r3, [pc, #88]	; (8006738 <main+0xd34>)
 80066de:	229a      	movs	r2, #154	; 0x9a
 80066e0:	0092      	lsls	r2, r2, #2
 80066e2:	4694      	mov	ip, r2
 80066e4:	44bc      	add	ip, r7
 80066e6:	4463      	add	r3, ip
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	4b12      	ldr	r3, [pc, #72]	; (8006734 <main+0xd30>)
 80066ec:	219a      	movs	r1, #154	; 0x9a
 80066ee:	0089      	lsls	r1, r1, #2
 80066f0:	468c      	mov	ip, r1
 80066f2:	44bc      	add	ip, r7
 80066f4:	4463      	add	r3, ip
 80066f6:	601a      	str	r2, [r3, #0]
		prev_1.yaw = angles_1.yaw;
 80066f8:	4b0f      	ldr	r3, [pc, #60]	; (8006738 <main+0xd34>)
 80066fa:	229a      	movs	r2, #154	; 0x9a
 80066fc:	0092      	lsls	r2, r2, #2
 80066fe:	4694      	mov	ip, r2
 8006700:	44bc      	add	ip, r7
 8006702:	4463      	add	r3, ip
 8006704:	689a      	ldr	r2, [r3, #8]
 8006706:	4b0b      	ldr	r3, [pc, #44]	; (8006734 <main+0xd30>)
 8006708:	219a      	movs	r1, #154	; 0x9a
 800670a:	0089      	lsls	r1, r1, #2
 800670c:	468c      	mov	ip, r1
 800670e:	44bc      	add	ip, r7
 8006710:	4463      	add	r3, ip
 8006712:	609a      	str	r2, [r3, #8]
 8006714:	e03d      	b.n	8006792 <main+0xd8e>
 8006716:	46c0      	nop			; (mov r8, r8)
 8006718:	00000263 	.word	0x00000263
 800671c:	fffffe34 	.word	0xfffffe34
 8006720:	fffffdf4 	.word	0xfffffdf4
 8006724:	fffffe18 	.word	0xfffffe18
 8006728:	0800fe10 	.word	0x0800fe10
 800672c:	200004e8 	.word	0x200004e8
 8006730:	fffffe24 	.word	0xfffffe24
 8006734:	fffffde8 	.word	0xfffffde8
 8006738:	fffffe0c 	.word	0xfffffe0c
 800673c:	40400000 	.word	0x40400000
 8006740:	0800fe3c 	.word	0x0800fe3c


		}
		else if (uart_prescaler == 0)
 8006744:	4b34      	ldr	r3, [pc, #208]	; (8006818 <main+0xe14>)
 8006746:	18fb      	adds	r3, r7, r3
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d121      	bne.n	8006792 <main+0xd8e>
		{
			sprintf(uart_buffer, "NO TAMPERING DETECTED -> MOVE EXPECTED: %i -> LOOP DURATION: %.3f \r\n", moving_expected, duration);
 800674e:	4b33      	ldr	r3, [pc, #204]	; (800681c <main+0xe18>)
 8006750:	18fb      	adds	r3, r7, r3
 8006752:	2400      	movs	r4, #0
 8006754:	571c      	ldrsb	r4, [r3, r4]
 8006756:	2399      	movs	r3, #153	; 0x99
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	18fb      	adds	r3, r7, r3
 800675c:	6818      	ldr	r0, [r3, #0]
 800675e:	f7fc fbb7 	bl	8002ed0 <__aeabi_f2d>
 8006762:	0002      	movs	r2, r0
 8006764:	000b      	movs	r3, r1
 8006766:	492e      	ldr	r1, [pc, #184]	; (8006820 <main+0xe1c>)
 8006768:	25be      	movs	r5, #190	; 0xbe
 800676a:	006d      	lsls	r5, r5, #1
 800676c:	1978      	adds	r0, r7, r5
 800676e:	9200      	str	r2, [sp, #0]
 8006770:	9301      	str	r3, [sp, #4]
 8006772:	0022      	movs	r2, r4
 8006774:	f004 fb8c 	bl	800ae90 <siprintf>
			HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 8006778:	002c      	movs	r4, r5
 800677a:	193b      	adds	r3, r7, r4
 800677c:	0018      	movs	r0, r3
 800677e:	f7f9 fcbf 	bl	8000100 <strlen>
 8006782:	0003      	movs	r3, r0
 8006784:	b29a      	uxth	r2, r3
 8006786:	23fa      	movs	r3, #250	; 0xfa
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	1939      	adds	r1, r7, r4
 800678c:	4825      	ldr	r0, [pc, #148]	; (8006824 <main+0xe20>)
 800678e:	f003 f9a1 	bl	8009ad4 <HAL_UART_Transmit>
		}
		was_moving = 0;
 8006792:	4b25      	ldr	r3, [pc, #148]	; (8006828 <main+0xe24>)
 8006794:	18fb      	adds	r3, r7, r3
 8006796:	2200      	movs	r2, #0
 8006798:	701a      	strb	r2, [r3, #0]
	}


	duration = (__HAL_TIM_GET_COUNTER(&htim16))*1000.0/clock;
 800679a:	4b24      	ldr	r3, [pc, #144]	; (800682c <main+0xe28>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a0:	0018      	movs	r0, r3
 80067a2:	f7fc fb6f 	bl	8002e84 <__aeabi_ui2d>
 80067a6:	2200      	movs	r2, #0
 80067a8:	4b21      	ldr	r3, [pc, #132]	; (8006830 <main+0xe2c>)
 80067aa:	f7fb fce9 	bl	8002180 <__aeabi_dmul>
 80067ae:	0002      	movs	r2, r0
 80067b0:	000b      	movs	r3, r1
 80067b2:	0014      	movs	r4, r2
 80067b4:	001d      	movs	r5, r3
 80067b6:	2394      	movs	r3, #148	; 0x94
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	18fb      	adds	r3, r7, r3
 80067bc:	6818      	ldr	r0, [r3, #0]
 80067be:	f7fc fb87 	bl	8002ed0 <__aeabi_f2d>
 80067c2:	0002      	movs	r2, r0
 80067c4:	000b      	movs	r3, r1
 80067c6:	0020      	movs	r0, r4
 80067c8:	0029      	movs	r1, r5
 80067ca:	f7fb f8d3 	bl	8001974 <__aeabi_ddiv>
 80067ce:	0002      	movs	r2, r0
 80067d0:	000b      	movs	r3, r1
 80067d2:	0010      	movs	r0, r2
 80067d4:	0019      	movs	r1, r3
 80067d6:	f7fc fbc3 	bl	8002f60 <__aeabi_d2f>
 80067da:	1c03      	adds	r3, r0, #0
 80067dc:	2299      	movs	r2, #153	; 0x99
 80067de:	0092      	lsls	r2, r2, #2
 80067e0:	18b9      	adds	r1, r7, r2
 80067e2:	600b      	str	r3, [r1, #0]
	duration_diff = SAMPLE_TIME_ICM - duration;
 80067e4:	18bb      	adds	r3, r7, r2
 80067e6:	6819      	ldr	r1, [r3, #0]
 80067e8:	4812      	ldr	r0, [pc, #72]	; (8006834 <main+0xe30>)
 80067ea:	f7fa fb2b 	bl	8000e44 <__aeabi_fsub>
 80067ee:	1c03      	adds	r3, r0, #0
 80067f0:	2495      	movs	r4, #149	; 0x95
 80067f2:	00a4      	lsls	r4, r4, #2
 80067f4:	193a      	adds	r2, r7, r4
 80067f6:	6013      	str	r3, [r2, #0]

	if(duration_diff > 0)
 80067f8:	2100      	movs	r1, #0
 80067fa:	193b      	adds	r3, r7, r4
 80067fc:	6818      	ldr	r0, [r3, #0]
 80067fe:	f7f9 fe75 	bl	80004ec <__aeabi_fcmpgt>
 8006802:	1e03      	subs	r3, r0, #0
 8006804:	d007      	beq.n	8006816 <main+0xe12>
	{
	  HAL_Delay(duration_diff);
 8006806:	193b      	adds	r3, r7, r4
 8006808:	6818      	ldr	r0, [r3, #0]
 800680a:	f7f9 fe83 	bl	8000514 <__aeabi_f2uiz>
 800680e:	0003      	movs	r3, r0
 8006810:	0018      	movs	r0, r3
 8006812:	f000 fdbd 	bl	8007390 <HAL_Delay>
	__HAL_TIM_SET_COUNTER(&htim16,0);
 8006816:	e423      	b.n	8006060 <main+0x65c>
 8006818:	00000262 	.word	0x00000262
 800681c:	0000024f 	.word	0x0000024f
 8006820:	0800fe60 	.word	0x0800fe60
 8006824:	200004e8 	.word	0x200004e8
 8006828:	00000263 	.word	0x00000263
 800682c:	20000578 	.word	0x20000578
 8006830:	408f4000 	.word	0x408f4000
 8006834:	41f00000 	.word	0x41f00000

08006838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006838:	b590      	push	{r4, r7, lr}
 800683a:	b093      	sub	sp, #76	; 0x4c
 800683c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800683e:	2414      	movs	r4, #20
 8006840:	193b      	adds	r3, r7, r4
 8006842:	0018      	movs	r0, r3
 8006844:	2334      	movs	r3, #52	; 0x34
 8006846:	001a      	movs	r2, r3
 8006848:	2100      	movs	r1, #0
 800684a:	f003 fe9f 	bl	800a58c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800684e:	1d3b      	adds	r3, r7, #4
 8006850:	0018      	movs	r0, r3
 8006852:	2310      	movs	r3, #16
 8006854:	001a      	movs	r2, r3
 8006856:	2100      	movs	r1, #0
 8006858:	f003 fe98 	bl	800a58c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800685c:	2380      	movs	r3, #128	; 0x80
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	0018      	movs	r0, r3
 8006862:	f001 f933 	bl	8007acc <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8006866:	193b      	adds	r3, r7, r4
 8006868:	220a      	movs	r2, #10
 800686a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800686c:	193b      	adds	r3, r7, r4
 800686e:	2280      	movs	r2, #128	; 0x80
 8006870:	0052      	lsls	r2, r2, #1
 8006872:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8006874:	0021      	movs	r1, r4
 8006876:	187b      	adds	r3, r7, r1
 8006878:	2200      	movs	r2, #0
 800687a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800687c:	187b      	adds	r3, r7, r1
 800687e:	2240      	movs	r2, #64	; 0x40
 8006880:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8006882:	187b      	adds	r3, r7, r1
 8006884:	2201      	movs	r2, #1
 8006886:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8006888:	187b      	adds	r3, r7, r1
 800688a:	2200      	movs	r2, #0
 800688c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800688e:	187b      	adds	r3, r7, r1
 8006890:	0018      	movs	r0, r3
 8006892:	f001 f967 	bl	8007b64 <HAL_RCC_OscConfig>
 8006896:	1e03      	subs	r3, r0, #0
 8006898:	d001      	beq.n	800689e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800689a:	f000 f9f9 	bl	8006c90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800689e:	1d3b      	adds	r3, r7, #4
 80068a0:	2207      	movs	r2, #7
 80068a2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80068a4:	1d3b      	adds	r3, r7, #4
 80068a6:	2200      	movs	r2, #0
 80068a8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80068aa:	1d3b      	adds	r3, r7, #4
 80068ac:	2200      	movs	r2, #0
 80068ae:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80068b0:	1d3b      	adds	r3, r7, #4
 80068b2:	2200      	movs	r2, #0
 80068b4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80068b6:	1d3b      	adds	r3, r7, #4
 80068b8:	2100      	movs	r1, #0
 80068ba:	0018      	movs	r0, r3
 80068bc:	f001 fc68 	bl	8008190 <HAL_RCC_ClockConfig>
 80068c0:	1e03      	subs	r3, r0, #0
 80068c2:	d001      	beq.n	80068c8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80068c4:	f000 f9e4 	bl	8006c90 <Error_Handler>
  }
}
 80068c8:	46c0      	nop			; (mov r8, r8)
 80068ca:	46bd      	mov	sp, r7
 80068cc:	b013      	add	sp, #76	; 0x4c
 80068ce:	bd90      	pop	{r4, r7, pc}

080068d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80068d4:	4b1b      	ldr	r3, [pc, #108]	; (8006944 <MX_I2C1_Init+0x74>)
 80068d6:	4a1c      	ldr	r2, [pc, #112]	; (8006948 <MX_I2C1_Init+0x78>)
 80068d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80068da:	4b1a      	ldr	r3, [pc, #104]	; (8006944 <MX_I2C1_Init+0x74>)
 80068dc:	4a1b      	ldr	r2, [pc, #108]	; (800694c <MX_I2C1_Init+0x7c>)
 80068de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80068e0:	4b18      	ldr	r3, [pc, #96]	; (8006944 <MX_I2C1_Init+0x74>)
 80068e2:	2200      	movs	r2, #0
 80068e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80068e6:	4b17      	ldr	r3, [pc, #92]	; (8006944 <MX_I2C1_Init+0x74>)
 80068e8:	2201      	movs	r2, #1
 80068ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80068ec:	4b15      	ldr	r3, [pc, #84]	; (8006944 <MX_I2C1_Init+0x74>)
 80068ee:	2200      	movs	r2, #0
 80068f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80068f2:	4b14      	ldr	r3, [pc, #80]	; (8006944 <MX_I2C1_Init+0x74>)
 80068f4:	2200      	movs	r2, #0
 80068f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80068f8:	4b12      	ldr	r3, [pc, #72]	; (8006944 <MX_I2C1_Init+0x74>)
 80068fa:	2200      	movs	r2, #0
 80068fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80068fe:	4b11      	ldr	r3, [pc, #68]	; (8006944 <MX_I2C1_Init+0x74>)
 8006900:	2200      	movs	r2, #0
 8006902:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006904:	4b0f      	ldr	r3, [pc, #60]	; (8006944 <MX_I2C1_Init+0x74>)
 8006906:	2200      	movs	r2, #0
 8006908:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800690a:	4b0e      	ldr	r3, [pc, #56]	; (8006944 <MX_I2C1_Init+0x74>)
 800690c:	0018      	movs	r0, r3
 800690e:	f000 ffaf 	bl	8007870 <HAL_I2C_Init>
 8006912:	1e03      	subs	r3, r0, #0
 8006914:	d001      	beq.n	800691a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8006916:	f000 f9bb 	bl	8006c90 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800691a:	4b0a      	ldr	r3, [pc, #40]	; (8006944 <MX_I2C1_Init+0x74>)
 800691c:	2100      	movs	r1, #0
 800691e:	0018      	movs	r0, r3
 8006920:	f001 f83c 	bl	800799c <HAL_I2CEx_ConfigAnalogFilter>
 8006924:	1e03      	subs	r3, r0, #0
 8006926:	d001      	beq.n	800692c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8006928:	f000 f9b2 	bl	8006c90 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800692c:	4b05      	ldr	r3, [pc, #20]	; (8006944 <MX_I2C1_Init+0x74>)
 800692e:	2100      	movs	r1, #0
 8006930:	0018      	movs	r0, r3
 8006932:	f001 f87f 	bl	8007a34 <HAL_I2CEx_ConfigDigitalFilter>
 8006936:	1e03      	subs	r3, r0, #0
 8006938:	d001      	beq.n	800693e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800693a:	f000 f9a9 	bl	8006c90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800693e:	46c0      	nop			; (mov r8, r8)
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}
 8006944:	2000040c 	.word	0x2000040c
 8006948:	40005400 	.word	0x40005400
 800694c:	00303d5b 	.word	0x00303d5b

08006950 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8006954:	4b13      	ldr	r3, [pc, #76]	; (80069a4 <MX_RTC_Init+0x54>)
 8006956:	4a14      	ldr	r2, [pc, #80]	; (80069a8 <MX_RTC_Init+0x58>)
 8006958:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800695a:	4b12      	ldr	r3, [pc, #72]	; (80069a4 <MX_RTC_Init+0x54>)
 800695c:	2200      	movs	r2, #0
 800695e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8006960:	4b10      	ldr	r3, [pc, #64]	; (80069a4 <MX_RTC_Init+0x54>)
 8006962:	227f      	movs	r2, #127	; 0x7f
 8006964:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8006966:	4b0f      	ldr	r3, [pc, #60]	; (80069a4 <MX_RTC_Init+0x54>)
 8006968:	22ff      	movs	r2, #255	; 0xff
 800696a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800696c:	4b0d      	ldr	r3, [pc, #52]	; (80069a4 <MX_RTC_Init+0x54>)
 800696e:	2200      	movs	r2, #0
 8006970:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8006972:	4b0c      	ldr	r3, [pc, #48]	; (80069a4 <MX_RTC_Init+0x54>)
 8006974:	2200      	movs	r2, #0
 8006976:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8006978:	4b0a      	ldr	r3, [pc, #40]	; (80069a4 <MX_RTC_Init+0x54>)
 800697a:	2200      	movs	r2, #0
 800697c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800697e:	4b09      	ldr	r3, [pc, #36]	; (80069a4 <MX_RTC_Init+0x54>)
 8006980:	2280      	movs	r2, #128	; 0x80
 8006982:	05d2      	lsls	r2, r2, #23
 8006984:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8006986:	4b07      	ldr	r3, [pc, #28]	; (80069a4 <MX_RTC_Init+0x54>)
 8006988:	2200      	movs	r2, #0
 800698a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800698c:	4b05      	ldr	r3, [pc, #20]	; (80069a4 <MX_RTC_Init+0x54>)
 800698e:	0018      	movs	r0, r3
 8006990:	f001 fedc 	bl	800874c <HAL_RTC_Init>
 8006994:	1e03      	subs	r3, r0, #0
 8006996:	d001      	beq.n	800699c <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8006998:	f000 f97a 	bl	8006c90 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800699c:	46c0      	nop			; (mov r8, r8)
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	46c0      	nop			; (mov r8, r8)
 80069a4:	20000458 	.word	0x20000458
 80069a8:	40002800 	.word	0x40002800

080069ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80069b0:	4b1b      	ldr	r3, [pc, #108]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069b2:	4a1c      	ldr	r2, [pc, #112]	; (8006a24 <MX_SPI1_Init+0x78>)
 80069b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80069b6:	4b1a      	ldr	r3, [pc, #104]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069b8:	2282      	movs	r2, #130	; 0x82
 80069ba:	0052      	lsls	r2, r2, #1
 80069bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80069be:	4b18      	ldr	r3, [pc, #96]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069c0:	2200      	movs	r2, #0
 80069c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80069c4:	4b16      	ldr	r3, [pc, #88]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069c6:	22e0      	movs	r2, #224	; 0xe0
 80069c8:	00d2      	lsls	r2, r2, #3
 80069ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80069cc:	4b14      	ldr	r3, [pc, #80]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069ce:	2200      	movs	r2, #0
 80069d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80069d2:	4b13      	ldr	r3, [pc, #76]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80069d8:	4b11      	ldr	r3, [pc, #68]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069da:	2280      	movs	r2, #128	; 0x80
 80069dc:	0092      	lsls	r2, r2, #2
 80069de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80069e0:	4b0f      	ldr	r3, [pc, #60]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069e2:	2200      	movs	r2, #0
 80069e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80069e6:	4b0e      	ldr	r3, [pc, #56]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069e8:	2200      	movs	r2, #0
 80069ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80069ec:	4b0c      	ldr	r3, [pc, #48]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069ee:	2200      	movs	r2, #0
 80069f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069f2:	4b0b      	ldr	r3, [pc, #44]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069f4:	2200      	movs	r2, #0
 80069f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80069f8:	4b09      	ldr	r3, [pc, #36]	; (8006a20 <MX_SPI1_Init+0x74>)
 80069fa:	2207      	movs	r2, #7
 80069fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80069fe:	4b08      	ldr	r3, [pc, #32]	; (8006a20 <MX_SPI1_Init+0x74>)
 8006a00:	2200      	movs	r2, #0
 8006a02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006a04:	4b06      	ldr	r3, [pc, #24]	; (8006a20 <MX_SPI1_Init+0x74>)
 8006a06:	2208      	movs	r2, #8
 8006a08:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006a0a:	4b05      	ldr	r3, [pc, #20]	; (8006a20 <MX_SPI1_Init+0x74>)
 8006a0c:	0018      	movs	r0, r3
 8006a0e:	f001 ffe1 	bl	80089d4 <HAL_SPI_Init>
 8006a12:	1e03      	subs	r3, r0, #0
 8006a14:	d001      	beq.n	8006a1a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8006a16:	f000 f93b 	bl	8006c90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006a1a:	46c0      	nop			; (mov r8, r8)
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}
 8006a20:	20000484 	.word	0x20000484
 8006a24:	40013000 	.word	0x40013000

08006a28 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006a2c:	4b1b      	ldr	r3, [pc, #108]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a2e:	4a1c      	ldr	r2, [pc, #112]	; (8006aa0 <MX_SPI2_Init+0x78>)
 8006a30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006a32:	4b1a      	ldr	r3, [pc, #104]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a34:	2282      	movs	r2, #130	; 0x82
 8006a36:	0052      	lsls	r2, r2, #1
 8006a38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006a3a:	4b18      	ldr	r3, [pc, #96]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006a40:	4b16      	ldr	r3, [pc, #88]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a42:	22e0      	movs	r2, #224	; 0xe0
 8006a44:	00d2      	lsls	r2, r2, #3
 8006a46:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a48:	4b14      	ldr	r3, [pc, #80]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006a4e:	4b13      	ldr	r3, [pc, #76]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a50:	2200      	movs	r2, #0
 8006a52:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006a54:	4b11      	ldr	r3, [pc, #68]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a56:	2280      	movs	r2, #128	; 0x80
 8006a58:	0092      	lsls	r2, r2, #2
 8006a5a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a5c:	4b0f      	ldr	r3, [pc, #60]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006a62:	4b0e      	ldr	r3, [pc, #56]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006a68:	4b0c      	ldr	r3, [pc, #48]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a6e:	4b0b      	ldr	r3, [pc, #44]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a70:	2200      	movs	r2, #0
 8006a72:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8006a74:	4b09      	ldr	r3, [pc, #36]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a76:	2207      	movs	r2, #7
 8006a78:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006a7a:	4b08      	ldr	r3, [pc, #32]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006a80:	4b06      	ldr	r3, [pc, #24]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a82:	2208      	movs	r2, #8
 8006a84:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006a86:	4b05      	ldr	r3, [pc, #20]	; (8006a9c <MX_SPI2_Init+0x74>)
 8006a88:	0018      	movs	r0, r3
 8006a8a:	f001 ffa3 	bl	80089d4 <HAL_SPI_Init>
 8006a8e:	1e03      	subs	r3, r0, #0
 8006a90:	d001      	beq.n	8006a96 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8006a92:	f000 f8fd 	bl	8006c90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006a96:	46c0      	nop			; (mov r8, r8)
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	200003a8 	.word	0x200003a8
 8006aa0:	40003800 	.word	0x40003800

08006aa4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8006aa8:	4b0f      	ldr	r3, [pc, #60]	; (8006ae8 <MX_TIM16_Init+0x44>)
 8006aaa:	4a10      	ldr	r2, [pc, #64]	; (8006aec <MX_TIM16_Init+0x48>)
 8006aac:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 16;
 8006aae:	4b0e      	ldr	r3, [pc, #56]	; (8006ae8 <MX_TIM16_Init+0x44>)
 8006ab0:	2210      	movs	r2, #16
 8006ab2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ab4:	4b0c      	ldr	r3, [pc, #48]	; (8006ae8 <MX_TIM16_Init+0x44>)
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8006aba:	4b0b      	ldr	r3, [pc, #44]	; (8006ae8 <MX_TIM16_Init+0x44>)
 8006abc:	4a0c      	ldr	r2, [pc, #48]	; (8006af0 <MX_TIM16_Init+0x4c>)
 8006abe:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ac0:	4b09      	ldr	r3, [pc, #36]	; (8006ae8 <MX_TIM16_Init+0x44>)
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8006ac6:	4b08      	ldr	r3, [pc, #32]	; (8006ae8 <MX_TIM16_Init+0x44>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006acc:	4b06      	ldr	r3, [pc, #24]	; (8006ae8 <MX_TIM16_Init+0x44>)
 8006ace:	2200      	movs	r2, #0
 8006ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8006ad2:	4b05      	ldr	r3, [pc, #20]	; (8006ae8 <MX_TIM16_Init+0x44>)
 8006ad4:	0018      	movs	r0, r3
 8006ad6:	f002 fe8b 	bl	80097f0 <HAL_TIM_Base_Init>
 8006ada:	1e03      	subs	r3, r0, #0
 8006adc:	d001      	beq.n	8006ae2 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8006ade:	f000 f8d7 	bl	8006c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8006ae2:	46c0      	nop			; (mov r8, r8)
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	20000578 	.word	0x20000578
 8006aec:	40014400 	.word	0x40014400
 8006af0:	0000ffff 	.word	0x0000ffff

08006af4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006af8:	4b23      	ldr	r3, [pc, #140]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006afa:	4a24      	ldr	r2, [pc, #144]	; (8006b8c <MX_USART2_UART_Init+0x98>)
 8006afc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006afe:	4b22      	ldr	r3, [pc, #136]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b00:	22e1      	movs	r2, #225	; 0xe1
 8006b02:	0252      	lsls	r2, r2, #9
 8006b04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006b06:	4b20      	ldr	r3, [pc, #128]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b08:	2200      	movs	r2, #0
 8006b0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006b0c:	4b1e      	ldr	r3, [pc, #120]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b0e:	2200      	movs	r2, #0
 8006b10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006b12:	4b1d      	ldr	r3, [pc, #116]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b14:	2200      	movs	r2, #0
 8006b16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006b18:	4b1b      	ldr	r3, [pc, #108]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b1a:	220c      	movs	r2, #12
 8006b1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006b1e:	4b1a      	ldr	r3, [pc, #104]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b20:	2200      	movs	r2, #0
 8006b22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006b24:	4b18      	ldr	r3, [pc, #96]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b26:	2200      	movs	r2, #0
 8006b28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006b2a:	4b17      	ldr	r3, [pc, #92]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006b30:	4b15      	ldr	r3, [pc, #84]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006b36:	4b14      	ldr	r3, [pc, #80]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b38:	2200      	movs	r2, #0
 8006b3a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006b3c:	4b12      	ldr	r3, [pc, #72]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b3e:	0018      	movs	r0, r3
 8006b40:	f002 ff72 	bl	8009a28 <HAL_UART_Init>
 8006b44:	1e03      	subs	r3, r0, #0
 8006b46:	d001      	beq.n	8006b4c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006b48:	f000 f8a2 	bl	8006c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006b4c:	4b0e      	ldr	r3, [pc, #56]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b4e:	2100      	movs	r1, #0
 8006b50:	0018      	movs	r0, r3
 8006b52:	f003 fc11 	bl	800a378 <HAL_UARTEx_SetTxFifoThreshold>
 8006b56:	1e03      	subs	r3, r0, #0
 8006b58:	d001      	beq.n	8006b5e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006b5a:	f000 f899 	bl	8006c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006b5e:	4b0a      	ldr	r3, [pc, #40]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b60:	2100      	movs	r1, #0
 8006b62:	0018      	movs	r0, r3
 8006b64:	f003 fc48 	bl	800a3f8 <HAL_UARTEx_SetRxFifoThreshold>
 8006b68:	1e03      	subs	r3, r0, #0
 8006b6a:	d001      	beq.n	8006b70 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006b6c:	f000 f890 	bl	8006c90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8006b70:	4b05      	ldr	r3, [pc, #20]	; (8006b88 <MX_USART2_UART_Init+0x94>)
 8006b72:	0018      	movs	r0, r3
 8006b74:	f003 fbc6 	bl	800a304 <HAL_UARTEx_DisableFifoMode>
 8006b78:	1e03      	subs	r3, r0, #0
 8006b7a:	d001      	beq.n	8006b80 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006b7c:	f000 f888 	bl	8006c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006b80:	46c0      	nop			; (mov r8, r8)
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	46c0      	nop			; (mov r8, r8)
 8006b88:	200004e8 	.word	0x200004e8
 8006b8c:	40004400 	.word	0x40004400

08006b90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006b90:	b590      	push	{r4, r7, lr}
 8006b92:	b089      	sub	sp, #36	; 0x24
 8006b94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b96:	240c      	movs	r4, #12
 8006b98:	193b      	adds	r3, r7, r4
 8006b9a:	0018      	movs	r0, r3
 8006b9c:	2314      	movs	r3, #20
 8006b9e:	001a      	movs	r2, r3
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	f003 fcf3 	bl	800a58c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ba6:	4b37      	ldr	r3, [pc, #220]	; (8006c84 <MX_GPIO_Init+0xf4>)
 8006ba8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006baa:	4b36      	ldr	r3, [pc, #216]	; (8006c84 <MX_GPIO_Init+0xf4>)
 8006bac:	2104      	movs	r1, #4
 8006bae:	430a      	orrs	r2, r1
 8006bb0:	635a      	str	r2, [r3, #52]	; 0x34
 8006bb2:	4b34      	ldr	r3, [pc, #208]	; (8006c84 <MX_GPIO_Init+0xf4>)
 8006bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bb6:	2204      	movs	r2, #4
 8006bb8:	4013      	ands	r3, r2
 8006bba:	60bb      	str	r3, [r7, #8]
 8006bbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bbe:	4b31      	ldr	r3, [pc, #196]	; (8006c84 <MX_GPIO_Init+0xf4>)
 8006bc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bc2:	4b30      	ldr	r3, [pc, #192]	; (8006c84 <MX_GPIO_Init+0xf4>)
 8006bc4:	2101      	movs	r1, #1
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	635a      	str	r2, [r3, #52]	; 0x34
 8006bca:	4b2e      	ldr	r3, [pc, #184]	; (8006c84 <MX_GPIO_Init+0xf4>)
 8006bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bce:	2201      	movs	r2, #1
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	607b      	str	r3, [r7, #4]
 8006bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bd6:	4b2b      	ldr	r3, [pc, #172]	; (8006c84 <MX_GPIO_Init+0xf4>)
 8006bd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bda:	4b2a      	ldr	r3, [pc, #168]	; (8006c84 <MX_GPIO_Init+0xf4>)
 8006bdc:	2102      	movs	r1, #2
 8006bde:	430a      	orrs	r2, r1
 8006be0:	635a      	str	r2, [r3, #52]	; 0x34
 8006be2:	4b28      	ldr	r3, [pc, #160]	; (8006c84 <MX_GPIO_Init+0xf4>)
 8006be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006be6:	2202      	movs	r2, #2
 8006be8:	4013      	ands	r3, r2
 8006bea:	603b      	str	r3, [r7, #0]
 8006bec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8006bee:	2380      	movs	r3, #128	; 0x80
 8006bf0:	015b      	lsls	r3, r3, #5
 8006bf2:	4825      	ldr	r0, [pc, #148]	; (8006c88 <MX_GPIO_Init+0xf8>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	0019      	movs	r1, r3
 8006bf8:	f000 fe1c 	bl	8007834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8006bfc:	2380      	movs	r3, #128	; 0x80
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	4822      	ldr	r0, [pc, #136]	; (8006c8c <MX_GPIO_Init+0xfc>)
 8006c02:	2200      	movs	r2, #0
 8006c04:	0019      	movs	r1, r3
 8006c06:	f000 fe15 	bl	8007834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8006c0a:	193b      	adds	r3, r7, r4
 8006c0c:	2280      	movs	r2, #128	; 0x80
 8006c0e:	0192      	lsls	r2, r2, #6
 8006c10:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006c12:	193b      	adds	r3, r7, r4
 8006c14:	2200      	movs	r2, #0
 8006c16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c18:	193b      	adds	r3, r7, r4
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c1e:	193b      	adds	r3, r7, r4
 8006c20:	4a1a      	ldr	r2, [pc, #104]	; (8006c8c <MX_GPIO_Init+0xfc>)
 8006c22:	0019      	movs	r1, r3
 8006c24:	0010      	movs	r0, r2
 8006c26:	f000 fca1 	bl	800756c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006c2a:	0021      	movs	r1, r4
 8006c2c:	187b      	adds	r3, r7, r1
 8006c2e:	2280      	movs	r2, #128	; 0x80
 8006c30:	0152      	lsls	r2, r2, #5
 8006c32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c34:	000c      	movs	r4, r1
 8006c36:	193b      	adds	r3, r7, r4
 8006c38:	2201      	movs	r2, #1
 8006c3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c3c:	193b      	adds	r3, r7, r4
 8006c3e:	2200      	movs	r2, #0
 8006c40:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c42:	193b      	adds	r3, r7, r4
 8006c44:	2200      	movs	r2, #0
 8006c46:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c48:	193b      	adds	r3, r7, r4
 8006c4a:	4a0f      	ldr	r2, [pc, #60]	; (8006c88 <MX_GPIO_Init+0xf8>)
 8006c4c:	0019      	movs	r1, r3
 8006c4e:	0010      	movs	r0, r2
 8006c50:	f000 fc8c 	bl	800756c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006c54:	0021      	movs	r1, r4
 8006c56:	187b      	adds	r3, r7, r1
 8006c58:	2280      	movs	r2, #128	; 0x80
 8006c5a:	0092      	lsls	r2, r2, #2
 8006c5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c5e:	187b      	adds	r3, r7, r1
 8006c60:	2201      	movs	r2, #1
 8006c62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c64:	187b      	adds	r3, r7, r1
 8006c66:	2200      	movs	r2, #0
 8006c68:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c6a:	187b      	adds	r3, r7, r1
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c70:	187b      	adds	r3, r7, r1
 8006c72:	4a06      	ldr	r2, [pc, #24]	; (8006c8c <MX_GPIO_Init+0xfc>)
 8006c74:	0019      	movs	r1, r3
 8006c76:	0010      	movs	r0, r2
 8006c78:	f000 fc78 	bl	800756c <HAL_GPIO_Init>

}
 8006c7c:	46c0      	nop			; (mov r8, r8)
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	b009      	add	sp, #36	; 0x24
 8006c82:	bd90      	pop	{r4, r7, pc}
 8006c84:	40021000 	.word	0x40021000
 8006c88:	50000400 	.word	0x50000400
 8006c8c:	50000800 	.word	0x50000800

08006c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006c94:	b672      	cpsid	i
}
 8006c96:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1)
 8006c98:	e7fe      	b.n	8006c98 <Error_Handler+0x8>
	...

08006c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ca2:	4b11      	ldr	r3, [pc, #68]	; (8006ce8 <HAL_MspInit+0x4c>)
 8006ca4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ca6:	4b10      	ldr	r3, [pc, #64]	; (8006ce8 <HAL_MspInit+0x4c>)
 8006ca8:	2101      	movs	r1, #1
 8006caa:	430a      	orrs	r2, r1
 8006cac:	641a      	str	r2, [r3, #64]	; 0x40
 8006cae:	4b0e      	ldr	r3, [pc, #56]	; (8006ce8 <HAL_MspInit+0x4c>)
 8006cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	607b      	str	r3, [r7, #4]
 8006cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006cba:	4b0b      	ldr	r3, [pc, #44]	; (8006ce8 <HAL_MspInit+0x4c>)
 8006cbc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006cbe:	4b0a      	ldr	r3, [pc, #40]	; (8006ce8 <HAL_MspInit+0x4c>)
 8006cc0:	2180      	movs	r1, #128	; 0x80
 8006cc2:	0549      	lsls	r1, r1, #21
 8006cc4:	430a      	orrs	r2, r1
 8006cc6:	63da      	str	r2, [r3, #60]	; 0x3c
 8006cc8:	4b07      	ldr	r3, [pc, #28]	; (8006ce8 <HAL_MspInit+0x4c>)
 8006cca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ccc:	2380      	movs	r3, #128	; 0x80
 8006cce:	055b      	lsls	r3, r3, #21
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	603b      	str	r3, [r7, #0]
 8006cd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8006cd6:	23c0      	movs	r3, #192	; 0xc0
 8006cd8:	00db      	lsls	r3, r3, #3
 8006cda:	0018      	movs	r0, r3
 8006cdc:	f000 fb7c 	bl	80073d8 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006ce0:	46c0      	nop			; (mov r8, r8)
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	b002      	add	sp, #8
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	40021000 	.word	0x40021000

08006cec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006cec:	b590      	push	{r4, r7, lr}
 8006cee:	b091      	sub	sp, #68	; 0x44
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cf4:	232c      	movs	r3, #44	; 0x2c
 8006cf6:	18fb      	adds	r3, r7, r3
 8006cf8:	0018      	movs	r0, r3
 8006cfa:	2314      	movs	r3, #20
 8006cfc:	001a      	movs	r2, r3
 8006cfe:	2100      	movs	r1, #0
 8006d00:	f003 fc44 	bl	800a58c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006d04:	2410      	movs	r4, #16
 8006d06:	193b      	adds	r3, r7, r4
 8006d08:	0018      	movs	r0, r3
 8006d0a:	231c      	movs	r3, #28
 8006d0c:	001a      	movs	r2, r3
 8006d0e:	2100      	movs	r1, #0
 8006d10:	f003 fc3c 	bl	800a58c <memset>
  if(hi2c->Instance==I2C1)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a23      	ldr	r2, [pc, #140]	; (8006da8 <HAL_I2C_MspInit+0xbc>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d13f      	bne.n	8006d9e <HAL_I2C_MspInit+0xb2>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006d1e:	193b      	adds	r3, r7, r4
 8006d20:	2220      	movs	r2, #32
 8006d22:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006d24:	193b      	adds	r3, r7, r4
 8006d26:	2200      	movs	r2, #0
 8006d28:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006d2a:	193b      	adds	r3, r7, r4
 8006d2c:	0018      	movs	r0, r3
 8006d2e:	f001 fbd9 	bl	80084e4 <HAL_RCCEx_PeriphCLKConfig>
 8006d32:	1e03      	subs	r3, r0, #0
 8006d34:	d001      	beq.n	8006d3a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8006d36:	f7ff ffab 	bl	8006c90 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d3a:	4b1c      	ldr	r3, [pc, #112]	; (8006dac <HAL_I2C_MspInit+0xc0>)
 8006d3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d3e:	4b1b      	ldr	r3, [pc, #108]	; (8006dac <HAL_I2C_MspInit+0xc0>)
 8006d40:	2101      	movs	r1, #1
 8006d42:	430a      	orrs	r2, r1
 8006d44:	635a      	str	r2, [r3, #52]	; 0x34
 8006d46:	4b19      	ldr	r3, [pc, #100]	; (8006dac <HAL_I2C_MspInit+0xc0>)
 8006d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	60fb      	str	r3, [r7, #12]
 8006d50:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006d52:	212c      	movs	r1, #44	; 0x2c
 8006d54:	187b      	adds	r3, r7, r1
 8006d56:	22c0      	movs	r2, #192	; 0xc0
 8006d58:	00d2      	lsls	r2, r2, #3
 8006d5a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006d5c:	187b      	adds	r3, r7, r1
 8006d5e:	2212      	movs	r2, #18
 8006d60:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d62:	187b      	adds	r3, r7, r1
 8006d64:	2200      	movs	r2, #0
 8006d66:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d68:	187b      	adds	r3, r7, r1
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8006d6e:	187b      	adds	r3, r7, r1
 8006d70:	2206      	movs	r2, #6
 8006d72:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d74:	187a      	adds	r2, r7, r1
 8006d76:	23a0      	movs	r3, #160	; 0xa0
 8006d78:	05db      	lsls	r3, r3, #23
 8006d7a:	0011      	movs	r1, r2
 8006d7c:	0018      	movs	r0, r3
 8006d7e:	f000 fbf5 	bl	800756c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006d82:	4b0a      	ldr	r3, [pc, #40]	; (8006dac <HAL_I2C_MspInit+0xc0>)
 8006d84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d86:	4b09      	ldr	r3, [pc, #36]	; (8006dac <HAL_I2C_MspInit+0xc0>)
 8006d88:	2180      	movs	r1, #128	; 0x80
 8006d8a:	0389      	lsls	r1, r1, #14
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8006d90:	4b06      	ldr	r3, [pc, #24]	; (8006dac <HAL_I2C_MspInit+0xc0>)
 8006d92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d94:	2380      	movs	r3, #128	; 0x80
 8006d96:	039b      	lsls	r3, r3, #14
 8006d98:	4013      	ands	r3, r2
 8006d9a:	60bb      	str	r3, [r7, #8]
 8006d9c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006d9e:	46c0      	nop			; (mov r8, r8)
 8006da0:	46bd      	mov	sp, r7
 8006da2:	b011      	add	sp, #68	; 0x44
 8006da4:	bd90      	pop	{r4, r7, pc}
 8006da6:	46c0      	nop			; (mov r8, r8)
 8006da8:	40005400 	.word	0x40005400
 8006dac:	40021000 	.word	0x40021000

08006db0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8006db0:	b590      	push	{r4, r7, lr}
 8006db2:	b08b      	sub	sp, #44	; 0x2c
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006db8:	240c      	movs	r4, #12
 8006dba:	193b      	adds	r3, r7, r4
 8006dbc:	0018      	movs	r0, r3
 8006dbe:	231c      	movs	r3, #28
 8006dc0:	001a      	movs	r2, r3
 8006dc2:	2100      	movs	r1, #0
 8006dc4:	f003 fbe2 	bl	800a58c <memset>
  if(hrtc->Instance==RTC)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a15      	ldr	r2, [pc, #84]	; (8006e24 <HAL_RTC_MspInit+0x74>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d124      	bne.n	8006e1c <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006dd2:	193b      	adds	r3, r7, r4
 8006dd4:	2280      	movs	r2, #128	; 0x80
 8006dd6:	0292      	lsls	r2, r2, #10
 8006dd8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8006dda:	193b      	adds	r3, r7, r4
 8006ddc:	2280      	movs	r2, #128	; 0x80
 8006dde:	0092      	lsls	r2, r2, #2
 8006de0:	619a      	str	r2, [r3, #24]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006de2:	193b      	adds	r3, r7, r4
 8006de4:	0018      	movs	r0, r3
 8006de6:	f001 fb7d 	bl	80084e4 <HAL_RCCEx_PeriphCLKConfig>
 8006dea:	1e03      	subs	r3, r0, #0
 8006dec:	d001      	beq.n	8006df2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8006dee:	f7ff ff4f 	bl	8006c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8006df2:	4b0d      	ldr	r3, [pc, #52]	; (8006e28 <HAL_RTC_MspInit+0x78>)
 8006df4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006df6:	4b0c      	ldr	r3, [pc, #48]	; (8006e28 <HAL_RTC_MspInit+0x78>)
 8006df8:	2180      	movs	r1, #128	; 0x80
 8006dfa:	0209      	lsls	r1, r1, #8
 8006dfc:	430a      	orrs	r2, r1
 8006dfe:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8006e00:	4b09      	ldr	r3, [pc, #36]	; (8006e28 <HAL_RTC_MspInit+0x78>)
 8006e02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e04:	4b08      	ldr	r3, [pc, #32]	; (8006e28 <HAL_RTC_MspInit+0x78>)
 8006e06:	2180      	movs	r1, #128	; 0x80
 8006e08:	00c9      	lsls	r1, r1, #3
 8006e0a:	430a      	orrs	r2, r1
 8006e0c:	63da      	str	r2, [r3, #60]	; 0x3c
 8006e0e:	4b06      	ldr	r3, [pc, #24]	; (8006e28 <HAL_RTC_MspInit+0x78>)
 8006e10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e12:	2380      	movs	r3, #128	; 0x80
 8006e14:	00db      	lsls	r3, r3, #3
 8006e16:	4013      	ands	r3, r2
 8006e18:	60bb      	str	r3, [r7, #8]
 8006e1a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8006e1c:	46c0      	nop			; (mov r8, r8)
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	b00b      	add	sp, #44	; 0x2c
 8006e22:	bd90      	pop	{r4, r7, pc}
 8006e24:	40002800 	.word	0x40002800
 8006e28:	40021000 	.word	0x40021000

08006e2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006e2c:	b590      	push	{r4, r7, lr}
 8006e2e:	b08d      	sub	sp, #52	; 0x34
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e34:	241c      	movs	r4, #28
 8006e36:	193b      	adds	r3, r7, r4
 8006e38:	0018      	movs	r0, r3
 8006e3a:	2314      	movs	r3, #20
 8006e3c:	001a      	movs	r2, r3
 8006e3e:	2100      	movs	r1, #0
 8006e40:	f003 fba4 	bl	800a58c <memset>
  if(hspi->Instance==SPI1)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a48      	ldr	r2, [pc, #288]	; (8006f6c <HAL_SPI_MspInit+0x140>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d131      	bne.n	8006eb2 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006e4e:	4b48      	ldr	r3, [pc, #288]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006e50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e52:	4b47      	ldr	r3, [pc, #284]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006e54:	2180      	movs	r1, #128	; 0x80
 8006e56:	0149      	lsls	r1, r1, #5
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	641a      	str	r2, [r3, #64]	; 0x40
 8006e5c:	4b44      	ldr	r3, [pc, #272]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006e5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e60:	2380      	movs	r3, #128	; 0x80
 8006e62:	015b      	lsls	r3, r3, #5
 8006e64:	4013      	ands	r3, r2
 8006e66:	61bb      	str	r3, [r7, #24]
 8006e68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e6a:	4b41      	ldr	r3, [pc, #260]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006e6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e6e:	4b40      	ldr	r3, [pc, #256]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006e70:	2101      	movs	r1, #1
 8006e72:	430a      	orrs	r2, r1
 8006e74:	635a      	str	r2, [r3, #52]	; 0x34
 8006e76:	4b3e      	ldr	r3, [pc, #248]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	617b      	str	r3, [r7, #20]
 8006e80:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006e82:	0021      	movs	r1, r4
 8006e84:	187b      	adds	r3, r7, r1
 8006e86:	22e0      	movs	r2, #224	; 0xe0
 8006e88:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e8a:	187b      	adds	r3, r7, r1
 8006e8c:	2202      	movs	r2, #2
 8006e8e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e90:	187b      	adds	r3, r7, r1
 8006e92:	2200      	movs	r2, #0
 8006e94:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e96:	187b      	adds	r3, r7, r1
 8006e98:	2200      	movs	r2, #0
 8006e9a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8006e9c:	187b      	adds	r3, r7, r1
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ea2:	187a      	adds	r2, r7, r1
 8006ea4:	23a0      	movs	r3, #160	; 0xa0
 8006ea6:	05db      	lsls	r3, r3, #23
 8006ea8:	0011      	movs	r1, r2
 8006eaa:	0018      	movs	r0, r3
 8006eac:	f000 fb5e 	bl	800756c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006eb0:	e057      	b.n	8006f62 <HAL_SPI_MspInit+0x136>
  else if(hspi->Instance==SPI2)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a2f      	ldr	r2, [pc, #188]	; (8006f74 <HAL_SPI_MspInit+0x148>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d152      	bne.n	8006f62 <HAL_SPI_MspInit+0x136>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006ebc:	4b2c      	ldr	r3, [pc, #176]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006ebe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ec0:	4b2b      	ldr	r3, [pc, #172]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006ec2:	2180      	movs	r1, #128	; 0x80
 8006ec4:	01c9      	lsls	r1, r1, #7
 8006ec6:	430a      	orrs	r2, r1
 8006ec8:	63da      	str	r2, [r3, #60]	; 0x3c
 8006eca:	4b29      	ldr	r3, [pc, #164]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006ecc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ece:	2380      	movs	r3, #128	; 0x80
 8006ed0:	01db      	lsls	r3, r3, #7
 8006ed2:	4013      	ands	r3, r2
 8006ed4:	613b      	str	r3, [r7, #16]
 8006ed6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ed8:	4b25      	ldr	r3, [pc, #148]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006eda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006edc:	4b24      	ldr	r3, [pc, #144]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006ede:	2104      	movs	r1, #4
 8006ee0:	430a      	orrs	r2, r1
 8006ee2:	635a      	str	r2, [r3, #52]	; 0x34
 8006ee4:	4b22      	ldr	r3, [pc, #136]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ee8:	2204      	movs	r2, #4
 8006eea:	4013      	ands	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]
 8006eee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ef0:	4b1f      	ldr	r3, [pc, #124]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006ef2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ef4:	4b1e      	ldr	r3, [pc, #120]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	430a      	orrs	r2, r1
 8006efa:	635a      	str	r2, [r3, #52]	; 0x34
 8006efc:	4b1c      	ldr	r3, [pc, #112]	; (8006f70 <HAL_SPI_MspInit+0x144>)
 8006efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f00:	2201      	movs	r2, #1
 8006f02:	4013      	ands	r3, r2
 8006f04:	60bb      	str	r3, [r7, #8]
 8006f06:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006f08:	241c      	movs	r4, #28
 8006f0a:	193b      	adds	r3, r7, r4
 8006f0c:	220c      	movs	r2, #12
 8006f0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f10:	193b      	adds	r3, r7, r4
 8006f12:	2202      	movs	r2, #2
 8006f14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f16:	193b      	adds	r3, r7, r4
 8006f18:	2200      	movs	r2, #0
 8006f1a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f1c:	193b      	adds	r3, r7, r4
 8006f1e:	2200      	movs	r2, #0
 8006f20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8006f22:	193b      	adds	r3, r7, r4
 8006f24:	2201      	movs	r2, #1
 8006f26:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f28:	193b      	adds	r3, r7, r4
 8006f2a:	4a13      	ldr	r2, [pc, #76]	; (8006f78 <HAL_SPI_MspInit+0x14c>)
 8006f2c:	0019      	movs	r1, r3
 8006f2e:	0010      	movs	r0, r2
 8006f30:	f000 fb1c 	bl	800756c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006f34:	0021      	movs	r1, r4
 8006f36:	187b      	adds	r3, r7, r1
 8006f38:	2201      	movs	r2, #1
 8006f3a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f3c:	187b      	adds	r3, r7, r1
 8006f3e:	2202      	movs	r2, #2
 8006f40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f42:	187b      	adds	r3, r7, r1
 8006f44:	2200      	movs	r2, #0
 8006f46:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f48:	187b      	adds	r3, r7, r1
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8006f4e:	187b      	adds	r3, r7, r1
 8006f50:	2200      	movs	r2, #0
 8006f52:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f54:	187a      	adds	r2, r7, r1
 8006f56:	23a0      	movs	r3, #160	; 0xa0
 8006f58:	05db      	lsls	r3, r3, #23
 8006f5a:	0011      	movs	r1, r2
 8006f5c:	0018      	movs	r0, r3
 8006f5e:	f000 fb05 	bl	800756c <HAL_GPIO_Init>
}
 8006f62:	46c0      	nop			; (mov r8, r8)
 8006f64:	46bd      	mov	sp, r7
 8006f66:	b00d      	add	sp, #52	; 0x34
 8006f68:	bd90      	pop	{r4, r7, pc}
 8006f6a:	46c0      	nop			; (mov r8, r8)
 8006f6c:	40013000 	.word	0x40013000
 8006f70:	40021000 	.word	0x40021000
 8006f74:	40003800 	.word	0x40003800
 8006f78:	50000800 	.word	0x50000800

08006f7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a0a      	ldr	r2, [pc, #40]	; (8006fb4 <HAL_TIM_Base_MspInit+0x38>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d10d      	bne.n	8006faa <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8006f8e:	4b0a      	ldr	r3, [pc, #40]	; (8006fb8 <HAL_TIM_Base_MspInit+0x3c>)
 8006f90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f92:	4b09      	ldr	r3, [pc, #36]	; (8006fb8 <HAL_TIM_Base_MspInit+0x3c>)
 8006f94:	2180      	movs	r1, #128	; 0x80
 8006f96:	0289      	lsls	r1, r1, #10
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	641a      	str	r2, [r3, #64]	; 0x40
 8006f9c:	4b06      	ldr	r3, [pc, #24]	; (8006fb8 <HAL_TIM_Base_MspInit+0x3c>)
 8006f9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fa0:	2380      	movs	r3, #128	; 0x80
 8006fa2:	029b      	lsls	r3, r3, #10
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	60fb      	str	r3, [r7, #12]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8006faa:	46c0      	nop			; (mov r8, r8)
 8006fac:	46bd      	mov	sp, r7
 8006fae:	b004      	add	sp, #16
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	46c0      	nop			; (mov r8, r8)
 8006fb4:	40014400 	.word	0x40014400
 8006fb8:	40021000 	.word	0x40021000

08006fbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006fbc:	b590      	push	{r4, r7, lr}
 8006fbe:	b091      	sub	sp, #68	; 0x44
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fc4:	232c      	movs	r3, #44	; 0x2c
 8006fc6:	18fb      	adds	r3, r7, r3
 8006fc8:	0018      	movs	r0, r3
 8006fca:	2314      	movs	r3, #20
 8006fcc:	001a      	movs	r2, r3
 8006fce:	2100      	movs	r1, #0
 8006fd0:	f003 fadc 	bl	800a58c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006fd4:	2410      	movs	r4, #16
 8006fd6:	193b      	adds	r3, r7, r4
 8006fd8:	0018      	movs	r0, r3
 8006fda:	231c      	movs	r3, #28
 8006fdc:	001a      	movs	r2, r3
 8006fde:	2100      	movs	r1, #0
 8006fe0:	f003 fad4 	bl	800a58c <memset>
  if(huart->Instance==USART2)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a22      	ldr	r2, [pc, #136]	; (8007074 <HAL_UART_MspInit+0xb8>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d13e      	bne.n	800706c <HAL_UART_MspInit+0xb0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006fee:	193b      	adds	r3, r7, r4
 8006ff0:	2202      	movs	r2, #2
 8006ff2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006ff4:	193b      	adds	r3, r7, r4
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006ffa:	193b      	adds	r3, r7, r4
 8006ffc:	0018      	movs	r0, r3
 8006ffe:	f001 fa71 	bl	80084e4 <HAL_RCCEx_PeriphCLKConfig>
 8007002:	1e03      	subs	r3, r0, #0
 8007004:	d001      	beq.n	800700a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8007006:	f7ff fe43 	bl	8006c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800700a:	4b1b      	ldr	r3, [pc, #108]	; (8007078 <HAL_UART_MspInit+0xbc>)
 800700c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800700e:	4b1a      	ldr	r3, [pc, #104]	; (8007078 <HAL_UART_MspInit+0xbc>)
 8007010:	2180      	movs	r1, #128	; 0x80
 8007012:	0289      	lsls	r1, r1, #10
 8007014:	430a      	orrs	r2, r1
 8007016:	63da      	str	r2, [r3, #60]	; 0x3c
 8007018:	4b17      	ldr	r3, [pc, #92]	; (8007078 <HAL_UART_MspInit+0xbc>)
 800701a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800701c:	2380      	movs	r3, #128	; 0x80
 800701e:	029b      	lsls	r3, r3, #10
 8007020:	4013      	ands	r3, r2
 8007022:	60fb      	str	r3, [r7, #12]
 8007024:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007026:	4b14      	ldr	r3, [pc, #80]	; (8007078 <HAL_UART_MspInit+0xbc>)
 8007028:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800702a:	4b13      	ldr	r3, [pc, #76]	; (8007078 <HAL_UART_MspInit+0xbc>)
 800702c:	2101      	movs	r1, #1
 800702e:	430a      	orrs	r2, r1
 8007030:	635a      	str	r2, [r3, #52]	; 0x34
 8007032:	4b11      	ldr	r3, [pc, #68]	; (8007078 <HAL_UART_MspInit+0xbc>)
 8007034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007036:	2201      	movs	r2, #1
 8007038:	4013      	ands	r3, r2
 800703a:	60bb      	str	r3, [r7, #8]
 800703c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800703e:	212c      	movs	r1, #44	; 0x2c
 8007040:	187b      	adds	r3, r7, r1
 8007042:	220c      	movs	r2, #12
 8007044:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007046:	187b      	adds	r3, r7, r1
 8007048:	2202      	movs	r2, #2
 800704a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800704c:	187b      	adds	r3, r7, r1
 800704e:	2200      	movs	r2, #0
 8007050:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007052:	187b      	adds	r3, r7, r1
 8007054:	2200      	movs	r2, #0
 8007056:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8007058:	187b      	adds	r3, r7, r1
 800705a:	2201      	movs	r2, #1
 800705c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800705e:	187a      	adds	r2, r7, r1
 8007060:	23a0      	movs	r3, #160	; 0xa0
 8007062:	05db      	lsls	r3, r3, #23
 8007064:	0011      	movs	r1, r2
 8007066:	0018      	movs	r0, r3
 8007068:	f000 fa80 	bl	800756c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800706c:	46c0      	nop			; (mov r8, r8)
 800706e:	46bd      	mov	sp, r7
 8007070:	b011      	add	sp, #68	; 0x44
 8007072:	bd90      	pop	{r4, r7, pc}
 8007074:	40004400 	.word	0x40004400
 8007078:	40021000 	.word	0x40021000

0800707c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007080:	e7fe      	b.n	8007080 <NMI_Handler+0x4>

08007082 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007082:	b580      	push	{r7, lr}
 8007084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007086:	e7fe      	b.n	8007086 <HardFault_Handler+0x4>

08007088 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800708c:	46c0      	nop			; (mov r8, r8)
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}

08007092 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007092:	b580      	push	{r7, lr}
 8007094:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007096:	46c0      	nop			; (mov r8, r8)
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80070a0:	f000 f95a 	bl	8007358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80070a4:	46c0      	nop			; (mov r8, r8)
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80070aa:	b580      	push	{r7, lr}
 80070ac:	af00      	add	r7, sp, #0
	return 1;
 80070ae:	2301      	movs	r3, #1
}
 80070b0:	0018      	movs	r0, r3
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}

080070b6 <_kill>:

int _kill(int pid, int sig)
{
 80070b6:	b580      	push	{r7, lr}
 80070b8:	b082      	sub	sp, #8
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
 80070be:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80070c0:	f003 fa3a 	bl	800a538 <__errno>
 80070c4:	0003      	movs	r3, r0
 80070c6:	2216      	movs	r2, #22
 80070c8:	601a      	str	r2, [r3, #0]
	return -1;
 80070ca:	2301      	movs	r3, #1
 80070cc:	425b      	negs	r3, r3
}
 80070ce:	0018      	movs	r0, r3
 80070d0:	46bd      	mov	sp, r7
 80070d2:	b002      	add	sp, #8
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <_exit>:

void _exit (int status)
{
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b082      	sub	sp, #8
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80070de:	2301      	movs	r3, #1
 80070e0:	425a      	negs	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	0011      	movs	r1, r2
 80070e6:	0018      	movs	r0, r3
 80070e8:	f7ff ffe5 	bl	80070b6 <_kill>
	while (1) {}		/* Make sure we hang here */
 80070ec:	e7fe      	b.n	80070ec <_exit+0x16>

080070ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b086      	sub	sp, #24
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	60f8      	str	r0, [r7, #12]
 80070f6:	60b9      	str	r1, [r7, #8]
 80070f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070fa:	2300      	movs	r3, #0
 80070fc:	617b      	str	r3, [r7, #20]
 80070fe:	e00a      	b.n	8007116 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8007100:	e000      	b.n	8007104 <_read+0x16>
 8007102:	bf00      	nop
 8007104:	0001      	movs	r1, r0
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	1c5a      	adds	r2, r3, #1
 800710a:	60ba      	str	r2, [r7, #8]
 800710c:	b2ca      	uxtb	r2, r1
 800710e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	3301      	adds	r3, #1
 8007114:	617b      	str	r3, [r7, #20]
 8007116:	697a      	ldr	r2, [r7, #20]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	429a      	cmp	r2, r3
 800711c:	dbf0      	blt.n	8007100 <_read+0x12>
	}

return len;
 800711e:	687b      	ldr	r3, [r7, #4]
}
 8007120:	0018      	movs	r0, r3
 8007122:	46bd      	mov	sp, r7
 8007124:	b006      	add	sp, #24
 8007126:	bd80      	pop	{r7, pc}

08007128 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b086      	sub	sp, #24
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007134:	2300      	movs	r3, #0
 8007136:	617b      	str	r3, [r7, #20]
 8007138:	e009      	b.n	800714e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	1c5a      	adds	r2, r3, #1
 800713e:	60ba      	str	r2, [r7, #8]
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	0018      	movs	r0, r3
 8007144:	e000      	b.n	8007148 <_write+0x20>
 8007146:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	3301      	adds	r3, #1
 800714c:	617b      	str	r3, [r7, #20]
 800714e:	697a      	ldr	r2, [r7, #20]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	429a      	cmp	r2, r3
 8007154:	dbf1      	blt.n	800713a <_write+0x12>
	}
	return len;
 8007156:	687b      	ldr	r3, [r7, #4]
}
 8007158:	0018      	movs	r0, r3
 800715a:	46bd      	mov	sp, r7
 800715c:	b006      	add	sp, #24
 800715e:	bd80      	pop	{r7, pc}

08007160 <_close>:

int _close(int file)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b082      	sub	sp, #8
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
	return -1;
 8007168:	2301      	movs	r3, #1
 800716a:	425b      	negs	r3, r3
}
 800716c:	0018      	movs	r0, r3
 800716e:	46bd      	mov	sp, r7
 8007170:	b002      	add	sp, #8
 8007172:	bd80      	pop	{r7, pc}

08007174 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b082      	sub	sp, #8
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	2280      	movs	r2, #128	; 0x80
 8007182:	0192      	lsls	r2, r2, #6
 8007184:	605a      	str	r2, [r3, #4]
	return 0;
 8007186:	2300      	movs	r3, #0
}
 8007188:	0018      	movs	r0, r3
 800718a:	46bd      	mov	sp, r7
 800718c:	b002      	add	sp, #8
 800718e:	bd80      	pop	{r7, pc}

08007190 <_isatty>:

int _isatty(int file)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
	return 1;
 8007198:	2301      	movs	r3, #1
}
 800719a:	0018      	movs	r0, r3
 800719c:	46bd      	mov	sp, r7
 800719e:	b002      	add	sp, #8
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80071a2:	b580      	push	{r7, lr}
 80071a4:	b084      	sub	sp, #16
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	60f8      	str	r0, [r7, #12]
 80071aa:	60b9      	str	r1, [r7, #8]
 80071ac:	607a      	str	r2, [r7, #4]
	return 0;
 80071ae:	2300      	movs	r3, #0
}
 80071b0:	0018      	movs	r0, r3
 80071b2:	46bd      	mov	sp, r7
 80071b4:	b004      	add	sp, #16
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80071c0:	4a14      	ldr	r2, [pc, #80]	; (8007214 <_sbrk+0x5c>)
 80071c2:	4b15      	ldr	r3, [pc, #84]	; (8007218 <_sbrk+0x60>)
 80071c4:	1ad3      	subs	r3, r2, r3
 80071c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80071cc:	4b13      	ldr	r3, [pc, #76]	; (800721c <_sbrk+0x64>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d102      	bne.n	80071da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80071d4:	4b11      	ldr	r3, [pc, #68]	; (800721c <_sbrk+0x64>)
 80071d6:	4a12      	ldr	r2, [pc, #72]	; (8007220 <_sbrk+0x68>)
 80071d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80071da:	4b10      	ldr	r3, [pc, #64]	; (800721c <_sbrk+0x64>)
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	18d3      	adds	r3, r2, r3
 80071e2:	693a      	ldr	r2, [r7, #16]
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d207      	bcs.n	80071f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80071e8:	f003 f9a6 	bl	800a538 <__errno>
 80071ec:	0003      	movs	r3, r0
 80071ee:	220c      	movs	r2, #12
 80071f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80071f2:	2301      	movs	r3, #1
 80071f4:	425b      	negs	r3, r3
 80071f6:	e009      	b.n	800720c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80071f8:	4b08      	ldr	r3, [pc, #32]	; (800721c <_sbrk+0x64>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80071fe:	4b07      	ldr	r3, [pc, #28]	; (800721c <_sbrk+0x64>)
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	18d2      	adds	r2, r2, r3
 8007206:	4b05      	ldr	r3, [pc, #20]	; (800721c <_sbrk+0x64>)
 8007208:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800720a:	68fb      	ldr	r3, [r7, #12]
}
 800720c:	0018      	movs	r0, r3
 800720e:	46bd      	mov	sp, r7
 8007210:	b006      	add	sp, #24
 8007212:	bd80      	pop	{r7, pc}
 8007214:	20009000 	.word	0x20009000
 8007218:	00000400 	.word	0x00000400
 800721c:	20000200 	.word	0x20000200
 8007220:	200005d8 	.word	0x200005d8

08007224 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007228:	46c0      	nop			; (mov r8, r8)
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
	...

08007230 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007230:	480d      	ldr	r0, [pc, #52]	; (8007268 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007232:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8007234:	f7ff fff6 	bl	8007224 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007238:	480c      	ldr	r0, [pc, #48]	; (800726c <LoopForever+0x6>)
  ldr r1, =_edata
 800723a:	490d      	ldr	r1, [pc, #52]	; (8007270 <LoopForever+0xa>)
  ldr r2, =_sidata
 800723c:	4a0d      	ldr	r2, [pc, #52]	; (8007274 <LoopForever+0xe>)
  movs r3, #0
 800723e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007240:	e002      	b.n	8007248 <LoopCopyDataInit>

08007242 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007242:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007244:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007246:	3304      	adds	r3, #4

08007248 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007248:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800724a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800724c:	d3f9      	bcc.n	8007242 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800724e:	4a0a      	ldr	r2, [pc, #40]	; (8007278 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007250:	4c0a      	ldr	r4, [pc, #40]	; (800727c <LoopForever+0x16>)
  movs r3, #0
 8007252:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007254:	e001      	b.n	800725a <LoopFillZerobss>

08007256 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007256:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007258:	3204      	adds	r2, #4

0800725a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800725a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800725c:	d3fb      	bcc.n	8007256 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800725e:	f003 f971 	bl	800a544 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8007262:	f7fe fbcf 	bl	8005a04 <main>

08007266 <LoopForever>:

LoopForever:
  b LoopForever
 8007266:	e7fe      	b.n	8007266 <LoopForever>
  ldr   r0, =_estack
 8007268:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800726c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007270:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8007274:	080106e8 	.word	0x080106e8
  ldr r2, =_sbss
 8007278:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800727c:	200005d8 	.word	0x200005d8

08007280 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007280:	e7fe      	b.n	8007280 <ADC1_IRQHandler>
	...

08007284 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800728a:	1dfb      	adds	r3, r7, #7
 800728c:	2200      	movs	r2, #0
 800728e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007290:	4b0b      	ldr	r3, [pc, #44]	; (80072c0 <HAL_Init+0x3c>)
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	4b0a      	ldr	r3, [pc, #40]	; (80072c0 <HAL_Init+0x3c>)
 8007296:	2180      	movs	r1, #128	; 0x80
 8007298:	0049      	lsls	r1, r1, #1
 800729a:	430a      	orrs	r2, r1
 800729c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800729e:	2003      	movs	r0, #3
 80072a0:	f000 f810 	bl	80072c4 <HAL_InitTick>
 80072a4:	1e03      	subs	r3, r0, #0
 80072a6:	d003      	beq.n	80072b0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80072a8:	1dfb      	adds	r3, r7, #7
 80072aa:	2201      	movs	r2, #1
 80072ac:	701a      	strb	r2, [r3, #0]
 80072ae:	e001      	b.n	80072b4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80072b0:	f7ff fcf4 	bl	8006c9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80072b4:	1dfb      	adds	r3, r7, #7
 80072b6:	781b      	ldrb	r3, [r3, #0]
}
 80072b8:	0018      	movs	r0, r3
 80072ba:	46bd      	mov	sp, r7
 80072bc:	b002      	add	sp, #8
 80072be:	bd80      	pop	{r7, pc}
 80072c0:	40022000 	.word	0x40022000

080072c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80072c4:	b590      	push	{r4, r7, lr}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80072cc:	230f      	movs	r3, #15
 80072ce:	18fb      	adds	r3, r7, r3
 80072d0:	2200      	movs	r2, #0
 80072d2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80072d4:	4b1d      	ldr	r3, [pc, #116]	; (800734c <HAL_InitTick+0x88>)
 80072d6:	781b      	ldrb	r3, [r3, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d02b      	beq.n	8007334 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80072dc:	4b1c      	ldr	r3, [pc, #112]	; (8007350 <HAL_InitTick+0x8c>)
 80072de:	681c      	ldr	r4, [r3, #0]
 80072e0:	4b1a      	ldr	r3, [pc, #104]	; (800734c <HAL_InitTick+0x88>)
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	0019      	movs	r1, r3
 80072e6:	23fa      	movs	r3, #250	; 0xfa
 80072e8:	0098      	lsls	r0, r3, #2
 80072ea:	f7f8 ff25 	bl	8000138 <__udivsi3>
 80072ee:	0003      	movs	r3, r0
 80072f0:	0019      	movs	r1, r3
 80072f2:	0020      	movs	r0, r4
 80072f4:	f7f8 ff20 	bl	8000138 <__udivsi3>
 80072f8:	0003      	movs	r3, r0
 80072fa:	0018      	movs	r0, r3
 80072fc:	f000 f929 	bl	8007552 <HAL_SYSTICK_Config>
 8007300:	1e03      	subs	r3, r0, #0
 8007302:	d112      	bne.n	800732a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b03      	cmp	r3, #3
 8007308:	d80a      	bhi.n	8007320 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800730a:	6879      	ldr	r1, [r7, #4]
 800730c:	2301      	movs	r3, #1
 800730e:	425b      	negs	r3, r3
 8007310:	2200      	movs	r2, #0
 8007312:	0018      	movs	r0, r3
 8007314:	f000 f908 	bl	8007528 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007318:	4b0e      	ldr	r3, [pc, #56]	; (8007354 <HAL_InitTick+0x90>)
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	e00d      	b.n	800733c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8007320:	230f      	movs	r3, #15
 8007322:	18fb      	adds	r3, r7, r3
 8007324:	2201      	movs	r2, #1
 8007326:	701a      	strb	r2, [r3, #0]
 8007328:	e008      	b.n	800733c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800732a:	230f      	movs	r3, #15
 800732c:	18fb      	adds	r3, r7, r3
 800732e:	2201      	movs	r2, #1
 8007330:	701a      	strb	r2, [r3, #0]
 8007332:	e003      	b.n	800733c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007334:	230f      	movs	r3, #15
 8007336:	18fb      	adds	r3, r7, r3
 8007338:	2201      	movs	r2, #1
 800733a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800733c:	230f      	movs	r3, #15
 800733e:	18fb      	adds	r3, r7, r3
 8007340:	781b      	ldrb	r3, [r3, #0]
}
 8007342:	0018      	movs	r0, r3
 8007344:	46bd      	mov	sp, r7
 8007346:	b005      	add	sp, #20
 8007348:	bd90      	pop	{r4, r7, pc}
 800734a:	46c0      	nop			; (mov r8, r8)
 800734c:	2000000c 	.word	0x2000000c
 8007350:	20000004 	.word	0x20000004
 8007354:	20000008 	.word	0x20000008

08007358 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800735c:	4b05      	ldr	r3, [pc, #20]	; (8007374 <HAL_IncTick+0x1c>)
 800735e:	781b      	ldrb	r3, [r3, #0]
 8007360:	001a      	movs	r2, r3
 8007362:	4b05      	ldr	r3, [pc, #20]	; (8007378 <HAL_IncTick+0x20>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	18d2      	adds	r2, r2, r3
 8007368:	4b03      	ldr	r3, [pc, #12]	; (8007378 <HAL_IncTick+0x20>)
 800736a:	601a      	str	r2, [r3, #0]
}
 800736c:	46c0      	nop			; (mov r8, r8)
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	46c0      	nop			; (mov r8, r8)
 8007374:	2000000c 	.word	0x2000000c
 8007378:	200005c4 	.word	0x200005c4

0800737c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	af00      	add	r7, sp, #0
  return uwTick;
 8007380:	4b02      	ldr	r3, [pc, #8]	; (800738c <HAL_GetTick+0x10>)
 8007382:	681b      	ldr	r3, [r3, #0]
}
 8007384:	0018      	movs	r0, r3
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	46c0      	nop			; (mov r8, r8)
 800738c:	200005c4 	.word	0x200005c4

08007390 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007398:	f7ff fff0 	bl	800737c <HAL_GetTick>
 800739c:	0003      	movs	r3, r0
 800739e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	3301      	adds	r3, #1
 80073a8:	d005      	beq.n	80073b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80073aa:	4b0a      	ldr	r3, [pc, #40]	; (80073d4 <HAL_Delay+0x44>)
 80073ac:	781b      	ldrb	r3, [r3, #0]
 80073ae:	001a      	movs	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	189b      	adds	r3, r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80073b6:	46c0      	nop			; (mov r8, r8)
 80073b8:	f7ff ffe0 	bl	800737c <HAL_GetTick>
 80073bc:	0002      	movs	r2, r0
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d8f7      	bhi.n	80073b8 <HAL_Delay+0x28>
  {
  }
}
 80073c8:	46c0      	nop			; (mov r8, r8)
 80073ca:	46c0      	nop			; (mov r8, r8)
 80073cc:	46bd      	mov	sp, r7
 80073ce:	b004      	add	sp, #16
 80073d0:	bd80      	pop	{r7, pc}
 80073d2:	46c0      	nop			; (mov r8, r8)
 80073d4:	2000000c 	.word	0x2000000c

080073d8 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80073e0:	4b06      	ldr	r3, [pc, #24]	; (80073fc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a06      	ldr	r2, [pc, #24]	; (8007400 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80073e6:	4013      	ands	r3, r2
 80073e8:	0019      	movs	r1, r3
 80073ea:	4b04      	ldr	r3, [pc, #16]	; (80073fc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	430a      	orrs	r2, r1
 80073f0:	601a      	str	r2, [r3, #0]
}
 80073f2:	46c0      	nop			; (mov r8, r8)
 80073f4:	46bd      	mov	sp, r7
 80073f6:	b002      	add	sp, #8
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	46c0      	nop			; (mov r8, r8)
 80073fc:	40010000 	.word	0x40010000
 8007400:	fffff9ff 	.word	0xfffff9ff

08007404 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007404:	b590      	push	{r4, r7, lr}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	0002      	movs	r2, r0
 800740c:	6039      	str	r1, [r7, #0]
 800740e:	1dfb      	adds	r3, r7, #7
 8007410:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007412:	1dfb      	adds	r3, r7, #7
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	2b7f      	cmp	r3, #127	; 0x7f
 8007418:	d828      	bhi.n	800746c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800741a:	4a2f      	ldr	r2, [pc, #188]	; (80074d8 <__NVIC_SetPriority+0xd4>)
 800741c:	1dfb      	adds	r3, r7, #7
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	b25b      	sxtb	r3, r3
 8007422:	089b      	lsrs	r3, r3, #2
 8007424:	33c0      	adds	r3, #192	; 0xc0
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	589b      	ldr	r3, [r3, r2]
 800742a:	1dfa      	adds	r2, r7, #7
 800742c:	7812      	ldrb	r2, [r2, #0]
 800742e:	0011      	movs	r1, r2
 8007430:	2203      	movs	r2, #3
 8007432:	400a      	ands	r2, r1
 8007434:	00d2      	lsls	r2, r2, #3
 8007436:	21ff      	movs	r1, #255	; 0xff
 8007438:	4091      	lsls	r1, r2
 800743a:	000a      	movs	r2, r1
 800743c:	43d2      	mvns	r2, r2
 800743e:	401a      	ands	r2, r3
 8007440:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	019b      	lsls	r3, r3, #6
 8007446:	22ff      	movs	r2, #255	; 0xff
 8007448:	401a      	ands	r2, r3
 800744a:	1dfb      	adds	r3, r7, #7
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	0018      	movs	r0, r3
 8007450:	2303      	movs	r3, #3
 8007452:	4003      	ands	r3, r0
 8007454:	00db      	lsls	r3, r3, #3
 8007456:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007458:	481f      	ldr	r0, [pc, #124]	; (80074d8 <__NVIC_SetPriority+0xd4>)
 800745a:	1dfb      	adds	r3, r7, #7
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	b25b      	sxtb	r3, r3
 8007460:	089b      	lsrs	r3, r3, #2
 8007462:	430a      	orrs	r2, r1
 8007464:	33c0      	adds	r3, #192	; 0xc0
 8007466:	009b      	lsls	r3, r3, #2
 8007468:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800746a:	e031      	b.n	80074d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800746c:	4a1b      	ldr	r2, [pc, #108]	; (80074dc <__NVIC_SetPriority+0xd8>)
 800746e:	1dfb      	adds	r3, r7, #7
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	0019      	movs	r1, r3
 8007474:	230f      	movs	r3, #15
 8007476:	400b      	ands	r3, r1
 8007478:	3b08      	subs	r3, #8
 800747a:	089b      	lsrs	r3, r3, #2
 800747c:	3306      	adds	r3, #6
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	18d3      	adds	r3, r2, r3
 8007482:	3304      	adds	r3, #4
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	1dfa      	adds	r2, r7, #7
 8007488:	7812      	ldrb	r2, [r2, #0]
 800748a:	0011      	movs	r1, r2
 800748c:	2203      	movs	r2, #3
 800748e:	400a      	ands	r2, r1
 8007490:	00d2      	lsls	r2, r2, #3
 8007492:	21ff      	movs	r1, #255	; 0xff
 8007494:	4091      	lsls	r1, r2
 8007496:	000a      	movs	r2, r1
 8007498:	43d2      	mvns	r2, r2
 800749a:	401a      	ands	r2, r3
 800749c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	019b      	lsls	r3, r3, #6
 80074a2:	22ff      	movs	r2, #255	; 0xff
 80074a4:	401a      	ands	r2, r3
 80074a6:	1dfb      	adds	r3, r7, #7
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	0018      	movs	r0, r3
 80074ac:	2303      	movs	r3, #3
 80074ae:	4003      	ands	r3, r0
 80074b0:	00db      	lsls	r3, r3, #3
 80074b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80074b4:	4809      	ldr	r0, [pc, #36]	; (80074dc <__NVIC_SetPriority+0xd8>)
 80074b6:	1dfb      	adds	r3, r7, #7
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	001c      	movs	r4, r3
 80074bc:	230f      	movs	r3, #15
 80074be:	4023      	ands	r3, r4
 80074c0:	3b08      	subs	r3, #8
 80074c2:	089b      	lsrs	r3, r3, #2
 80074c4:	430a      	orrs	r2, r1
 80074c6:	3306      	adds	r3, #6
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	18c3      	adds	r3, r0, r3
 80074cc:	3304      	adds	r3, #4
 80074ce:	601a      	str	r2, [r3, #0]
}
 80074d0:	46c0      	nop			; (mov r8, r8)
 80074d2:	46bd      	mov	sp, r7
 80074d4:	b003      	add	sp, #12
 80074d6:	bd90      	pop	{r4, r7, pc}
 80074d8:	e000e100 	.word	0xe000e100
 80074dc:	e000ed00 	.word	0xe000ed00

080074e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b082      	sub	sp, #8
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	1e5a      	subs	r2, r3, #1
 80074ec:	2380      	movs	r3, #128	; 0x80
 80074ee:	045b      	lsls	r3, r3, #17
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d301      	bcc.n	80074f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80074f4:	2301      	movs	r3, #1
 80074f6:	e010      	b.n	800751a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80074f8:	4b0a      	ldr	r3, [pc, #40]	; (8007524 <SysTick_Config+0x44>)
 80074fa:	687a      	ldr	r2, [r7, #4]
 80074fc:	3a01      	subs	r2, #1
 80074fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007500:	2301      	movs	r3, #1
 8007502:	425b      	negs	r3, r3
 8007504:	2103      	movs	r1, #3
 8007506:	0018      	movs	r0, r3
 8007508:	f7ff ff7c 	bl	8007404 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800750c:	4b05      	ldr	r3, [pc, #20]	; (8007524 <SysTick_Config+0x44>)
 800750e:	2200      	movs	r2, #0
 8007510:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007512:	4b04      	ldr	r3, [pc, #16]	; (8007524 <SysTick_Config+0x44>)
 8007514:	2207      	movs	r2, #7
 8007516:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007518:	2300      	movs	r3, #0
}
 800751a:	0018      	movs	r0, r3
 800751c:	46bd      	mov	sp, r7
 800751e:	b002      	add	sp, #8
 8007520:	bd80      	pop	{r7, pc}
 8007522:	46c0      	nop			; (mov r8, r8)
 8007524:	e000e010 	.word	0xe000e010

08007528 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	60b9      	str	r1, [r7, #8]
 8007530:	607a      	str	r2, [r7, #4]
 8007532:	210f      	movs	r1, #15
 8007534:	187b      	adds	r3, r7, r1
 8007536:	1c02      	adds	r2, r0, #0
 8007538:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800753a:	68ba      	ldr	r2, [r7, #8]
 800753c:	187b      	adds	r3, r7, r1
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	b25b      	sxtb	r3, r3
 8007542:	0011      	movs	r1, r2
 8007544:	0018      	movs	r0, r3
 8007546:	f7ff ff5d 	bl	8007404 <__NVIC_SetPriority>
}
 800754a:	46c0      	nop			; (mov r8, r8)
 800754c:	46bd      	mov	sp, r7
 800754e:	b004      	add	sp, #16
 8007550:	bd80      	pop	{r7, pc}

08007552 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007552:	b580      	push	{r7, lr}
 8007554:	b082      	sub	sp, #8
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	0018      	movs	r0, r3
 800755e:	f7ff ffbf 	bl	80074e0 <SysTick_Config>
 8007562:	0003      	movs	r3, r0
}
 8007564:	0018      	movs	r0, r3
 8007566:	46bd      	mov	sp, r7
 8007568:	b002      	add	sp, #8
 800756a:	bd80      	pop	{r7, pc}

0800756c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b086      	sub	sp, #24
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007576:	2300      	movs	r3, #0
 8007578:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800757a:	e147      	b.n	800780c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2101      	movs	r1, #1
 8007582:	697a      	ldr	r2, [r7, #20]
 8007584:	4091      	lsls	r1, r2
 8007586:	000a      	movs	r2, r1
 8007588:	4013      	ands	r3, r2
 800758a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d100      	bne.n	8007594 <HAL_GPIO_Init+0x28>
 8007592:	e138      	b.n	8007806 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	2203      	movs	r2, #3
 800759a:	4013      	ands	r3, r2
 800759c:	2b01      	cmp	r3, #1
 800759e:	d005      	beq.n	80075ac <HAL_GPIO_Init+0x40>
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	2203      	movs	r2, #3
 80075a6:	4013      	ands	r3, r2
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d130      	bne.n	800760e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	005b      	lsls	r3, r3, #1
 80075b6:	2203      	movs	r2, #3
 80075b8:	409a      	lsls	r2, r3
 80075ba:	0013      	movs	r3, r2
 80075bc:	43da      	mvns	r2, r3
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	4013      	ands	r3, r2
 80075c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	68da      	ldr	r2, [r3, #12]
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	005b      	lsls	r3, r3, #1
 80075cc:	409a      	lsls	r2, r3
 80075ce:	0013      	movs	r3, r2
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	693a      	ldr	r2, [r7, #16]
 80075da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80075e2:	2201      	movs	r2, #1
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	409a      	lsls	r2, r3
 80075e8:	0013      	movs	r3, r2
 80075ea:	43da      	mvns	r2, r3
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	4013      	ands	r3, r2
 80075f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	091b      	lsrs	r3, r3, #4
 80075f8:	2201      	movs	r2, #1
 80075fa:	401a      	ands	r2, r3
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	409a      	lsls	r2, r3
 8007600:	0013      	movs	r3, r2
 8007602:	693a      	ldr	r2, [r7, #16]
 8007604:	4313      	orrs	r3, r2
 8007606:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	693a      	ldr	r2, [r7, #16]
 800760c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	2203      	movs	r2, #3
 8007614:	4013      	ands	r3, r2
 8007616:	2b03      	cmp	r3, #3
 8007618:	d017      	beq.n	800764a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	005b      	lsls	r3, r3, #1
 8007624:	2203      	movs	r2, #3
 8007626:	409a      	lsls	r2, r3
 8007628:	0013      	movs	r3, r2
 800762a:	43da      	mvns	r2, r3
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	4013      	ands	r3, r2
 8007630:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	689a      	ldr	r2, [r3, #8]
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	005b      	lsls	r3, r3, #1
 800763a:	409a      	lsls	r2, r3
 800763c:	0013      	movs	r3, r2
 800763e:	693a      	ldr	r2, [r7, #16]
 8007640:	4313      	orrs	r3, r2
 8007642:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	693a      	ldr	r2, [r7, #16]
 8007648:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	2203      	movs	r2, #3
 8007650:	4013      	ands	r3, r2
 8007652:	2b02      	cmp	r3, #2
 8007654:	d123      	bne.n	800769e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	08da      	lsrs	r2, r3, #3
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	3208      	adds	r2, #8
 800765e:	0092      	lsls	r2, r2, #2
 8007660:	58d3      	ldr	r3, [r2, r3]
 8007662:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	2207      	movs	r2, #7
 8007668:	4013      	ands	r3, r2
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	220f      	movs	r2, #15
 800766e:	409a      	lsls	r2, r3
 8007670:	0013      	movs	r3, r2
 8007672:	43da      	mvns	r2, r3
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	4013      	ands	r3, r2
 8007678:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	691a      	ldr	r2, [r3, #16]
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	2107      	movs	r1, #7
 8007682:	400b      	ands	r3, r1
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	409a      	lsls	r2, r3
 8007688:	0013      	movs	r3, r2
 800768a:	693a      	ldr	r2, [r7, #16]
 800768c:	4313      	orrs	r3, r2
 800768e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	08da      	lsrs	r2, r3, #3
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	3208      	adds	r2, #8
 8007698:	0092      	lsls	r2, r2, #2
 800769a:	6939      	ldr	r1, [r7, #16]
 800769c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	005b      	lsls	r3, r3, #1
 80076a8:	2203      	movs	r2, #3
 80076aa:	409a      	lsls	r2, r3
 80076ac:	0013      	movs	r3, r2
 80076ae:	43da      	mvns	r2, r3
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	4013      	ands	r3, r2
 80076b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	2203      	movs	r2, #3
 80076bc:	401a      	ands	r2, r3
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	005b      	lsls	r3, r3, #1
 80076c2:	409a      	lsls	r2, r3
 80076c4:	0013      	movs	r3, r2
 80076c6:	693a      	ldr	r2, [r7, #16]
 80076c8:	4313      	orrs	r3, r2
 80076ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	693a      	ldr	r2, [r7, #16]
 80076d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	685a      	ldr	r2, [r3, #4]
 80076d6:	23c0      	movs	r3, #192	; 0xc0
 80076d8:	029b      	lsls	r3, r3, #10
 80076da:	4013      	ands	r3, r2
 80076dc:	d100      	bne.n	80076e0 <HAL_GPIO_Init+0x174>
 80076de:	e092      	b.n	8007806 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80076e0:	4a50      	ldr	r2, [pc, #320]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	089b      	lsrs	r3, r3, #2
 80076e6:	3318      	adds	r3, #24
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	589b      	ldr	r3, [r3, r2]
 80076ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	2203      	movs	r2, #3
 80076f2:	4013      	ands	r3, r2
 80076f4:	00db      	lsls	r3, r3, #3
 80076f6:	220f      	movs	r2, #15
 80076f8:	409a      	lsls	r2, r3
 80076fa:	0013      	movs	r3, r2
 80076fc:	43da      	mvns	r2, r3
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	4013      	ands	r3, r2
 8007702:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	23a0      	movs	r3, #160	; 0xa0
 8007708:	05db      	lsls	r3, r3, #23
 800770a:	429a      	cmp	r2, r3
 800770c:	d013      	beq.n	8007736 <HAL_GPIO_Init+0x1ca>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a45      	ldr	r2, [pc, #276]	; (8007828 <HAL_GPIO_Init+0x2bc>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d00d      	beq.n	8007732 <HAL_GPIO_Init+0x1c6>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a44      	ldr	r2, [pc, #272]	; (800782c <HAL_GPIO_Init+0x2c0>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d007      	beq.n	800772e <HAL_GPIO_Init+0x1c2>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a43      	ldr	r2, [pc, #268]	; (8007830 <HAL_GPIO_Init+0x2c4>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d101      	bne.n	800772a <HAL_GPIO_Init+0x1be>
 8007726:	2303      	movs	r3, #3
 8007728:	e006      	b.n	8007738 <HAL_GPIO_Init+0x1cc>
 800772a:	2305      	movs	r3, #5
 800772c:	e004      	b.n	8007738 <HAL_GPIO_Init+0x1cc>
 800772e:	2302      	movs	r3, #2
 8007730:	e002      	b.n	8007738 <HAL_GPIO_Init+0x1cc>
 8007732:	2301      	movs	r3, #1
 8007734:	e000      	b.n	8007738 <HAL_GPIO_Init+0x1cc>
 8007736:	2300      	movs	r3, #0
 8007738:	697a      	ldr	r2, [r7, #20]
 800773a:	2103      	movs	r1, #3
 800773c:	400a      	ands	r2, r1
 800773e:	00d2      	lsls	r2, r2, #3
 8007740:	4093      	lsls	r3, r2
 8007742:	693a      	ldr	r2, [r7, #16]
 8007744:	4313      	orrs	r3, r2
 8007746:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8007748:	4936      	ldr	r1, [pc, #216]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	089b      	lsrs	r3, r3, #2
 800774e:	3318      	adds	r3, #24
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	693a      	ldr	r2, [r7, #16]
 8007754:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007756:	4a33      	ldr	r2, [pc, #204]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 8007758:	2380      	movs	r3, #128	; 0x80
 800775a:	58d3      	ldr	r3, [r2, r3]
 800775c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	43da      	mvns	r2, r3
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	4013      	ands	r3, r2
 8007766:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	685a      	ldr	r2, [r3, #4]
 800776c:	2380      	movs	r3, #128	; 0x80
 800776e:	025b      	lsls	r3, r3, #9
 8007770:	4013      	ands	r3, r2
 8007772:	d003      	beq.n	800777c <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	4313      	orrs	r3, r2
 800777a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800777c:	4929      	ldr	r1, [pc, #164]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 800777e:	2280      	movs	r2, #128	; 0x80
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8007784:	4a27      	ldr	r2, [pc, #156]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 8007786:	2384      	movs	r3, #132	; 0x84
 8007788:	58d3      	ldr	r3, [r2, r3]
 800778a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	43da      	mvns	r2, r3
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	4013      	ands	r3, r2
 8007794:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	685a      	ldr	r2, [r3, #4]
 800779a:	2380      	movs	r3, #128	; 0x80
 800779c:	029b      	lsls	r3, r3, #10
 800779e:	4013      	ands	r3, r2
 80077a0:	d003      	beq.n	80077aa <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 80077a2:	693a      	ldr	r2, [r7, #16]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80077aa:	491e      	ldr	r1, [pc, #120]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 80077ac:	2284      	movs	r2, #132	; 0x84
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80077b2:	4b1c      	ldr	r3, [pc, #112]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	43da      	mvns	r2, r3
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	4013      	ands	r3, r2
 80077c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	685a      	ldr	r2, [r3, #4]
 80077c6:	2380      	movs	r3, #128	; 0x80
 80077c8:	035b      	lsls	r3, r3, #13
 80077ca:	4013      	ands	r3, r2
 80077cc:	d003      	beq.n	80077d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80077ce:	693a      	ldr	r2, [r7, #16]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	4313      	orrs	r3, r2
 80077d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80077d6:	4b13      	ldr	r3, [pc, #76]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 80077d8:	693a      	ldr	r2, [r7, #16]
 80077da:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80077dc:	4b11      	ldr	r3, [pc, #68]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	43da      	mvns	r2, r3
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	4013      	ands	r3, r2
 80077ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	685a      	ldr	r2, [r3, #4]
 80077f0:	2380      	movs	r3, #128	; 0x80
 80077f2:	039b      	lsls	r3, r3, #14
 80077f4:	4013      	ands	r3, r2
 80077f6:	d003      	beq.n	8007800 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80077f8:	693a      	ldr	r2, [r7, #16]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007800:	4b08      	ldr	r3, [pc, #32]	; (8007824 <HAL_GPIO_Init+0x2b8>)
 8007802:	693a      	ldr	r2, [r7, #16]
 8007804:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	3301      	adds	r3, #1
 800780a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	40da      	lsrs	r2, r3
 8007814:	1e13      	subs	r3, r2, #0
 8007816:	d000      	beq.n	800781a <HAL_GPIO_Init+0x2ae>
 8007818:	e6b0      	b.n	800757c <HAL_GPIO_Init+0x10>
  }
}
 800781a:	46c0      	nop			; (mov r8, r8)
 800781c:	46c0      	nop			; (mov r8, r8)
 800781e:	46bd      	mov	sp, r7
 8007820:	b006      	add	sp, #24
 8007822:	bd80      	pop	{r7, pc}
 8007824:	40021800 	.word	0x40021800
 8007828:	50000400 	.word	0x50000400
 800782c:	50000800 	.word	0x50000800
 8007830:	50000c00 	.word	0x50000c00

08007834 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	0008      	movs	r0, r1
 800783e:	0011      	movs	r1, r2
 8007840:	1cbb      	adds	r3, r7, #2
 8007842:	1c02      	adds	r2, r0, #0
 8007844:	801a      	strh	r2, [r3, #0]
 8007846:	1c7b      	adds	r3, r7, #1
 8007848:	1c0a      	adds	r2, r1, #0
 800784a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800784c:	1c7b      	adds	r3, r7, #1
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d004      	beq.n	800785e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007854:	1cbb      	adds	r3, r7, #2
 8007856:	881a      	ldrh	r2, [r3, #0]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800785c:	e003      	b.n	8007866 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800785e:	1cbb      	adds	r3, r7, #2
 8007860:	881a      	ldrh	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007866:	46c0      	nop			; (mov r8, r8)
 8007868:	46bd      	mov	sp, r7
 800786a:	b002      	add	sp, #8
 800786c:	bd80      	pop	{r7, pc}
	...

08007870 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b082      	sub	sp, #8
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d101      	bne.n	8007882 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	e082      	b.n	8007988 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2241      	movs	r2, #65	; 0x41
 8007886:	5c9b      	ldrb	r3, [r3, r2]
 8007888:	b2db      	uxtb	r3, r3
 800788a:	2b00      	cmp	r3, #0
 800788c:	d107      	bne.n	800789e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2240      	movs	r2, #64	; 0x40
 8007892:	2100      	movs	r1, #0
 8007894:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	0018      	movs	r0, r3
 800789a:	f7ff fa27 	bl	8006cec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2241      	movs	r2, #65	; 0x41
 80078a2:	2124      	movs	r1, #36	; 0x24
 80078a4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2101      	movs	r1, #1
 80078b2:	438a      	bics	r2, r1
 80078b4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	685a      	ldr	r2, [r3, #4]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4934      	ldr	r1, [pc, #208]	; (8007990 <HAL_I2C_Init+0x120>)
 80078c0:	400a      	ands	r2, r1
 80078c2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	689a      	ldr	r2, [r3, #8]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4931      	ldr	r1, [pc, #196]	; (8007994 <HAL_I2C_Init+0x124>)
 80078d0:	400a      	ands	r2, r1
 80078d2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	68db      	ldr	r3, [r3, #12]
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d108      	bne.n	80078ee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	689a      	ldr	r2, [r3, #8]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2180      	movs	r1, #128	; 0x80
 80078e6:	0209      	lsls	r1, r1, #8
 80078e8:	430a      	orrs	r2, r1
 80078ea:	609a      	str	r2, [r3, #8]
 80078ec:	e007      	b.n	80078fe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	689a      	ldr	r2, [r3, #8]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2184      	movs	r1, #132	; 0x84
 80078f8:	0209      	lsls	r1, r1, #8
 80078fa:	430a      	orrs	r2, r1
 80078fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	2b02      	cmp	r3, #2
 8007904:	d104      	bne.n	8007910 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	2280      	movs	r2, #128	; 0x80
 800790c:	0112      	lsls	r2, r2, #4
 800790e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	685a      	ldr	r2, [r3, #4]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	491f      	ldr	r1, [pc, #124]	; (8007998 <HAL_I2C_Init+0x128>)
 800791c:	430a      	orrs	r2, r1
 800791e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68da      	ldr	r2, [r3, #12]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	491a      	ldr	r1, [pc, #104]	; (8007994 <HAL_I2C_Init+0x124>)
 800792c:	400a      	ands	r2, r1
 800792e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	691a      	ldr	r2, [r3, #16]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	695b      	ldr	r3, [r3, #20]
 8007938:	431a      	orrs	r2, r3
 800793a:	0011      	movs	r1, r2
                             (hi2c->Init.OwnAddress2Masks << 8));
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	699b      	ldr	r3, [r3, #24]
 8007940:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	69d9      	ldr	r1, [r3, #28]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a1a      	ldr	r2, [r3, #32]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	430a      	orrs	r2, r1
 8007958:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2101      	movs	r1, #1
 8007966:	430a      	orrs	r2, r1
 8007968:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2241      	movs	r2, #65	; 0x41
 8007974:	2120      	movs	r1, #32
 8007976:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2242      	movs	r2, #66	; 0x42
 8007982:	2100      	movs	r1, #0
 8007984:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	0018      	movs	r0, r3
 800798a:	46bd      	mov	sp, r7
 800798c:	b002      	add	sp, #8
 800798e:	bd80      	pop	{r7, pc}
 8007990:	f0ffffff 	.word	0xf0ffffff
 8007994:	ffff7fff 	.word	0xffff7fff
 8007998:	02008000 	.word	0x02008000

0800799c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b082      	sub	sp, #8
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2241      	movs	r2, #65	; 0x41
 80079aa:	5c9b      	ldrb	r3, [r3, r2]
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b20      	cmp	r3, #32
 80079b0:	d138      	bne.n	8007a24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2240      	movs	r2, #64	; 0x40
 80079b6:	5c9b      	ldrb	r3, [r3, r2]
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d101      	bne.n	80079c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80079bc:	2302      	movs	r3, #2
 80079be:	e032      	b.n	8007a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2240      	movs	r2, #64	; 0x40
 80079c4:	2101      	movs	r1, #1
 80079c6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2241      	movs	r2, #65	; 0x41
 80079cc:	2124      	movs	r1, #36	; 0x24
 80079ce:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2101      	movs	r1, #1
 80079dc:	438a      	bics	r2, r1
 80079de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4911      	ldr	r1, [pc, #68]	; (8007a30 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80079ec:	400a      	ands	r2, r1
 80079ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	6819      	ldr	r1, [r3, #0]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	683a      	ldr	r2, [r7, #0]
 80079fc:	430a      	orrs	r2, r1
 80079fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2101      	movs	r1, #1
 8007a0c:	430a      	orrs	r2, r1
 8007a0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2241      	movs	r2, #65	; 0x41
 8007a14:	2120      	movs	r1, #32
 8007a16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2240      	movs	r2, #64	; 0x40
 8007a1c:	2100      	movs	r1, #0
 8007a1e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007a20:	2300      	movs	r3, #0
 8007a22:	e000      	b.n	8007a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007a24:	2302      	movs	r3, #2
  }
}
 8007a26:	0018      	movs	r0, r3
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	b002      	add	sp, #8
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	46c0      	nop			; (mov r8, r8)
 8007a30:	ffffefff 	.word	0xffffefff

08007a34 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2241      	movs	r2, #65	; 0x41
 8007a42:	5c9b      	ldrb	r3, [r3, r2]
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	2b20      	cmp	r3, #32
 8007a48:	d139      	bne.n	8007abe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2240      	movs	r2, #64	; 0x40
 8007a4e:	5c9b      	ldrb	r3, [r3, r2]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d101      	bne.n	8007a58 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007a54:	2302      	movs	r3, #2
 8007a56:	e033      	b.n	8007ac0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2240      	movs	r2, #64	; 0x40
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2241      	movs	r2, #65	; 0x41
 8007a64:	2124      	movs	r1, #36	; 0x24
 8007a66:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	2101      	movs	r1, #1
 8007a74:	438a      	bics	r2, r1
 8007a76:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	4a11      	ldr	r2, [pc, #68]	; (8007ac8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8007a84:	4013      	ands	r3, r2
 8007a86:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	021b      	lsls	r3, r3, #8
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	2101      	movs	r1, #1
 8007aa6:	430a      	orrs	r2, r1
 8007aa8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2241      	movs	r2, #65	; 0x41
 8007aae:	2120      	movs	r1, #32
 8007ab0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2240      	movs	r2, #64	; 0x40
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007aba:	2300      	movs	r3, #0
 8007abc:	e000      	b.n	8007ac0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007abe:	2302      	movs	r3, #2
  }
}
 8007ac0:	0018      	movs	r0, r3
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	b004      	add	sp, #16
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	fffff0ff 	.word	0xfffff0ff

08007acc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007ad4:	4b19      	ldr	r3, [pc, #100]	; (8007b3c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a19      	ldr	r2, [pc, #100]	; (8007b40 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007ada:	4013      	ands	r3, r2
 8007adc:	0019      	movs	r1, r3
 8007ade:	4b17      	ldr	r3, [pc, #92]	; (8007b3c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	430a      	orrs	r2, r1
 8007ae4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	2380      	movs	r3, #128	; 0x80
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d11f      	bne.n	8007b30 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8007af0:	4b14      	ldr	r3, [pc, #80]	; (8007b44 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	0013      	movs	r3, r2
 8007af6:	005b      	lsls	r3, r3, #1
 8007af8:	189b      	adds	r3, r3, r2
 8007afa:	005b      	lsls	r3, r3, #1
 8007afc:	4912      	ldr	r1, [pc, #72]	; (8007b48 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007afe:	0018      	movs	r0, r3
 8007b00:	f7f8 fb1a 	bl	8000138 <__udivsi3>
 8007b04:	0003      	movs	r3, r0
 8007b06:	3301      	adds	r3, #1
 8007b08:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007b0a:	e008      	b.n	8007b1e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d003      	beq.n	8007b1a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	3b01      	subs	r3, #1
 8007b16:	60fb      	str	r3, [r7, #12]
 8007b18:	e001      	b.n	8007b1e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	e009      	b.n	8007b32 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007b1e:	4b07      	ldr	r3, [pc, #28]	; (8007b3c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007b20:	695a      	ldr	r2, [r3, #20]
 8007b22:	2380      	movs	r3, #128	; 0x80
 8007b24:	00db      	lsls	r3, r3, #3
 8007b26:	401a      	ands	r2, r3
 8007b28:	2380      	movs	r3, #128	; 0x80
 8007b2a:	00db      	lsls	r3, r3, #3
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d0ed      	beq.n	8007b0c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007b30:	2300      	movs	r3, #0
}
 8007b32:	0018      	movs	r0, r3
 8007b34:	46bd      	mov	sp, r7
 8007b36:	b004      	add	sp, #16
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	46c0      	nop			; (mov r8, r8)
 8007b3c:	40007000 	.word	0x40007000
 8007b40:	fffff9ff 	.word	0xfffff9ff
 8007b44:	20000004 	.word	0x20000004
 8007b48:	000f4240 	.word	0x000f4240

08007b4c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8007b50:	4b03      	ldr	r3, [pc, #12]	; (8007b60 <LL_RCC_GetAPB1Prescaler+0x14>)
 8007b52:	689a      	ldr	r2, [r3, #8]
 8007b54:	23e0      	movs	r3, #224	; 0xe0
 8007b56:	01db      	lsls	r3, r3, #7
 8007b58:	4013      	ands	r3, r2
}
 8007b5a:	0018      	movs	r0, r3
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}
 8007b60:	40021000 	.word	0x40021000

08007b64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b088      	sub	sp, #32
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d101      	bne.n	8007b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b72:	2301      	movs	r3, #1
 8007b74:	e2f9      	b.n	800816a <HAL_RCC_OscConfig+0x606>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	d100      	bne.n	8007b82 <HAL_RCC_OscConfig+0x1e>
 8007b80:	e07c      	b.n	8007c7c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b82:	4bc3      	ldr	r3, [pc, #780]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	2238      	movs	r2, #56	; 0x38
 8007b88:	4013      	ands	r3, r2
 8007b8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007b8c:	4bc0      	ldr	r3, [pc, #768]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	2203      	movs	r2, #3
 8007b92:	4013      	ands	r3, r2
 8007b94:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	2b10      	cmp	r3, #16
 8007b9a:	d102      	bne.n	8007ba2 <HAL_RCC_OscConfig+0x3e>
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	2b03      	cmp	r3, #3
 8007ba0:	d002      	beq.n	8007ba8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	2b08      	cmp	r3, #8
 8007ba6:	d10b      	bne.n	8007bc0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ba8:	4bb9      	ldr	r3, [pc, #740]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	2380      	movs	r3, #128	; 0x80
 8007bae:	029b      	lsls	r3, r3, #10
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	d062      	beq.n	8007c7a <HAL_RCC_OscConfig+0x116>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d15e      	bne.n	8007c7a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	e2d4      	b.n	800816a <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	685a      	ldr	r2, [r3, #4]
 8007bc4:	2380      	movs	r3, #128	; 0x80
 8007bc6:	025b      	lsls	r3, r3, #9
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d107      	bne.n	8007bdc <HAL_RCC_OscConfig+0x78>
 8007bcc:	4bb0      	ldr	r3, [pc, #704]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	4baf      	ldr	r3, [pc, #700]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bd2:	2180      	movs	r1, #128	; 0x80
 8007bd4:	0249      	lsls	r1, r1, #9
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	e020      	b.n	8007c1e <HAL_RCC_OscConfig+0xba>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	23a0      	movs	r3, #160	; 0xa0
 8007be2:	02db      	lsls	r3, r3, #11
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d10e      	bne.n	8007c06 <HAL_RCC_OscConfig+0xa2>
 8007be8:	4ba9      	ldr	r3, [pc, #676]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	4ba8      	ldr	r3, [pc, #672]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bee:	2180      	movs	r1, #128	; 0x80
 8007bf0:	02c9      	lsls	r1, r1, #11
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	601a      	str	r2, [r3, #0]
 8007bf6:	4ba6      	ldr	r3, [pc, #664]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	4ba5      	ldr	r3, [pc, #660]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bfc:	2180      	movs	r1, #128	; 0x80
 8007bfe:	0249      	lsls	r1, r1, #9
 8007c00:	430a      	orrs	r2, r1
 8007c02:	601a      	str	r2, [r3, #0]
 8007c04:	e00b      	b.n	8007c1e <HAL_RCC_OscConfig+0xba>
 8007c06:	4ba2      	ldr	r3, [pc, #648]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	4ba1      	ldr	r3, [pc, #644]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c0c:	49a1      	ldr	r1, [pc, #644]	; (8007e94 <HAL_RCC_OscConfig+0x330>)
 8007c0e:	400a      	ands	r2, r1
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	4b9f      	ldr	r3, [pc, #636]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	4b9e      	ldr	r3, [pc, #632]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c18:	499f      	ldr	r1, [pc, #636]	; (8007e98 <HAL_RCC_OscConfig+0x334>)
 8007c1a:	400a      	ands	r2, r1
 8007c1c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d014      	beq.n	8007c50 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c26:	f7ff fba9 	bl	800737c <HAL_GetTick>
 8007c2a:	0003      	movs	r3, r0
 8007c2c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c2e:	e008      	b.n	8007c42 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c30:	f7ff fba4 	bl	800737c <HAL_GetTick>
 8007c34:	0002      	movs	r2, r0
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	2b64      	cmp	r3, #100	; 0x64
 8007c3c:	d901      	bls.n	8007c42 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e293      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c42:	4b93      	ldr	r3, [pc, #588]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	2380      	movs	r3, #128	; 0x80
 8007c48:	029b      	lsls	r3, r3, #10
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	d0f0      	beq.n	8007c30 <HAL_RCC_OscConfig+0xcc>
 8007c4e:	e015      	b.n	8007c7c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c50:	f7ff fb94 	bl	800737c <HAL_GetTick>
 8007c54:	0003      	movs	r3, r0
 8007c56:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007c58:	e008      	b.n	8007c6c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c5a:	f7ff fb8f 	bl	800737c <HAL_GetTick>
 8007c5e:	0002      	movs	r2, r0
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	1ad3      	subs	r3, r2, r3
 8007c64:	2b64      	cmp	r3, #100	; 0x64
 8007c66:	d901      	bls.n	8007c6c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007c68:	2303      	movs	r3, #3
 8007c6a:	e27e      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007c6c:	4b88      	ldr	r3, [pc, #544]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	2380      	movs	r3, #128	; 0x80
 8007c72:	029b      	lsls	r3, r3, #10
 8007c74:	4013      	ands	r3, r2
 8007c76:	d1f0      	bne.n	8007c5a <HAL_RCC_OscConfig+0xf6>
 8007c78:	e000      	b.n	8007c7c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c7a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2202      	movs	r2, #2
 8007c82:	4013      	ands	r3, r2
 8007c84:	d100      	bne.n	8007c88 <HAL_RCC_OscConfig+0x124>
 8007c86:	e099      	b.n	8007dbc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c88:	4b81      	ldr	r3, [pc, #516]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	2238      	movs	r2, #56	; 0x38
 8007c8e:	4013      	ands	r3, r2
 8007c90:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007c92:	4b7f      	ldr	r3, [pc, #508]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	2203      	movs	r2, #3
 8007c98:	4013      	ands	r3, r2
 8007c9a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	2b10      	cmp	r3, #16
 8007ca0:	d102      	bne.n	8007ca8 <HAL_RCC_OscConfig+0x144>
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	2b02      	cmp	r3, #2
 8007ca6:	d002      	beq.n	8007cae <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d135      	bne.n	8007d1a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007cae:	4b78      	ldr	r3, [pc, #480]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	2380      	movs	r3, #128	; 0x80
 8007cb4:	00db      	lsls	r3, r3, #3
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	d005      	beq.n	8007cc6 <HAL_RCC_OscConfig+0x162>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d101      	bne.n	8007cc6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e251      	b.n	800816a <HAL_RCC_OscConfig+0x606>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007cc6:	4b72      	ldr	r3, [pc, #456]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	4a74      	ldr	r2, [pc, #464]	; (8007e9c <HAL_RCC_OscConfig+0x338>)
 8007ccc:	4013      	ands	r3, r2
 8007cce:	0019      	movs	r1, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	695b      	ldr	r3, [r3, #20]
 8007cd4:	021a      	lsls	r2, r3, #8
 8007cd6:	4b6e      	ldr	r3, [pc, #440]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cd8:	430a      	orrs	r2, r1
 8007cda:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cdc:	69bb      	ldr	r3, [r7, #24]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d112      	bne.n	8007d08 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007ce2:	4b6b      	ldr	r3, [pc, #428]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a6e      	ldr	r2, [pc, #440]	; (8007ea0 <HAL_RCC_OscConfig+0x33c>)
 8007ce8:	4013      	ands	r3, r2
 8007cea:	0019      	movs	r1, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	691a      	ldr	r2, [r3, #16]
 8007cf0:	4b67      	ldr	r3, [pc, #412]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cf2:	430a      	orrs	r2, r1
 8007cf4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8007cf6:	4b66      	ldr	r3, [pc, #408]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	0adb      	lsrs	r3, r3, #11
 8007cfc:	2207      	movs	r2, #7
 8007cfe:	4013      	ands	r3, r2
 8007d00:	4a68      	ldr	r2, [pc, #416]	; (8007ea4 <HAL_RCC_OscConfig+0x340>)
 8007d02:	40da      	lsrs	r2, r3
 8007d04:	4b68      	ldr	r3, [pc, #416]	; (8007ea8 <HAL_RCC_OscConfig+0x344>)
 8007d06:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007d08:	4b68      	ldr	r3, [pc, #416]	; (8007eac <HAL_RCC_OscConfig+0x348>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	0018      	movs	r0, r3
 8007d0e:	f7ff fad9 	bl	80072c4 <HAL_InitTick>
 8007d12:	1e03      	subs	r3, r0, #0
 8007d14:	d051      	beq.n	8007dba <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e227      	b.n	800816a <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	68db      	ldr	r3, [r3, #12]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d030      	beq.n	8007d84 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007d22:	4b5b      	ldr	r3, [pc, #364]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a5e      	ldr	r2, [pc, #376]	; (8007ea0 <HAL_RCC_OscConfig+0x33c>)
 8007d28:	4013      	ands	r3, r2
 8007d2a:	0019      	movs	r1, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	691a      	ldr	r2, [r3, #16]
 8007d30:	4b57      	ldr	r3, [pc, #348]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d32:	430a      	orrs	r2, r1
 8007d34:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8007d36:	4b56      	ldr	r3, [pc, #344]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	4b55      	ldr	r3, [pc, #340]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d3c:	2180      	movs	r1, #128	; 0x80
 8007d3e:	0049      	lsls	r1, r1, #1
 8007d40:	430a      	orrs	r2, r1
 8007d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d44:	f7ff fb1a 	bl	800737c <HAL_GetTick>
 8007d48:	0003      	movs	r3, r0
 8007d4a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d4c:	e008      	b.n	8007d60 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d4e:	f7ff fb15 	bl	800737c <HAL_GetTick>
 8007d52:	0002      	movs	r2, r0
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	1ad3      	subs	r3, r2, r3
 8007d58:	2b02      	cmp	r3, #2
 8007d5a:	d901      	bls.n	8007d60 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e204      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d60:	4b4b      	ldr	r3, [pc, #300]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	2380      	movs	r3, #128	; 0x80
 8007d66:	00db      	lsls	r3, r3, #3
 8007d68:	4013      	ands	r3, r2
 8007d6a:	d0f0      	beq.n	8007d4e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d6c:	4b48      	ldr	r3, [pc, #288]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	4a4a      	ldr	r2, [pc, #296]	; (8007e9c <HAL_RCC_OscConfig+0x338>)
 8007d72:	4013      	ands	r3, r2
 8007d74:	0019      	movs	r1, r3
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	695b      	ldr	r3, [r3, #20]
 8007d7a:	021a      	lsls	r2, r3, #8
 8007d7c:	4b44      	ldr	r3, [pc, #272]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d7e:	430a      	orrs	r2, r1
 8007d80:	605a      	str	r2, [r3, #4]
 8007d82:	e01b      	b.n	8007dbc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8007d84:	4b42      	ldr	r3, [pc, #264]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	4b41      	ldr	r3, [pc, #260]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d8a:	4949      	ldr	r1, [pc, #292]	; (8007eb0 <HAL_RCC_OscConfig+0x34c>)
 8007d8c:	400a      	ands	r2, r1
 8007d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d90:	f7ff faf4 	bl	800737c <HAL_GetTick>
 8007d94:	0003      	movs	r3, r0
 8007d96:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007d98:	e008      	b.n	8007dac <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d9a:	f7ff faef 	bl	800737c <HAL_GetTick>
 8007d9e:	0002      	movs	r2, r0
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	1ad3      	subs	r3, r2, r3
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d901      	bls.n	8007dac <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007da8:	2303      	movs	r3, #3
 8007daa:	e1de      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007dac:	4b38      	ldr	r3, [pc, #224]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	2380      	movs	r3, #128	; 0x80
 8007db2:	00db      	lsls	r3, r3, #3
 8007db4:	4013      	ands	r3, r2
 8007db6:	d1f0      	bne.n	8007d9a <HAL_RCC_OscConfig+0x236>
 8007db8:	e000      	b.n	8007dbc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007dba:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2208      	movs	r2, #8
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	d047      	beq.n	8007e56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007dc6:	4b32      	ldr	r3, [pc, #200]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	2238      	movs	r2, #56	; 0x38
 8007dcc:	4013      	ands	r3, r2
 8007dce:	2b18      	cmp	r3, #24
 8007dd0:	d10a      	bne.n	8007de8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8007dd2:	4b2f      	ldr	r3, [pc, #188]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007dd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dd6:	2202      	movs	r2, #2
 8007dd8:	4013      	ands	r3, r2
 8007dda:	d03c      	beq.n	8007e56 <HAL_RCC_OscConfig+0x2f2>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d138      	bne.n	8007e56 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e1c0      	b.n	800816a <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	699b      	ldr	r3, [r3, #24]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d019      	beq.n	8007e24 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8007df0:	4b27      	ldr	r3, [pc, #156]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007df2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007df4:	4b26      	ldr	r3, [pc, #152]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007df6:	2101      	movs	r1, #1
 8007df8:	430a      	orrs	r2, r1
 8007dfa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dfc:	f7ff fabe 	bl	800737c <HAL_GetTick>
 8007e00:	0003      	movs	r3, r0
 8007e02:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e04:	e008      	b.n	8007e18 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e06:	f7ff fab9 	bl	800737c <HAL_GetTick>
 8007e0a:	0002      	movs	r2, r0
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	d901      	bls.n	8007e18 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8007e14:	2303      	movs	r3, #3
 8007e16:	e1a8      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e18:	4b1d      	ldr	r3, [pc, #116]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e1c:	2202      	movs	r2, #2
 8007e1e:	4013      	ands	r3, r2
 8007e20:	d0f1      	beq.n	8007e06 <HAL_RCC_OscConfig+0x2a2>
 8007e22:	e018      	b.n	8007e56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8007e24:	4b1a      	ldr	r3, [pc, #104]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e26:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007e28:	4b19      	ldr	r3, [pc, #100]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e2a:	2101      	movs	r1, #1
 8007e2c:	438a      	bics	r2, r1
 8007e2e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e30:	f7ff faa4 	bl	800737c <HAL_GetTick>
 8007e34:	0003      	movs	r3, r0
 8007e36:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e38:	e008      	b.n	8007e4c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e3a:	f7ff fa9f 	bl	800737c <HAL_GetTick>
 8007e3e:	0002      	movs	r2, r0
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	d901      	bls.n	8007e4c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e18e      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e4c:	4b10      	ldr	r3, [pc, #64]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e50:	2202      	movs	r2, #2
 8007e52:	4013      	ands	r3, r2
 8007e54:	d1f1      	bne.n	8007e3a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2204      	movs	r2, #4
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	d100      	bne.n	8007e62 <HAL_RCC_OscConfig+0x2fe>
 8007e60:	e0c6      	b.n	8007ff0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e62:	231f      	movs	r3, #31
 8007e64:	18fb      	adds	r3, r7, r3
 8007e66:	2200      	movs	r2, #0
 8007e68:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007e6a:	4b09      	ldr	r3, [pc, #36]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	2238      	movs	r2, #56	; 0x38
 8007e70:	4013      	ands	r3, r2
 8007e72:	2b20      	cmp	r3, #32
 8007e74:	d11e      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8007e76:	4b06      	ldr	r3, [pc, #24]	; (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e7a:	2202      	movs	r2, #2
 8007e7c:	4013      	ands	r3, r2
 8007e7e:	d100      	bne.n	8007e82 <HAL_RCC_OscConfig+0x31e>
 8007e80:	e0b6      	b.n	8007ff0 <HAL_RCC_OscConfig+0x48c>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d000      	beq.n	8007e8c <HAL_RCC_OscConfig+0x328>
 8007e8a:	e0b1      	b.n	8007ff0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e16c      	b.n	800816a <HAL_RCC_OscConfig+0x606>
 8007e90:	40021000 	.word	0x40021000
 8007e94:	fffeffff 	.word	0xfffeffff
 8007e98:	fffbffff 	.word	0xfffbffff
 8007e9c:	ffff80ff 	.word	0xffff80ff
 8007ea0:	ffffc7ff 	.word	0xffffc7ff
 8007ea4:	00f42400 	.word	0x00f42400
 8007ea8:	20000004 	.word	0x20000004
 8007eac:	20000008 	.word	0x20000008
 8007eb0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007eb4:	4baf      	ldr	r3, [pc, #700]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007eb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007eb8:	2380      	movs	r3, #128	; 0x80
 8007eba:	055b      	lsls	r3, r3, #21
 8007ebc:	4013      	ands	r3, r2
 8007ebe:	d101      	bne.n	8007ec4 <HAL_RCC_OscConfig+0x360>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e000      	b.n	8007ec6 <HAL_RCC_OscConfig+0x362>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d011      	beq.n	8007eee <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007eca:	4baa      	ldr	r3, [pc, #680]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007ecc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ece:	4ba9      	ldr	r3, [pc, #676]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007ed0:	2180      	movs	r1, #128	; 0x80
 8007ed2:	0549      	lsls	r1, r1, #21
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	63da      	str	r2, [r3, #60]	; 0x3c
 8007ed8:	4ba6      	ldr	r3, [pc, #664]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007eda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007edc:	2380      	movs	r3, #128	; 0x80
 8007ede:	055b      	lsls	r3, r3, #21
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	60fb      	str	r3, [r7, #12]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8007ee6:	231f      	movs	r3, #31
 8007ee8:	18fb      	adds	r3, r7, r3
 8007eea:	2201      	movs	r2, #1
 8007eec:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007eee:	4ba2      	ldr	r3, [pc, #648]	; (8008178 <HAL_RCC_OscConfig+0x614>)
 8007ef0:	681a      	ldr	r2, [r3, #0]
 8007ef2:	2380      	movs	r3, #128	; 0x80
 8007ef4:	005b      	lsls	r3, r3, #1
 8007ef6:	4013      	ands	r3, r2
 8007ef8:	d11a      	bne.n	8007f30 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007efa:	4b9f      	ldr	r3, [pc, #636]	; (8008178 <HAL_RCC_OscConfig+0x614>)
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	4b9e      	ldr	r3, [pc, #632]	; (8008178 <HAL_RCC_OscConfig+0x614>)
 8007f00:	2180      	movs	r1, #128	; 0x80
 8007f02:	0049      	lsls	r1, r1, #1
 8007f04:	430a      	orrs	r2, r1
 8007f06:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8007f08:	f7ff fa38 	bl	800737c <HAL_GetTick>
 8007f0c:	0003      	movs	r3, r0
 8007f0e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f10:	e008      	b.n	8007f24 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f12:	f7ff fa33 	bl	800737c <HAL_GetTick>
 8007f16:	0002      	movs	r2, r0
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d901      	bls.n	8007f24 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e122      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f24:	4b94      	ldr	r3, [pc, #592]	; (8008178 <HAL_RCC_OscConfig+0x614>)
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	2380      	movs	r3, #128	; 0x80
 8007f2a:	005b      	lsls	r3, r3, #1
 8007f2c:	4013      	ands	r3, r2
 8007f2e:	d0f0      	beq.n	8007f12 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d106      	bne.n	8007f46 <HAL_RCC_OscConfig+0x3e2>
 8007f38:	4b8e      	ldr	r3, [pc, #568]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f3a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007f3c:	4b8d      	ldr	r3, [pc, #564]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f3e:	2101      	movs	r1, #1
 8007f40:	430a      	orrs	r2, r1
 8007f42:	65da      	str	r2, [r3, #92]	; 0x5c
 8007f44:	e01c      	b.n	8007f80 <HAL_RCC_OscConfig+0x41c>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	2b05      	cmp	r3, #5
 8007f4c:	d10c      	bne.n	8007f68 <HAL_RCC_OscConfig+0x404>
 8007f4e:	4b89      	ldr	r3, [pc, #548]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007f52:	4b88      	ldr	r3, [pc, #544]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f54:	2104      	movs	r1, #4
 8007f56:	430a      	orrs	r2, r1
 8007f58:	65da      	str	r2, [r3, #92]	; 0x5c
 8007f5a:	4b86      	ldr	r3, [pc, #536]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007f5e:	4b85      	ldr	r3, [pc, #532]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f60:	2101      	movs	r1, #1
 8007f62:	430a      	orrs	r2, r1
 8007f64:	65da      	str	r2, [r3, #92]	; 0x5c
 8007f66:	e00b      	b.n	8007f80 <HAL_RCC_OscConfig+0x41c>
 8007f68:	4b82      	ldr	r3, [pc, #520]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007f6c:	4b81      	ldr	r3, [pc, #516]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f6e:	2101      	movs	r1, #1
 8007f70:	438a      	bics	r2, r1
 8007f72:	65da      	str	r2, [r3, #92]	; 0x5c
 8007f74:	4b7f      	ldr	r3, [pc, #508]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f76:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007f78:	4b7e      	ldr	r3, [pc, #504]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007f7a:	2104      	movs	r1, #4
 8007f7c:	438a      	bics	r2, r1
 8007f7e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d014      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f88:	f7ff f9f8 	bl	800737c <HAL_GetTick>
 8007f8c:	0003      	movs	r3, r0
 8007f8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f90:	e009      	b.n	8007fa6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f92:	f7ff f9f3 	bl	800737c <HAL_GetTick>
 8007f96:	0002      	movs	r2, r0
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	1ad3      	subs	r3, r2, r3
 8007f9c:	4a77      	ldr	r2, [pc, #476]	; (800817c <HAL_RCC_OscConfig+0x618>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d901      	bls.n	8007fa6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	e0e1      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007fa6:	4b73      	ldr	r3, [pc, #460]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007faa:	2202      	movs	r2, #2
 8007fac:	4013      	ands	r3, r2
 8007fae:	d0f0      	beq.n	8007f92 <HAL_RCC_OscConfig+0x42e>
 8007fb0:	e013      	b.n	8007fda <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fb2:	f7ff f9e3 	bl	800737c <HAL_GetTick>
 8007fb6:	0003      	movs	r3, r0
 8007fb8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007fba:	e009      	b.n	8007fd0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fbc:	f7ff f9de 	bl	800737c <HAL_GetTick>
 8007fc0:	0002      	movs	r2, r0
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	1ad3      	subs	r3, r2, r3
 8007fc6:	4a6d      	ldr	r2, [pc, #436]	; (800817c <HAL_RCC_OscConfig+0x618>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d901      	bls.n	8007fd0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e0cc      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007fd0:	4b68      	ldr	r3, [pc, #416]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fd4:	2202      	movs	r2, #2
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	d1f0      	bne.n	8007fbc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007fda:	231f      	movs	r3, #31
 8007fdc:	18fb      	adds	r3, r7, r3
 8007fde:	781b      	ldrb	r3, [r3, #0]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d105      	bne.n	8007ff0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007fe4:	4b63      	ldr	r3, [pc, #396]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007fe6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007fe8:	4b62      	ldr	r3, [pc, #392]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007fea:	4965      	ldr	r1, [pc, #404]	; (8008180 <HAL_RCC_OscConfig+0x61c>)
 8007fec:	400a      	ands	r2, r1
 8007fee:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	69db      	ldr	r3, [r3, #28]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d100      	bne.n	8007ffa <HAL_RCC_OscConfig+0x496>
 8007ff8:	e0b6      	b.n	8008168 <HAL_RCC_OscConfig+0x604>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ffa:	4b5e      	ldr	r3, [pc, #376]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	2238      	movs	r2, #56	; 0x38
 8008000:	4013      	ands	r3, r2
 8008002:	2b10      	cmp	r3, #16
 8008004:	d100      	bne.n	8008008 <HAL_RCC_OscConfig+0x4a4>
 8008006:	e07e      	b.n	8008106 <HAL_RCC_OscConfig+0x5a2>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	69db      	ldr	r3, [r3, #28]
 800800c:	2b02      	cmp	r3, #2
 800800e:	d153      	bne.n	80080b8 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008010:	4b58      	ldr	r3, [pc, #352]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	4b57      	ldr	r3, [pc, #348]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8008016:	495b      	ldr	r1, [pc, #364]	; (8008184 <HAL_RCC_OscConfig+0x620>)
 8008018:	400a      	ands	r2, r1
 800801a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800801c:	f7ff f9ae 	bl	800737c <HAL_GetTick>
 8008020:	0003      	movs	r3, r0
 8008022:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008024:	e008      	b.n	8008038 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008026:	f7ff f9a9 	bl	800737c <HAL_GetTick>
 800802a:	0002      	movs	r2, r0
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	2b02      	cmp	r3, #2
 8008032:	d901      	bls.n	8008038 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8008034:	2303      	movs	r3, #3
 8008036:	e098      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008038:	4b4e      	ldr	r3, [pc, #312]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	2380      	movs	r3, #128	; 0x80
 800803e:	049b      	lsls	r3, r3, #18
 8008040:	4013      	ands	r3, r2
 8008042:	d1f0      	bne.n	8008026 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008044:	4b4b      	ldr	r3, [pc, #300]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	4a4f      	ldr	r2, [pc, #316]	; (8008188 <HAL_RCC_OscConfig+0x624>)
 800804a:	4013      	ands	r3, r2
 800804c:	0019      	movs	r1, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6a1a      	ldr	r2, [r3, #32]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008056:	431a      	orrs	r2, r3
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800805c:	021b      	lsls	r3, r3, #8
 800805e:	431a      	orrs	r2, r3
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008064:	431a      	orrs	r2, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800806a:	431a      	orrs	r2, r3
 800806c:	4b41      	ldr	r3, [pc, #260]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 800806e:	430a      	orrs	r2, r1
 8008070:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008072:	4b40      	ldr	r3, [pc, #256]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	4b3f      	ldr	r3, [pc, #252]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8008078:	2180      	movs	r1, #128	; 0x80
 800807a:	0449      	lsls	r1, r1, #17
 800807c:	430a      	orrs	r2, r1
 800807e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008080:	4b3c      	ldr	r3, [pc, #240]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8008082:	68da      	ldr	r2, [r3, #12]
 8008084:	4b3b      	ldr	r3, [pc, #236]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8008086:	2180      	movs	r1, #128	; 0x80
 8008088:	0549      	lsls	r1, r1, #21
 800808a:	430a      	orrs	r2, r1
 800808c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800808e:	f7ff f975 	bl	800737c <HAL_GetTick>
 8008092:	0003      	movs	r3, r0
 8008094:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008096:	e008      	b.n	80080aa <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008098:	f7ff f970 	bl	800737c <HAL_GetTick>
 800809c:	0002      	movs	r2, r0
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d901      	bls.n	80080aa <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e05f      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080aa:	4b32      	ldr	r3, [pc, #200]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	2380      	movs	r3, #128	; 0x80
 80080b0:	049b      	lsls	r3, r3, #18
 80080b2:	4013      	ands	r3, r2
 80080b4:	d0f0      	beq.n	8008098 <HAL_RCC_OscConfig+0x534>
 80080b6:	e057      	b.n	8008168 <HAL_RCC_OscConfig+0x604>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080b8:	4b2e      	ldr	r3, [pc, #184]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	4b2d      	ldr	r3, [pc, #180]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 80080be:	4931      	ldr	r1, [pc, #196]	; (8008184 <HAL_RCC_OscConfig+0x620>)
 80080c0:	400a      	ands	r2, r1
 80080c2:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80080c4:	4b2b      	ldr	r3, [pc, #172]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 80080c6:	68da      	ldr	r2, [r3, #12]
 80080c8:	4b2a      	ldr	r3, [pc, #168]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 80080ca:	2103      	movs	r1, #3
 80080cc:	438a      	bics	r2, r1
 80080ce:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80080d0:	4b28      	ldr	r3, [pc, #160]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 80080d2:	68da      	ldr	r2, [r3, #12]
 80080d4:	4b27      	ldr	r3, [pc, #156]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 80080d6:	492d      	ldr	r1, [pc, #180]	; (800818c <HAL_RCC_OscConfig+0x628>)
 80080d8:	400a      	ands	r2, r1
 80080da:	60da      	str	r2, [r3, #12]
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080dc:	f7ff f94e 	bl	800737c <HAL_GetTick>
 80080e0:	0003      	movs	r3, r0
 80080e2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080e4:	e008      	b.n	80080f8 <HAL_RCC_OscConfig+0x594>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080e6:	f7ff f949 	bl	800737c <HAL_GetTick>
 80080ea:	0002      	movs	r2, r0
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d901      	bls.n	80080f8 <HAL_RCC_OscConfig+0x594>
          {
            return HAL_TIMEOUT;
 80080f4:	2303      	movs	r3, #3
 80080f6:	e038      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080f8:	4b1e      	ldr	r3, [pc, #120]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	2380      	movs	r3, #128	; 0x80
 80080fe:	049b      	lsls	r3, r3, #18
 8008100:	4013      	ands	r3, r2
 8008102:	d1f0      	bne.n	80080e6 <HAL_RCC_OscConfig+0x582>
 8008104:	e030      	b.n	8008168 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	69db      	ldr	r3, [r3, #28]
 800810a:	2b01      	cmp	r3, #1
 800810c:	d101      	bne.n	8008112 <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
 800810e:	2301      	movs	r3, #1
 8008110:	e02b      	b.n	800816a <HAL_RCC_OscConfig+0x606>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008112:	4b18      	ldr	r3, [pc, #96]	; (8008174 <HAL_RCC_OscConfig+0x610>)
 8008114:	68db      	ldr	r3, [r3, #12]
 8008116:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	2203      	movs	r2, #3
 800811c:	401a      	ands	r2, r3
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6a1b      	ldr	r3, [r3, #32]
 8008122:	429a      	cmp	r2, r3
 8008124:	d11e      	bne.n	8008164 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	2270      	movs	r2, #112	; 0x70
 800812a:	401a      	ands	r2, r3
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008130:	429a      	cmp	r2, r3
 8008132:	d117      	bne.n	8008164 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008134:	697a      	ldr	r2, [r7, #20]
 8008136:	23fe      	movs	r3, #254	; 0xfe
 8008138:	01db      	lsls	r3, r3, #7
 800813a:	401a      	ands	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008140:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008142:	429a      	cmp	r2, r3
 8008144:	d10e      	bne.n	8008164 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008146:	697a      	ldr	r2, [r7, #20]
 8008148:	23f8      	movs	r3, #248	; 0xf8
 800814a:	039b      	lsls	r3, r3, #14
 800814c:	401a      	ands	r2, r3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008152:	429a      	cmp	r2, r3
 8008154:	d106      	bne.n	8008164 <HAL_RCC_OscConfig+0x600>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	0f5b      	lsrs	r3, r3, #29
 800815a:	075a      	lsls	r2, r3, #29
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008160:	429a      	cmp	r2, r3
 8008162:	d001      	beq.n	8008168 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e000      	b.n	800816a <HAL_RCC_OscConfig+0x606>
        }
      }
    }
  }
  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	0018      	movs	r0, r3
 800816c:	46bd      	mov	sp, r7
 800816e:	b008      	add	sp, #32
 8008170:	bd80      	pop	{r7, pc}
 8008172:	46c0      	nop			; (mov r8, r8)
 8008174:	40021000 	.word	0x40021000
 8008178:	40007000 	.word	0x40007000
 800817c:	00001388 	.word	0x00001388
 8008180:	efffffff 	.word	0xefffffff
 8008184:	feffffff 	.word	0xfeffffff
 8008188:	1fc1808c 	.word	0x1fc1808c
 800818c:	effeffff 	.word	0xeffeffff

08008190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d101      	bne.n	80081a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	e0e9      	b.n	8008378 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80081a4:	4b76      	ldr	r3, [pc, #472]	; (8008380 <HAL_RCC_ClockConfig+0x1f0>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2207      	movs	r2, #7
 80081aa:	4013      	ands	r3, r2
 80081ac:	683a      	ldr	r2, [r7, #0]
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d91e      	bls.n	80081f0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081b2:	4b73      	ldr	r3, [pc, #460]	; (8008380 <HAL_RCC_ClockConfig+0x1f0>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2207      	movs	r2, #7
 80081b8:	4393      	bics	r3, r2
 80081ba:	0019      	movs	r1, r3
 80081bc:	4b70      	ldr	r3, [pc, #448]	; (8008380 <HAL_RCC_ClockConfig+0x1f0>)
 80081be:	683a      	ldr	r2, [r7, #0]
 80081c0:	430a      	orrs	r2, r1
 80081c2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80081c4:	f7ff f8da 	bl	800737c <HAL_GetTick>
 80081c8:	0003      	movs	r3, r0
 80081ca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80081cc:	e009      	b.n	80081e2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081ce:	f7ff f8d5 	bl	800737c <HAL_GetTick>
 80081d2:	0002      	movs	r2, r0
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	1ad3      	subs	r3, r2, r3
 80081d8:	4a6a      	ldr	r2, [pc, #424]	; (8008384 <HAL_RCC_ClockConfig+0x1f4>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d901      	bls.n	80081e2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80081de:	2303      	movs	r3, #3
 80081e0:	e0ca      	b.n	8008378 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80081e2:	4b67      	ldr	r3, [pc, #412]	; (8008380 <HAL_RCC_ClockConfig+0x1f0>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	2207      	movs	r2, #7
 80081e8:	4013      	ands	r3, r2
 80081ea:	683a      	ldr	r2, [r7, #0]
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d1ee      	bne.n	80081ce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2202      	movs	r2, #2
 80081f6:	4013      	ands	r3, r2
 80081f8:	d015      	beq.n	8008226 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2204      	movs	r2, #4
 8008200:	4013      	ands	r3, r2
 8008202:	d006      	beq.n	8008212 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008204:	4b60      	ldr	r3, [pc, #384]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 8008206:	689a      	ldr	r2, [r3, #8]
 8008208:	4b5f      	ldr	r3, [pc, #380]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 800820a:	21e0      	movs	r1, #224	; 0xe0
 800820c:	01c9      	lsls	r1, r1, #7
 800820e:	430a      	orrs	r2, r1
 8008210:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008212:	4b5d      	ldr	r3, [pc, #372]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	4a5d      	ldr	r2, [pc, #372]	; (800838c <HAL_RCC_ClockConfig+0x1fc>)
 8008218:	4013      	ands	r3, r2
 800821a:	0019      	movs	r1, r3
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	689a      	ldr	r2, [r3, #8]
 8008220:	4b59      	ldr	r3, [pc, #356]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 8008222:	430a      	orrs	r2, r1
 8008224:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2201      	movs	r2, #1
 800822c:	4013      	ands	r3, r2
 800822e:	d057      	beq.n	80082e0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d107      	bne.n	8008248 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008238:	4b53      	ldr	r3, [pc, #332]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 800823a:	681a      	ldr	r2, [r3, #0]
 800823c:	2380      	movs	r3, #128	; 0x80
 800823e:	029b      	lsls	r3, r3, #10
 8008240:	4013      	ands	r3, r2
 8008242:	d12b      	bne.n	800829c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	e097      	b.n	8008378 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	2b02      	cmp	r3, #2
 800824e:	d107      	bne.n	8008260 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008250:	4b4d      	ldr	r3, [pc, #308]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	2380      	movs	r3, #128	; 0x80
 8008256:	049b      	lsls	r3, r3, #18
 8008258:	4013      	ands	r3, r2
 800825a:	d11f      	bne.n	800829c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	e08b      	b.n	8008378 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d107      	bne.n	8008278 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008268:	4b47      	ldr	r3, [pc, #284]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	2380      	movs	r3, #128	; 0x80
 800826e:	00db      	lsls	r3, r3, #3
 8008270:	4013      	ands	r3, r2
 8008272:	d113      	bne.n	800829c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	e07f      	b.n	8008378 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	2b03      	cmp	r3, #3
 800827e:	d106      	bne.n	800828e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008280:	4b41      	ldr	r3, [pc, #260]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 8008282:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008284:	2202      	movs	r2, #2
 8008286:	4013      	ands	r3, r2
 8008288:	d108      	bne.n	800829c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	e074      	b.n	8008378 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800828e:	4b3e      	ldr	r3, [pc, #248]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 8008290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008292:	2202      	movs	r2, #2
 8008294:	4013      	ands	r3, r2
 8008296:	d101      	bne.n	800829c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	e06d      	b.n	8008378 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800829c:	4b3a      	ldr	r3, [pc, #232]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	2207      	movs	r2, #7
 80082a2:	4393      	bics	r3, r2
 80082a4:	0019      	movs	r1, r3
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	685a      	ldr	r2, [r3, #4]
 80082aa:	4b37      	ldr	r3, [pc, #220]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 80082ac:	430a      	orrs	r2, r1
 80082ae:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082b0:	f7ff f864 	bl	800737c <HAL_GetTick>
 80082b4:	0003      	movs	r3, r0
 80082b6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082b8:	e009      	b.n	80082ce <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082ba:	f7ff f85f 	bl	800737c <HAL_GetTick>
 80082be:	0002      	movs	r2, r0
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	1ad3      	subs	r3, r2, r3
 80082c4:	4a2f      	ldr	r2, [pc, #188]	; (8008384 <HAL_RCC_ClockConfig+0x1f4>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d901      	bls.n	80082ce <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80082ca:	2303      	movs	r3, #3
 80082cc:	e054      	b.n	8008378 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082ce:	4b2e      	ldr	r3, [pc, #184]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	2238      	movs	r2, #56	; 0x38
 80082d4:	401a      	ands	r2, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	00db      	lsls	r3, r3, #3
 80082dc:	429a      	cmp	r2, r3
 80082de:	d1ec      	bne.n	80082ba <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80082e0:	4b27      	ldr	r3, [pc, #156]	; (8008380 <HAL_RCC_ClockConfig+0x1f0>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2207      	movs	r2, #7
 80082e6:	4013      	ands	r3, r2
 80082e8:	683a      	ldr	r2, [r7, #0]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d21e      	bcs.n	800832c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082ee:	4b24      	ldr	r3, [pc, #144]	; (8008380 <HAL_RCC_ClockConfig+0x1f0>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	2207      	movs	r2, #7
 80082f4:	4393      	bics	r3, r2
 80082f6:	0019      	movs	r1, r3
 80082f8:	4b21      	ldr	r3, [pc, #132]	; (8008380 <HAL_RCC_ClockConfig+0x1f0>)
 80082fa:	683a      	ldr	r2, [r7, #0]
 80082fc:	430a      	orrs	r2, r1
 80082fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008300:	f7ff f83c 	bl	800737c <HAL_GetTick>
 8008304:	0003      	movs	r3, r0
 8008306:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008308:	e009      	b.n	800831e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800830a:	f7ff f837 	bl	800737c <HAL_GetTick>
 800830e:	0002      	movs	r2, r0
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	1ad3      	subs	r3, r2, r3
 8008314:	4a1b      	ldr	r2, [pc, #108]	; (8008384 <HAL_RCC_ClockConfig+0x1f4>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d901      	bls.n	800831e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800831a:	2303      	movs	r3, #3
 800831c:	e02c      	b.n	8008378 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800831e:	4b18      	ldr	r3, [pc, #96]	; (8008380 <HAL_RCC_ClockConfig+0x1f0>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2207      	movs	r2, #7
 8008324:	4013      	ands	r3, r2
 8008326:	683a      	ldr	r2, [r7, #0]
 8008328:	429a      	cmp	r2, r3
 800832a:	d1ee      	bne.n	800830a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2204      	movs	r2, #4
 8008332:	4013      	ands	r3, r2
 8008334:	d009      	beq.n	800834a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8008336:	4b14      	ldr	r3, [pc, #80]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	4a15      	ldr	r2, [pc, #84]	; (8008390 <HAL_RCC_ClockConfig+0x200>)
 800833c:	4013      	ands	r3, r2
 800833e:	0019      	movs	r1, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	68da      	ldr	r2, [r3, #12]
 8008344:	4b10      	ldr	r3, [pc, #64]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 8008346:	430a      	orrs	r2, r1
 8008348:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800834a:	f000 f829 	bl	80083a0 <HAL_RCC_GetSysClockFreq>
 800834e:	0001      	movs	r1, r0
 8008350:	4b0d      	ldr	r3, [pc, #52]	; (8008388 <HAL_RCC_ClockConfig+0x1f8>)
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	0a1b      	lsrs	r3, r3, #8
 8008356:	220f      	movs	r2, #15
 8008358:	401a      	ands	r2, r3
 800835a:	4b0e      	ldr	r3, [pc, #56]	; (8008394 <HAL_RCC_ClockConfig+0x204>)
 800835c:	0092      	lsls	r2, r2, #2
 800835e:	58d3      	ldr	r3, [r2, r3]
 8008360:	221f      	movs	r2, #31
 8008362:	4013      	ands	r3, r2
 8008364:	000a      	movs	r2, r1
 8008366:	40da      	lsrs	r2, r3
 8008368:	4b0b      	ldr	r3, [pc, #44]	; (8008398 <HAL_RCC_ClockConfig+0x208>)
 800836a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800836c:	4b0b      	ldr	r3, [pc, #44]	; (800839c <HAL_RCC_ClockConfig+0x20c>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	0018      	movs	r0, r3
 8008372:	f7fe ffa7 	bl	80072c4 <HAL_InitTick>
 8008376:	0003      	movs	r3, r0
}
 8008378:	0018      	movs	r0, r3
 800837a:	46bd      	mov	sp, r7
 800837c:	b004      	add	sp, #16
 800837e:	bd80      	pop	{r7, pc}
 8008380:	40022000 	.word	0x40022000
 8008384:	00001388 	.word	0x00001388
 8008388:	40021000 	.word	0x40021000
 800838c:	fffff0ff 	.word	0xfffff0ff
 8008390:	ffff8fff 	.word	0xffff8fff
 8008394:	0800ffec 	.word	0x0800ffec
 8008398:	20000004 	.word	0x20000004
 800839c:	20000008 	.word	0x20000008

080083a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b086      	sub	sp, #24
 80083a4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80083a6:	4b3c      	ldr	r3, [pc, #240]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	2238      	movs	r2, #56	; 0x38
 80083ac:	4013      	ands	r3, r2
 80083ae:	d10f      	bne.n	80083d0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80083b0:	4b39      	ldr	r3, [pc, #228]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	0adb      	lsrs	r3, r3, #11
 80083b6:	2207      	movs	r2, #7
 80083b8:	4013      	ands	r3, r2
 80083ba:	2201      	movs	r2, #1
 80083bc:	409a      	lsls	r2, r3
 80083be:	0013      	movs	r3, r2
 80083c0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80083c2:	6839      	ldr	r1, [r7, #0]
 80083c4:	4835      	ldr	r0, [pc, #212]	; (800849c <HAL_RCC_GetSysClockFreq+0xfc>)
 80083c6:	f7f7 feb7 	bl	8000138 <__udivsi3>
 80083ca:	0003      	movs	r3, r0
 80083cc:	613b      	str	r3, [r7, #16]
 80083ce:	e05d      	b.n	800848c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80083d0:	4b31      	ldr	r3, [pc, #196]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	2238      	movs	r2, #56	; 0x38
 80083d6:	4013      	ands	r3, r2
 80083d8:	2b08      	cmp	r3, #8
 80083da:	d102      	bne.n	80083e2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80083dc:	4b30      	ldr	r3, [pc, #192]	; (80084a0 <HAL_RCC_GetSysClockFreq+0x100>)
 80083de:	613b      	str	r3, [r7, #16]
 80083e0:	e054      	b.n	800848c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80083e2:	4b2d      	ldr	r3, [pc, #180]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	2238      	movs	r2, #56	; 0x38
 80083e8:	4013      	ands	r3, r2
 80083ea:	2b10      	cmp	r3, #16
 80083ec:	d138      	bne.n	8008460 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80083ee:	4b2a      	ldr	r3, [pc, #168]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 80083f0:	68db      	ldr	r3, [r3, #12]
 80083f2:	2203      	movs	r2, #3
 80083f4:	4013      	ands	r3, r2
 80083f6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80083f8:	4b27      	ldr	r3, [pc, #156]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	091b      	lsrs	r3, r3, #4
 80083fe:	2207      	movs	r2, #7
 8008400:	4013      	ands	r3, r2
 8008402:	3301      	adds	r3, #1
 8008404:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2b03      	cmp	r3, #3
 800840a:	d10d      	bne.n	8008428 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800840c:	68b9      	ldr	r1, [r7, #8]
 800840e:	4824      	ldr	r0, [pc, #144]	; (80084a0 <HAL_RCC_GetSysClockFreq+0x100>)
 8008410:	f7f7 fe92 	bl	8000138 <__udivsi3>
 8008414:	0003      	movs	r3, r0
 8008416:	0019      	movs	r1, r3
 8008418:	4b1f      	ldr	r3, [pc, #124]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 800841a:	68db      	ldr	r3, [r3, #12]
 800841c:	0a1b      	lsrs	r3, r3, #8
 800841e:	227f      	movs	r2, #127	; 0x7f
 8008420:	4013      	ands	r3, r2
 8008422:	434b      	muls	r3, r1
 8008424:	617b      	str	r3, [r7, #20]
        break;
 8008426:	e00d      	b.n	8008444 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8008428:	68b9      	ldr	r1, [r7, #8]
 800842a:	481c      	ldr	r0, [pc, #112]	; (800849c <HAL_RCC_GetSysClockFreq+0xfc>)
 800842c:	f7f7 fe84 	bl	8000138 <__udivsi3>
 8008430:	0003      	movs	r3, r0
 8008432:	0019      	movs	r1, r3
 8008434:	4b18      	ldr	r3, [pc, #96]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008436:	68db      	ldr	r3, [r3, #12]
 8008438:	0a1b      	lsrs	r3, r3, #8
 800843a:	227f      	movs	r2, #127	; 0x7f
 800843c:	4013      	ands	r3, r2
 800843e:	434b      	muls	r3, r1
 8008440:	617b      	str	r3, [r7, #20]
        break;
 8008442:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8008444:	4b14      	ldr	r3, [pc, #80]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	0f5b      	lsrs	r3, r3, #29
 800844a:	2207      	movs	r2, #7
 800844c:	4013      	ands	r3, r2
 800844e:	3301      	adds	r3, #1
 8008450:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8008452:	6879      	ldr	r1, [r7, #4]
 8008454:	6978      	ldr	r0, [r7, #20]
 8008456:	f7f7 fe6f 	bl	8000138 <__udivsi3>
 800845a:	0003      	movs	r3, r0
 800845c:	613b      	str	r3, [r7, #16]
 800845e:	e015      	b.n	800848c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008460:	4b0d      	ldr	r3, [pc, #52]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	2238      	movs	r2, #56	; 0x38
 8008466:	4013      	ands	r3, r2
 8008468:	2b20      	cmp	r3, #32
 800846a:	d103      	bne.n	8008474 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800846c:	2380      	movs	r3, #128	; 0x80
 800846e:	021b      	lsls	r3, r3, #8
 8008470:	613b      	str	r3, [r7, #16]
 8008472:	e00b      	b.n	800848c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008474:	4b08      	ldr	r3, [pc, #32]	; (8008498 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	2238      	movs	r2, #56	; 0x38
 800847a:	4013      	ands	r3, r2
 800847c:	2b18      	cmp	r3, #24
 800847e:	d103      	bne.n	8008488 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8008480:	23fa      	movs	r3, #250	; 0xfa
 8008482:	01db      	lsls	r3, r3, #7
 8008484:	613b      	str	r3, [r7, #16]
 8008486:	e001      	b.n	800848c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8008488:	2300      	movs	r3, #0
 800848a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800848c:	693b      	ldr	r3, [r7, #16]
}
 800848e:	0018      	movs	r0, r3
 8008490:	46bd      	mov	sp, r7
 8008492:	b006      	add	sp, #24
 8008494:	bd80      	pop	{r7, pc}
 8008496:	46c0      	nop			; (mov r8, r8)
 8008498:	40021000 	.word	0x40021000
 800849c:	00f42400 	.word	0x00f42400
 80084a0:	007a1200 	.word	0x007a1200

080084a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80084a8:	4b02      	ldr	r3, [pc, #8]	; (80084b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80084aa:	681b      	ldr	r3, [r3, #0]
}
 80084ac:	0018      	movs	r0, r3
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	46c0      	nop			; (mov r8, r8)
 80084b4:	20000004 	.word	0x20000004

080084b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80084b8:	b5b0      	push	{r4, r5, r7, lr}
 80084ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80084bc:	f7ff fff2 	bl	80084a4 <HAL_RCC_GetHCLKFreq>
 80084c0:	0004      	movs	r4, r0
 80084c2:	f7ff fb43 	bl	8007b4c <LL_RCC_GetAPB1Prescaler>
 80084c6:	0003      	movs	r3, r0
 80084c8:	0b1a      	lsrs	r2, r3, #12
 80084ca:	4b05      	ldr	r3, [pc, #20]	; (80084e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80084cc:	0092      	lsls	r2, r2, #2
 80084ce:	58d3      	ldr	r3, [r2, r3]
 80084d0:	221f      	movs	r2, #31
 80084d2:	4013      	ands	r3, r2
 80084d4:	40dc      	lsrs	r4, r3
 80084d6:	0023      	movs	r3, r4
}
 80084d8:	0018      	movs	r0, r3
 80084da:	46bd      	mov	sp, r7
 80084dc:	bdb0      	pop	{r4, r5, r7, pc}
 80084de:	46c0      	nop			; (mov r8, r8)
 80084e0:	0801002c 	.word	0x0801002c

080084e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b086      	sub	sp, #24
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80084ec:	2313      	movs	r3, #19
 80084ee:	18fb      	adds	r3, r7, r3
 80084f0:	2200      	movs	r2, #0
 80084f2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80084f4:	2312      	movs	r3, #18
 80084f6:	18fb      	adds	r3, r7, r3
 80084f8:	2200      	movs	r2, #0
 80084fa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	2380      	movs	r3, #128	; 0x80
 8008502:	029b      	lsls	r3, r3, #10
 8008504:	4013      	ands	r3, r2
 8008506:	d100      	bne.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8008508:	e0a3      	b.n	8008652 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800850a:	2011      	movs	r0, #17
 800850c:	183b      	adds	r3, r7, r0
 800850e:	2200      	movs	r2, #0
 8008510:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008512:	4b86      	ldr	r3, [pc, #536]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008514:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008516:	2380      	movs	r3, #128	; 0x80
 8008518:	055b      	lsls	r3, r3, #21
 800851a:	4013      	ands	r3, r2
 800851c:	d110      	bne.n	8008540 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800851e:	4b83      	ldr	r3, [pc, #524]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008520:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008522:	4b82      	ldr	r3, [pc, #520]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008524:	2180      	movs	r1, #128	; 0x80
 8008526:	0549      	lsls	r1, r1, #21
 8008528:	430a      	orrs	r2, r1
 800852a:	63da      	str	r2, [r3, #60]	; 0x3c
 800852c:	4b7f      	ldr	r3, [pc, #508]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800852e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008530:	2380      	movs	r3, #128	; 0x80
 8008532:	055b      	lsls	r3, r3, #21
 8008534:	4013      	ands	r3, r2
 8008536:	60bb      	str	r3, [r7, #8]
 8008538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800853a:	183b      	adds	r3, r7, r0
 800853c:	2201      	movs	r2, #1
 800853e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008540:	4b7b      	ldr	r3, [pc, #492]	; (8008730 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	4b7a      	ldr	r3, [pc, #488]	; (8008730 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008546:	2180      	movs	r1, #128	; 0x80
 8008548:	0049      	lsls	r1, r1, #1
 800854a:	430a      	orrs	r2, r1
 800854c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800854e:	f7fe ff15 	bl	800737c <HAL_GetTick>
 8008552:	0003      	movs	r3, r0
 8008554:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008556:	e00b      	b.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008558:	f7fe ff10 	bl	800737c <HAL_GetTick>
 800855c:	0002      	movs	r2, r0
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	2b02      	cmp	r3, #2
 8008564:	d904      	bls.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8008566:	2313      	movs	r3, #19
 8008568:	18fb      	adds	r3, r7, r3
 800856a:	2203      	movs	r2, #3
 800856c:	701a      	strb	r2, [r3, #0]
        break;
 800856e:	e005      	b.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008570:	4b6f      	ldr	r3, [pc, #444]	; (8008730 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	2380      	movs	r3, #128	; 0x80
 8008576:	005b      	lsls	r3, r3, #1
 8008578:	4013      	ands	r3, r2
 800857a:	d0ed      	beq.n	8008558 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800857c:	2313      	movs	r3, #19
 800857e:	18fb      	adds	r3, r7, r3
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d154      	bne.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008586:	4b69      	ldr	r3, [pc, #420]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008588:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800858a:	23c0      	movs	r3, #192	; 0xc0
 800858c:	009b      	lsls	r3, r3, #2
 800858e:	4013      	ands	r3, r2
 8008590:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d019      	beq.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	699b      	ldr	r3, [r3, #24]
 800859c:	697a      	ldr	r2, [r7, #20]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d014      	beq.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80085a2:	4b62      	ldr	r3, [pc, #392]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085a6:	4a63      	ldr	r2, [pc, #396]	; (8008734 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80085a8:	4013      	ands	r3, r2
 80085aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80085ac:	4b5f      	ldr	r3, [pc, #380]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80085b0:	4b5e      	ldr	r3, [pc, #376]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085b2:	2180      	movs	r1, #128	; 0x80
 80085b4:	0249      	lsls	r1, r1, #9
 80085b6:	430a      	orrs	r2, r1
 80085b8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80085ba:	4b5c      	ldr	r3, [pc, #368]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80085be:	4b5b      	ldr	r3, [pc, #364]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085c0:	495d      	ldr	r1, [pc, #372]	; (8008738 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80085c2:	400a      	ands	r2, r1
 80085c4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80085c6:	4b59      	ldr	r3, [pc, #356]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085c8:	697a      	ldr	r2, [r7, #20]
 80085ca:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	2201      	movs	r2, #1
 80085d0:	4013      	ands	r3, r2
 80085d2:	d016      	beq.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085d4:	f7fe fed2 	bl	800737c <HAL_GetTick>
 80085d8:	0003      	movs	r3, r0
 80085da:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80085dc:	e00c      	b.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085de:	f7fe fecd 	bl	800737c <HAL_GetTick>
 80085e2:	0002      	movs	r2, r0
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	1ad3      	subs	r3, r2, r3
 80085e8:	4a54      	ldr	r2, [pc, #336]	; (800873c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d904      	bls.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80085ee:	2313      	movs	r3, #19
 80085f0:	18fb      	adds	r3, r7, r3
 80085f2:	2203      	movs	r2, #3
 80085f4:	701a      	strb	r2, [r3, #0]
            break;
 80085f6:	e004      	b.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80085f8:	4b4c      	ldr	r3, [pc, #304]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085fc:	2202      	movs	r2, #2
 80085fe:	4013      	ands	r3, r2
 8008600:	d0ed      	beq.n	80085de <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8008602:	2313      	movs	r3, #19
 8008604:	18fb      	adds	r3, r7, r3
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d10a      	bne.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800860c:	4b47      	ldr	r3, [pc, #284]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800860e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008610:	4a48      	ldr	r2, [pc, #288]	; (8008734 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8008612:	4013      	ands	r3, r2
 8008614:	0019      	movs	r1, r3
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	699a      	ldr	r2, [r3, #24]
 800861a:	4b44      	ldr	r3, [pc, #272]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800861c:	430a      	orrs	r2, r1
 800861e:	65da      	str	r2, [r3, #92]	; 0x5c
 8008620:	e00c      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008622:	2312      	movs	r3, #18
 8008624:	18fb      	adds	r3, r7, r3
 8008626:	2213      	movs	r2, #19
 8008628:	18ba      	adds	r2, r7, r2
 800862a:	7812      	ldrb	r2, [r2, #0]
 800862c:	701a      	strb	r2, [r3, #0]
 800862e:	e005      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008630:	2312      	movs	r3, #18
 8008632:	18fb      	adds	r3, r7, r3
 8008634:	2213      	movs	r2, #19
 8008636:	18ba      	adds	r2, r7, r2
 8008638:	7812      	ldrb	r2, [r2, #0]
 800863a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800863c:	2311      	movs	r3, #17
 800863e:	18fb      	adds	r3, r7, r3
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	2b01      	cmp	r3, #1
 8008644:	d105      	bne.n	8008652 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008646:	4b39      	ldr	r3, [pc, #228]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008648:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800864a:	4b38      	ldr	r3, [pc, #224]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800864c:	493c      	ldr	r1, [pc, #240]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800864e:	400a      	ands	r2, r1
 8008650:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	2201      	movs	r2, #1
 8008658:	4013      	ands	r3, r2
 800865a:	d009      	beq.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800865c:	4b33      	ldr	r3, [pc, #204]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800865e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008660:	2203      	movs	r2, #3
 8008662:	4393      	bics	r3, r2
 8008664:	0019      	movs	r1, r3
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	685a      	ldr	r2, [r3, #4]
 800866a:	4b30      	ldr	r3, [pc, #192]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800866c:	430a      	orrs	r2, r1
 800866e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2202      	movs	r2, #2
 8008676:	4013      	ands	r3, r2
 8008678:	d009      	beq.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800867a:	4b2c      	ldr	r3, [pc, #176]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800867c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800867e:	220c      	movs	r2, #12
 8008680:	4393      	bics	r3, r2
 8008682:	0019      	movs	r1, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	689a      	ldr	r2, [r3, #8]
 8008688:	4b28      	ldr	r3, [pc, #160]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800868a:	430a      	orrs	r2, r1
 800868c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	2220      	movs	r2, #32
 8008694:	4013      	ands	r3, r2
 8008696:	d009      	beq.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008698:	4b24      	ldr	r3, [pc, #144]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800869a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800869c:	4a29      	ldr	r2, [pc, #164]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800869e:	4013      	ands	r3, r2
 80086a0:	0019      	movs	r1, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	68da      	ldr	r2, [r3, #12]
 80086a6:	4b21      	ldr	r3, [pc, #132]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086a8:	430a      	orrs	r2, r1
 80086aa:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	2380      	movs	r3, #128	; 0x80
 80086b2:	01db      	lsls	r3, r3, #7
 80086b4:	4013      	ands	r3, r2
 80086b6:	d015      	beq.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80086b8:	4b1c      	ldr	r3, [pc, #112]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086bc:	009b      	lsls	r3, r3, #2
 80086be:	0899      	lsrs	r1, r3, #2
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	695a      	ldr	r2, [r3, #20]
 80086c4:	4b19      	ldr	r3, [pc, #100]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086c6:	430a      	orrs	r2, r1
 80086c8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	695a      	ldr	r2, [r3, #20]
 80086ce:	2380      	movs	r3, #128	; 0x80
 80086d0:	05db      	lsls	r3, r3, #23
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d106      	bne.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80086d6:	4b15      	ldr	r3, [pc, #84]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086d8:	68da      	ldr	r2, [r3, #12]
 80086da:	4b14      	ldr	r3, [pc, #80]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086dc:	2180      	movs	r1, #128	; 0x80
 80086de:	0249      	lsls	r1, r1, #9
 80086e0:	430a      	orrs	r2, r1
 80086e2:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681a      	ldr	r2, [r3, #0]
 80086e8:	2380      	movs	r3, #128	; 0x80
 80086ea:	011b      	lsls	r3, r3, #4
 80086ec:	4013      	ands	r3, r2
 80086ee:	d016      	beq.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80086f0:	4b0e      	ldr	r3, [pc, #56]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086f4:	4a14      	ldr	r2, [pc, #80]	; (8008748 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80086f6:	4013      	ands	r3, r2
 80086f8:	0019      	movs	r1, r3
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	691a      	ldr	r2, [r3, #16]
 80086fe:	4b0b      	ldr	r3, [pc, #44]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008700:	430a      	orrs	r2, r1
 8008702:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	691a      	ldr	r2, [r3, #16]
 8008708:	2380      	movs	r3, #128	; 0x80
 800870a:	01db      	lsls	r3, r3, #7
 800870c:	429a      	cmp	r2, r3
 800870e:	d106      	bne.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008710:	4b06      	ldr	r3, [pc, #24]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008712:	68da      	ldr	r2, [r3, #12]
 8008714:	4b05      	ldr	r3, [pc, #20]	; (800872c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008716:	2180      	movs	r1, #128	; 0x80
 8008718:	0249      	lsls	r1, r1, #9
 800871a:	430a      	orrs	r2, r1
 800871c:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800871e:	2312      	movs	r3, #18
 8008720:	18fb      	adds	r3, r7, r3
 8008722:	781b      	ldrb	r3, [r3, #0]
}
 8008724:	0018      	movs	r0, r3
 8008726:	46bd      	mov	sp, r7
 8008728:	b006      	add	sp, #24
 800872a:	bd80      	pop	{r7, pc}
 800872c:	40021000 	.word	0x40021000
 8008730:	40007000 	.word	0x40007000
 8008734:	fffffcff 	.word	0xfffffcff
 8008738:	fffeffff 	.word	0xfffeffff
 800873c:	00001388 	.word	0x00001388
 8008740:	efffffff 	.word	0xefffffff
 8008744:	ffffcfff 	.word	0xffffcfff
 8008748:	ffff3fff 	.word	0xffff3fff

0800874c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800874c:	b5b0      	push	{r4, r5, r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008754:	230f      	movs	r3, #15
 8008756:	18fb      	adds	r3, r7, r3
 8008758:	2201      	movs	r2, #1
 800875a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d100      	bne.n	8008764 <HAL_RTC_Init+0x18>
 8008762:	e080      	b.n	8008866 <HAL_RTC_Init+0x11a>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2229      	movs	r2, #41	; 0x29
 8008768:	5c9b      	ldrb	r3, [r3, r2]
 800876a:	b2db      	uxtb	r3, r3
 800876c:	2b00      	cmp	r3, #0
 800876e:	d10b      	bne.n	8008788 <HAL_RTC_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2228      	movs	r2, #40	; 0x28
 8008774:	2100      	movs	r1, #0
 8008776:	5499      	strb	r1, [r3, r2]

    /* Process TAMP peripheral offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2288      	movs	r2, #136	; 0x88
 800877c:	0212      	lsls	r2, r2, #8
 800877e:	605a      	str	r2, [r3, #4]
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
#else
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	0018      	movs	r0, r3
 8008784:	f7fe fb14 	bl	8006db0 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
  }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2229      	movs	r2, #41	; 0x29
 800878c:	2102      	movs	r1, #2
 800878e:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	22ca      	movs	r2, #202	; 0xca
 8008796:	625a      	str	r2, [r3, #36]	; 0x24
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2253      	movs	r2, #83	; 0x53
 800879e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80087a0:	250f      	movs	r5, #15
 80087a2:	197c      	adds	r4, r7, r5
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	0018      	movs	r0, r3
 80087a8:	f000 f88d 	bl	80088c6 <RTC_EnterInitMode>
 80087ac:	0003      	movs	r3, r0
 80087ae:	7023      	strb	r3, [r4, #0]
    if(status == HAL_OK)
 80087b0:	0028      	movs	r0, r5
 80087b2:	183b      	adds	r3, r7, r0
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d148      	bne.n	800884c <HAL_RTC_Init+0x100>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	699a      	ldr	r2, [r3, #24]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	492b      	ldr	r1, [pc, #172]	; (8008874 <HAL_RTC_Init+0x128>)
 80087c6:	400a      	ands	r2, r1
 80087c8:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	6999      	ldr	r1, [r3, #24]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	689a      	ldr	r2, [r3, #8]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	695b      	ldr	r3, [r3, #20]
 80087d8:	431a      	orrs	r2, r3
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	69db      	ldr	r3, [r3, #28]
 80087de:	431a      	orrs	r2, r3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	430a      	orrs	r2, r1
 80087e6:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	6912      	ldr	r2, [r2, #16]
 80087f0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	6919      	ldr	r1, [r3, #16]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	68db      	ldr	r3, [r3, #12]
 80087fc:	041a      	lsls	r2, r3, #16
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	430a      	orrs	r2, r1
 8008804:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008806:	0005      	movs	r5, r0
 8008808:	183c      	adds	r4, r7, r0
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	0018      	movs	r0, r3
 800880e:	f000 f89d 	bl	800894c <RTC_ExitInitMode>
 8008812:	0003      	movs	r3, r0
 8008814:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 8008816:	197b      	adds	r3, r7, r5
 8008818:	781b      	ldrb	r3, [r3, #0]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d116      	bne.n	800884c <HAL_RTC_Init+0x100>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	699a      	ldr	r2, [r3, #24]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	00d2      	lsls	r2, r2, #3
 800882a:	08d2      	lsrs	r2, r2, #3
 800882c:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	6999      	ldr	r1, [r3, #24]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6a1b      	ldr	r3, [r3, #32]
 800883c:	431a      	orrs	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	699b      	ldr	r3, [r3, #24]
 8008842:	431a      	orrs	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	430a      	orrs	r2, r1
 800884a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	22ff      	movs	r2, #255	; 0xff
 8008852:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8008854:	230f      	movs	r3, #15
 8008856:	18fb      	adds	r3, r7, r3
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d103      	bne.n	8008866 <HAL_RTC_Init+0x11a>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2229      	movs	r2, #41	; 0x29
 8008862:	2101      	movs	r1, #1
 8008864:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8008866:	230f      	movs	r3, #15
 8008868:	18fb      	adds	r3, r7, r3
 800886a:	781b      	ldrb	r3, [r3, #0]
}
 800886c:	0018      	movs	r0, r3
 800886e:	46bd      	mov	sp, r7
 8008870:	b004      	add	sp, #16
 8008872:	bdb0      	pop	{r4, r5, r7, pc}
 8008874:	fb8fffbf 	.word	0xfb8fffbf

08008878 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	68da      	ldr	r2, [r3, #12]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	21a0      	movs	r1, #160	; 0xa0
 800888c:	438a      	bics	r2, r1
 800888e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8008890:	f7fe fd74 	bl	800737c <HAL_GetTick>
 8008894:	0003      	movs	r3, r0
 8008896:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8008898:	e00a      	b.n	80088b0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800889a:	f7fe fd6f 	bl	800737c <HAL_GetTick>
 800889e:	0002      	movs	r2, r0
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	1ad2      	subs	r2, r2, r3
 80088a4:	23fa      	movs	r3, #250	; 0xfa
 80088a6:	009b      	lsls	r3, r3, #2
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d901      	bls.n	80088b0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80088ac:	2303      	movs	r3, #3
 80088ae:	e006      	b.n	80088be <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68db      	ldr	r3, [r3, #12]
 80088b6:	2220      	movs	r2, #32
 80088b8:	4013      	ands	r3, r2
 80088ba:	d0ee      	beq.n	800889a <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80088bc:	2300      	movs	r3, #0
}
 80088be:	0018      	movs	r0, r3
 80088c0:	46bd      	mov	sp, r7
 80088c2:	b004      	add	sp, #16
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80088c6:	b580      	push	{r7, lr}
 80088c8:	b084      	sub	sp, #16
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80088ce:	230f      	movs	r3, #15
 80088d0:	18fb      	adds	r3, r7, r3
 80088d2:	2200      	movs	r2, #0
 80088d4:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	2240      	movs	r2, #64	; 0x40
 80088de:	4013      	ands	r3, r2
 80088e0:	d12c      	bne.n	800893c <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	68da      	ldr	r2, [r3, #12]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2180      	movs	r1, #128	; 0x80
 80088ee:	430a      	orrs	r2, r1
 80088f0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80088f2:	f7fe fd43 	bl	800737c <HAL_GetTick>
 80088f6:	0003      	movs	r3, r0
 80088f8:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80088fa:	e014      	b.n	8008926 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80088fc:	f7fe fd3e 	bl	800737c <HAL_GetTick>
 8008900:	0002      	movs	r2, r0
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	1ad2      	subs	r2, r2, r3
 8008906:	200f      	movs	r0, #15
 8008908:	183b      	adds	r3, r7, r0
 800890a:	1839      	adds	r1, r7, r0
 800890c:	7809      	ldrb	r1, [r1, #0]
 800890e:	7019      	strb	r1, [r3, #0]
 8008910:	23fa      	movs	r3, #250	; 0xfa
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	429a      	cmp	r2, r3
 8008916:	d906      	bls.n	8008926 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8008918:	183b      	adds	r3, r7, r0
 800891a:	2203      	movs	r2, #3
 800891c:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2229      	movs	r2, #41	; 0x29
 8008922:	2103      	movs	r1, #3
 8008924:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	2240      	movs	r2, #64	; 0x40
 800892e:	4013      	ands	r3, r2
 8008930:	d104      	bne.n	800893c <RTC_EnterInitMode+0x76>
 8008932:	230f      	movs	r3, #15
 8008934:	18fb      	adds	r3, r7, r3
 8008936:	781b      	ldrb	r3, [r3, #0]
 8008938:	2b03      	cmp	r3, #3
 800893a:	d1df      	bne.n	80088fc <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800893c:	230f      	movs	r3, #15
 800893e:	18fb      	adds	r3, r7, r3
 8008940:	781b      	ldrb	r3, [r3, #0]
}
 8008942:	0018      	movs	r0, r3
 8008944:	46bd      	mov	sp, r7
 8008946:	b004      	add	sp, #16
 8008948:	bd80      	pop	{r7, pc}
	...

0800894c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800894c:	b590      	push	{r4, r7, lr}
 800894e:	b085      	sub	sp, #20
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008954:	240f      	movs	r4, #15
 8008956:	193b      	adds	r3, r7, r4
 8008958:	2200      	movs	r2, #0
 800895a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800895c:	4b1c      	ldr	r3, [pc, #112]	; (80089d0 <RTC_ExitInitMode+0x84>)
 800895e:	68da      	ldr	r2, [r3, #12]
 8008960:	4b1b      	ldr	r3, [pc, #108]	; (80089d0 <RTC_ExitInitMode+0x84>)
 8008962:	2180      	movs	r1, #128	; 0x80
 8008964:	438a      	bics	r2, r1
 8008966:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008968:	4b19      	ldr	r3, [pc, #100]	; (80089d0 <RTC_ExitInitMode+0x84>)
 800896a:	699b      	ldr	r3, [r3, #24]
 800896c:	2220      	movs	r2, #32
 800896e:	4013      	ands	r3, r2
 8008970:	d10d      	bne.n	800898e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	0018      	movs	r0, r3
 8008976:	f7ff ff7f 	bl	8008878 <HAL_RTC_WaitForSynchro>
 800897a:	1e03      	subs	r3, r0, #0
 800897c:	d021      	beq.n	80089c2 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2229      	movs	r2, #41	; 0x29
 8008982:	2103      	movs	r1, #3
 8008984:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8008986:	193b      	adds	r3, r7, r4
 8008988:	2203      	movs	r2, #3
 800898a:	701a      	strb	r2, [r3, #0]
 800898c:	e019      	b.n	80089c2 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800898e:	4b10      	ldr	r3, [pc, #64]	; (80089d0 <RTC_ExitInitMode+0x84>)
 8008990:	699a      	ldr	r2, [r3, #24]
 8008992:	4b0f      	ldr	r3, [pc, #60]	; (80089d0 <RTC_ExitInitMode+0x84>)
 8008994:	2120      	movs	r1, #32
 8008996:	438a      	bics	r2, r1
 8008998:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	0018      	movs	r0, r3
 800899e:	f7ff ff6b 	bl	8008878 <HAL_RTC_WaitForSynchro>
 80089a2:	1e03      	subs	r3, r0, #0
 80089a4:	d007      	beq.n	80089b6 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2229      	movs	r2, #41	; 0x29
 80089aa:	2103      	movs	r1, #3
 80089ac:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80089ae:	230f      	movs	r3, #15
 80089b0:	18fb      	adds	r3, r7, r3
 80089b2:	2203      	movs	r2, #3
 80089b4:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80089b6:	4b06      	ldr	r3, [pc, #24]	; (80089d0 <RTC_ExitInitMode+0x84>)
 80089b8:	699a      	ldr	r2, [r3, #24]
 80089ba:	4b05      	ldr	r3, [pc, #20]	; (80089d0 <RTC_ExitInitMode+0x84>)
 80089bc:	2120      	movs	r1, #32
 80089be:	430a      	orrs	r2, r1
 80089c0:	619a      	str	r2, [r3, #24]
  }

  return status;
 80089c2:	230f      	movs	r3, #15
 80089c4:	18fb      	adds	r3, r7, r3
 80089c6:	781b      	ldrb	r3, [r3, #0]
}
 80089c8:	0018      	movs	r0, r3
 80089ca:	46bd      	mov	sp, r7
 80089cc:	b005      	add	sp, #20
 80089ce:	bd90      	pop	{r4, r7, pc}
 80089d0:	40002800 	.word	0x40002800

080089d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d101      	bne.n	80089e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	e0a8      	b.n	8008b38 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d109      	bne.n	8008a02 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	685a      	ldr	r2, [r3, #4]
 80089f2:	2382      	movs	r3, #130	; 0x82
 80089f4:	005b      	lsls	r3, r3, #1
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d009      	beq.n	8008a0e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2200      	movs	r2, #0
 80089fe:	61da      	str	r2, [r3, #28]
 8008a00:	e005      	b.n	8008a0e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2200      	movs	r2, #0
 8008a06:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2200      	movs	r2, #0
 8008a12:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	225d      	movs	r2, #93	; 0x5d
 8008a18:	5c9b      	ldrb	r3, [r3, r2]
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d107      	bne.n	8008a30 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	225c      	movs	r2, #92	; 0x5c
 8008a24:	2100      	movs	r1, #0
 8008a26:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	0018      	movs	r0, r3
 8008a2c:	f7fe f9fe 	bl	8006e2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	225d      	movs	r2, #93	; 0x5d
 8008a34:	2102      	movs	r1, #2
 8008a36:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2140      	movs	r1, #64	; 0x40
 8008a44:	438a      	bics	r2, r1
 8008a46:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	68da      	ldr	r2, [r3, #12]
 8008a4c:	23e0      	movs	r3, #224	; 0xe0
 8008a4e:	00db      	lsls	r3, r3, #3
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d902      	bls.n	8008a5a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008a54:	2300      	movs	r3, #0
 8008a56:	60fb      	str	r3, [r7, #12]
 8008a58:	e002      	b.n	8008a60 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008a5a:	2380      	movs	r3, #128	; 0x80
 8008a5c:	015b      	lsls	r3, r3, #5
 8008a5e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	68da      	ldr	r2, [r3, #12]
 8008a64:	23f0      	movs	r3, #240	; 0xf0
 8008a66:	011b      	lsls	r3, r3, #4
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d008      	beq.n	8008a7e <HAL_SPI_Init+0xaa>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	68da      	ldr	r2, [r3, #12]
 8008a70:	23e0      	movs	r3, #224	; 0xe0
 8008a72:	00db      	lsls	r3, r3, #3
 8008a74:	429a      	cmp	r2, r3
 8008a76:	d002      	beq.n	8008a7e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	685a      	ldr	r2, [r3, #4]
 8008a82:	2382      	movs	r3, #130	; 0x82
 8008a84:	005b      	lsls	r3, r3, #1
 8008a86:	401a      	ands	r2, r3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6899      	ldr	r1, [r3, #8]
 8008a8c:	2384      	movs	r3, #132	; 0x84
 8008a8e:	021b      	lsls	r3, r3, #8
 8008a90:	400b      	ands	r3, r1
 8008a92:	431a      	orrs	r2, r3
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	691b      	ldr	r3, [r3, #16]
 8008a98:	2102      	movs	r1, #2
 8008a9a:	400b      	ands	r3, r1
 8008a9c:	431a      	orrs	r2, r3
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	695b      	ldr	r3, [r3, #20]
 8008aa2:	2101      	movs	r1, #1
 8008aa4:	400b      	ands	r3, r1
 8008aa6:	431a      	orrs	r2, r3
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6999      	ldr	r1, [r3, #24]
 8008aac:	2380      	movs	r3, #128	; 0x80
 8008aae:	009b      	lsls	r3, r3, #2
 8008ab0:	400b      	ands	r3, r1
 8008ab2:	431a      	orrs	r2, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	69db      	ldr	r3, [r3, #28]
 8008ab8:	2138      	movs	r1, #56	; 0x38
 8008aba:	400b      	ands	r3, r1
 8008abc:	431a      	orrs	r2, r3
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6a1b      	ldr	r3, [r3, #32]
 8008ac2:	2180      	movs	r1, #128	; 0x80
 8008ac4:	400b      	ands	r3, r1
 8008ac6:	431a      	orrs	r2, r3
 8008ac8:	0011      	movs	r1, r2
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ace:	2380      	movs	r3, #128	; 0x80
 8008ad0:	019b      	lsls	r3, r3, #6
 8008ad2:	401a      	ands	r2, r3
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	430a      	orrs	r2, r1
 8008ada:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	699b      	ldr	r3, [r3, #24]
 8008ae0:	0c1b      	lsrs	r3, r3, #16
 8008ae2:	2204      	movs	r2, #4
 8008ae4:	401a      	ands	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aea:	2110      	movs	r1, #16
 8008aec:	400b      	ands	r3, r1
 8008aee:	431a      	orrs	r2, r3
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008af4:	2108      	movs	r1, #8
 8008af6:	400b      	ands	r3, r1
 8008af8:	431a      	orrs	r2, r3
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	68d9      	ldr	r1, [r3, #12]
 8008afe:	23f0      	movs	r3, #240	; 0xf0
 8008b00:	011b      	lsls	r3, r3, #4
 8008b02:	400b      	ands	r3, r1
 8008b04:	431a      	orrs	r2, r3
 8008b06:	0011      	movs	r1, r2
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	2380      	movs	r3, #128	; 0x80
 8008b0c:	015b      	lsls	r3, r3, #5
 8008b0e:	401a      	ands	r2, r3
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	430a      	orrs	r2, r1
 8008b16:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	69da      	ldr	r2, [r3, #28]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4907      	ldr	r1, [pc, #28]	; (8008b40 <HAL_SPI_Init+0x16c>)
 8008b24:	400a      	ands	r2, r1
 8008b26:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	225d      	movs	r2, #93	; 0x5d
 8008b32:	2101      	movs	r1, #1
 8008b34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	0018      	movs	r0, r3
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	b004      	add	sp, #16
 8008b3e:	bd80      	pop	{r7, pc}
 8008b40:	fffff7ff 	.word	0xfffff7ff

08008b44 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b088      	sub	sp, #32
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	603b      	str	r3, [r7, #0]
 8008b50:	1dbb      	adds	r3, r7, #6
 8008b52:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008b54:	231f      	movs	r3, #31
 8008b56:	18fb      	adds	r3, r7, r3
 8008b58:	2200      	movs	r2, #0
 8008b5a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	225c      	movs	r2, #92	; 0x5c
 8008b60:	5c9b      	ldrb	r3, [r3, r2]
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d101      	bne.n	8008b6a <HAL_SPI_Transmit+0x26>
 8008b66:	2302      	movs	r3, #2
 8008b68:	e140      	b.n	8008dec <HAL_SPI_Transmit+0x2a8>
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	225c      	movs	r2, #92	; 0x5c
 8008b6e:	2101      	movs	r1, #1
 8008b70:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b72:	f7fe fc03 	bl	800737c <HAL_GetTick>
 8008b76:	0003      	movs	r3, r0
 8008b78:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008b7a:	2316      	movs	r3, #22
 8008b7c:	18fb      	adds	r3, r7, r3
 8008b7e:	1dba      	adds	r2, r7, #6
 8008b80:	8812      	ldrh	r2, [r2, #0]
 8008b82:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	225d      	movs	r2, #93	; 0x5d
 8008b88:	5c9b      	ldrb	r3, [r3, r2]
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d004      	beq.n	8008b9a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8008b90:	231f      	movs	r3, #31
 8008b92:	18fb      	adds	r3, r7, r3
 8008b94:	2202      	movs	r2, #2
 8008b96:	701a      	strb	r2, [r3, #0]
    goto error;
 8008b98:	e11d      	b.n	8008dd6 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d003      	beq.n	8008ba8 <HAL_SPI_Transmit+0x64>
 8008ba0:	1dbb      	adds	r3, r7, #6
 8008ba2:	881b      	ldrh	r3, [r3, #0]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d104      	bne.n	8008bb2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8008ba8:	231f      	movs	r3, #31
 8008baa:	18fb      	adds	r3, r7, r3
 8008bac:	2201      	movs	r2, #1
 8008bae:	701a      	strb	r2, [r3, #0]
    goto error;
 8008bb0:	e111      	b.n	8008dd6 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	225d      	movs	r2, #93	; 0x5d
 8008bb6:	2103      	movs	r1, #3
 8008bb8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	68ba      	ldr	r2, [r7, #8]
 8008bc4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	1dba      	adds	r2, r7, #6
 8008bca:	8812      	ldrh	r2, [r2, #0]
 8008bcc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	1dba      	adds	r2, r7, #6
 8008bd2:	8812      	ldrh	r2, [r2, #0]
 8008bd4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2244      	movs	r2, #68	; 0x44
 8008be0:	2100      	movs	r1, #0
 8008be2:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2246      	movs	r2, #70	; 0x46
 8008be8:	2100      	movs	r1, #0
 8008bea:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	689a      	ldr	r2, [r3, #8]
 8008bfc:	2380      	movs	r3, #128	; 0x80
 8008bfe:	021b      	lsls	r3, r3, #8
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d110      	bne.n	8008c26 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	2140      	movs	r1, #64	; 0x40
 8008c10:	438a      	bics	r2, r1
 8008c12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2180      	movs	r1, #128	; 0x80
 8008c20:	01c9      	lsls	r1, r1, #7
 8008c22:	430a      	orrs	r2, r1
 8008c24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	2240      	movs	r2, #64	; 0x40
 8008c2e:	4013      	ands	r3, r2
 8008c30:	2b40      	cmp	r3, #64	; 0x40
 8008c32:	d007      	beq.n	8008c44 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2140      	movs	r1, #64	; 0x40
 8008c40:	430a      	orrs	r2, r1
 8008c42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	68da      	ldr	r2, [r3, #12]
 8008c48:	23e0      	movs	r3, #224	; 0xe0
 8008c4a:	00db      	lsls	r3, r3, #3
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	d94e      	bls.n	8008cee <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d004      	beq.n	8008c62 <HAL_SPI_Transmit+0x11e>
 8008c58:	2316      	movs	r3, #22
 8008c5a:	18fb      	adds	r3, r7, r3
 8008c5c:	881b      	ldrh	r3, [r3, #0]
 8008c5e:	2b01      	cmp	r3, #1
 8008c60:	d13f      	bne.n	8008ce2 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c66:	881a      	ldrh	r2, [r3, #0]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c72:	1c9a      	adds	r2, r3, #2
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	b29a      	uxth	r2, r3
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008c86:	e02c      	b.n	8008ce2 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	2202      	movs	r2, #2
 8008c90:	4013      	ands	r3, r2
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d112      	bne.n	8008cbc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c9a:	881a      	ldrh	r2, [r3, #0]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ca6:	1c9a      	adds	r2, r3, #2
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	b29a      	uxth	r2, r3
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008cba:	e012      	b.n	8008ce2 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cbc:	f7fe fb5e 	bl	800737c <HAL_GetTick>
 8008cc0:	0002      	movs	r2, r0
 8008cc2:	69bb      	ldr	r3, [r7, #24]
 8008cc4:	1ad3      	subs	r3, r2, r3
 8008cc6:	683a      	ldr	r2, [r7, #0]
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d802      	bhi.n	8008cd2 <HAL_SPI_Transmit+0x18e>
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	3301      	adds	r3, #1
 8008cd0:	d102      	bne.n	8008cd8 <HAL_SPI_Transmit+0x194>
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d104      	bne.n	8008ce2 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8008cd8:	231f      	movs	r3, #31
 8008cda:	18fb      	adds	r3, r7, r3
 8008cdc:	2203      	movs	r2, #3
 8008cde:	701a      	strb	r2, [r3, #0]
          goto error;
 8008ce0:	e079      	b.n	8008dd6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1cd      	bne.n	8008c88 <HAL_SPI_Transmit+0x144>
 8008cec:	e04f      	b.n	8008d8e <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d004      	beq.n	8008d00 <HAL_SPI_Transmit+0x1bc>
 8008cf6:	2316      	movs	r3, #22
 8008cf8:	18fb      	adds	r3, r7, r3
 8008cfa:	881b      	ldrh	r3, [r3, #0]
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d141      	bne.n	8008d84 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	330c      	adds	r3, #12
 8008d0a:	7812      	ldrb	r2, [r2, #0]
 8008d0c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d12:	1c5a      	adds	r2, r3, #1
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	3b01      	subs	r3, #1
 8008d20:	b29a      	uxth	r2, r3
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8008d26:	e02d      	b.n	8008d84 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	2202      	movs	r2, #2
 8008d30:	4013      	ands	r3, r2
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	d113      	bne.n	8008d5e <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	330c      	adds	r3, #12
 8008d40:	7812      	ldrb	r2, [r2, #0]
 8008d42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d48:	1c5a      	adds	r2, r3, #1
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	3b01      	subs	r3, #1
 8008d56:	b29a      	uxth	r2, r3
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008d5c:	e012      	b.n	8008d84 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d5e:	f7fe fb0d 	bl	800737c <HAL_GetTick>
 8008d62:	0002      	movs	r2, r0
 8008d64:	69bb      	ldr	r3, [r7, #24]
 8008d66:	1ad3      	subs	r3, r2, r3
 8008d68:	683a      	ldr	r2, [r7, #0]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d802      	bhi.n	8008d74 <HAL_SPI_Transmit+0x230>
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	3301      	adds	r3, #1
 8008d72:	d102      	bne.n	8008d7a <HAL_SPI_Transmit+0x236>
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d104      	bne.n	8008d84 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8008d7a:	231f      	movs	r3, #31
 8008d7c:	18fb      	adds	r3, r7, r3
 8008d7e:	2203      	movs	r2, #3
 8008d80:	701a      	strb	r2, [r3, #0]
          goto error;
 8008d82:	e028      	b.n	8008dd6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d1cc      	bne.n	8008d28 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008d8e:	69ba      	ldr	r2, [r7, #24]
 8008d90:	6839      	ldr	r1, [r7, #0]
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	0018      	movs	r0, r3
 8008d96:	f000 fce5 	bl	8009764 <SPI_EndRxTxTransaction>
 8008d9a:	1e03      	subs	r3, r0, #0
 8008d9c:	d002      	beq.n	8008da4 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2220      	movs	r2, #32
 8008da2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d10a      	bne.n	8008dc2 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008dac:	2300      	movs	r3, #0
 8008dae:	613b      	str	r3, [r7, #16]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	68db      	ldr	r3, [r3, #12]
 8008db6:	613b      	str	r3, [r7, #16]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	613b      	str	r3, [r7, #16]
 8008dc0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d004      	beq.n	8008dd4 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8008dca:	231f      	movs	r3, #31
 8008dcc:	18fb      	adds	r3, r7, r3
 8008dce:	2201      	movs	r2, #1
 8008dd0:	701a      	strb	r2, [r3, #0]
 8008dd2:	e000      	b.n	8008dd6 <HAL_SPI_Transmit+0x292>
  }

error:
 8008dd4:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	225d      	movs	r2, #93	; 0x5d
 8008dda:	2101      	movs	r1, #1
 8008ddc:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	225c      	movs	r2, #92	; 0x5c
 8008de2:	2100      	movs	r1, #0
 8008de4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008de6:	231f      	movs	r3, #31
 8008de8:	18fb      	adds	r3, r7, r3
 8008dea:	781b      	ldrb	r3, [r3, #0]
}
 8008dec:	0018      	movs	r0, r3
 8008dee:	46bd      	mov	sp, r7
 8008df0:	b008      	add	sp, #32
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008df4:	b590      	push	{r4, r7, lr}
 8008df6:	b089      	sub	sp, #36	; 0x24
 8008df8:	af02      	add	r7, sp, #8
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	603b      	str	r3, [r7, #0]
 8008e00:	1dbb      	adds	r3, r7, #6
 8008e02:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008e04:	2317      	movs	r3, #23
 8008e06:	18fb      	adds	r3, r7, r3
 8008e08:	2200      	movs	r2, #0
 8008e0a:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	685a      	ldr	r2, [r3, #4]
 8008e10:	2382      	movs	r3, #130	; 0x82
 8008e12:	005b      	lsls	r3, r3, #1
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d113      	bne.n	8008e40 <HAL_SPI_Receive+0x4c>
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10f      	bne.n	8008e40 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	225d      	movs	r2, #93	; 0x5d
 8008e24:	2104      	movs	r1, #4
 8008e26:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008e28:	1dbb      	adds	r3, r7, #6
 8008e2a:	881c      	ldrh	r4, [r3, #0]
 8008e2c:	68ba      	ldr	r2, [r7, #8]
 8008e2e:	68b9      	ldr	r1, [r7, #8]
 8008e30:	68f8      	ldr	r0, [r7, #12]
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	9300      	str	r3, [sp, #0]
 8008e36:	0023      	movs	r3, r4
 8008e38:	f000 f928 	bl	800908c <HAL_SPI_TransmitReceive>
 8008e3c:	0003      	movs	r3, r0
 8008e3e:	e11c      	b.n	800907a <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	225c      	movs	r2, #92	; 0x5c
 8008e44:	5c9b      	ldrb	r3, [r3, r2]
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d101      	bne.n	8008e4e <HAL_SPI_Receive+0x5a>
 8008e4a:	2302      	movs	r3, #2
 8008e4c:	e115      	b.n	800907a <HAL_SPI_Receive+0x286>
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	225c      	movs	r2, #92	; 0x5c
 8008e52:	2101      	movs	r1, #1
 8008e54:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e56:	f7fe fa91 	bl	800737c <HAL_GetTick>
 8008e5a:	0003      	movs	r3, r0
 8008e5c:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	225d      	movs	r2, #93	; 0x5d
 8008e62:	5c9b      	ldrb	r3, [r3, r2]
 8008e64:	b2db      	uxtb	r3, r3
 8008e66:	2b01      	cmp	r3, #1
 8008e68:	d004      	beq.n	8008e74 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8008e6a:	2317      	movs	r3, #23
 8008e6c:	18fb      	adds	r3, r7, r3
 8008e6e:	2202      	movs	r2, #2
 8008e70:	701a      	strb	r2, [r3, #0]
    goto error;
 8008e72:	e0f7      	b.n	8009064 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d003      	beq.n	8008e82 <HAL_SPI_Receive+0x8e>
 8008e7a:	1dbb      	adds	r3, r7, #6
 8008e7c:	881b      	ldrh	r3, [r3, #0]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d104      	bne.n	8008e8c <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8008e82:	2317      	movs	r3, #23
 8008e84:	18fb      	adds	r3, r7, r3
 8008e86:	2201      	movs	r2, #1
 8008e88:	701a      	strb	r2, [r3, #0]
    goto error;
 8008e8a:	e0eb      	b.n	8009064 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	225d      	movs	r2, #93	; 0x5d
 8008e90:	2104      	movs	r1, #4
 8008e92:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2200      	movs	r2, #0
 8008e98:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	68ba      	ldr	r2, [r7, #8]
 8008e9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	1dba      	adds	r2, r7, #6
 8008ea4:	2144      	movs	r1, #68	; 0x44
 8008ea6:	8812      	ldrh	r2, [r2, #0]
 8008ea8:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	1dba      	adds	r2, r7, #6
 8008eae:	2146      	movs	r1, #70	; 0x46
 8008eb0:	8812      	ldrh	r2, [r2, #0]
 8008eb2:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	68da      	ldr	r2, [r3, #12]
 8008ed6:	23e0      	movs	r3, #224	; 0xe0
 8008ed8:	00db      	lsls	r3, r3, #3
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d908      	bls.n	8008ef0 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	685a      	ldr	r2, [r3, #4]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4966      	ldr	r1, [pc, #408]	; (8009084 <HAL_SPI_Receive+0x290>)
 8008eea:	400a      	ands	r2, r1
 8008eec:	605a      	str	r2, [r3, #4]
 8008eee:	e008      	b.n	8008f02 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	685a      	ldr	r2, [r3, #4]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	2180      	movs	r1, #128	; 0x80
 8008efc:	0149      	lsls	r1, r1, #5
 8008efe:	430a      	orrs	r2, r1
 8008f00:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	689a      	ldr	r2, [r3, #8]
 8008f06:	2380      	movs	r3, #128	; 0x80
 8008f08:	021b      	lsls	r3, r3, #8
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d10f      	bne.n	8008f2e <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2140      	movs	r1, #64	; 0x40
 8008f1a:	438a      	bics	r2, r1
 8008f1c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4957      	ldr	r1, [pc, #348]	; (8009088 <HAL_SPI_Receive+0x294>)
 8008f2a:	400a      	ands	r2, r1
 8008f2c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2240      	movs	r2, #64	; 0x40
 8008f36:	4013      	ands	r3, r2
 8008f38:	2b40      	cmp	r3, #64	; 0x40
 8008f3a:	d007      	beq.n	8008f4c <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2140      	movs	r1, #64	; 0x40
 8008f48:	430a      	orrs	r2, r1
 8008f4a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	68da      	ldr	r2, [r3, #12]
 8008f50:	23e0      	movs	r3, #224	; 0xe0
 8008f52:	00db      	lsls	r3, r3, #3
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d900      	bls.n	8008f5a <HAL_SPI_Receive+0x166>
 8008f58:	e069      	b.n	800902e <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008f5a:	e031      	b.n	8008fc0 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	2201      	movs	r2, #1
 8008f64:	4013      	ands	r3, r2
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d117      	bne.n	8008f9a <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	330c      	adds	r3, #12
 8008f70:	001a      	movs	r2, r3
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f76:	7812      	ldrb	r2, [r2, #0]
 8008f78:	b2d2      	uxtb	r2, r2
 8008f7a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f80:	1c5a      	adds	r2, r3, #1
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2246      	movs	r2, #70	; 0x46
 8008f8a:	5a9b      	ldrh	r3, [r3, r2]
 8008f8c:	b29b      	uxth	r3, r3
 8008f8e:	3b01      	subs	r3, #1
 8008f90:	b299      	uxth	r1, r3
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2246      	movs	r2, #70	; 0x46
 8008f96:	5299      	strh	r1, [r3, r2]
 8008f98:	e012      	b.n	8008fc0 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f9a:	f7fe f9ef 	bl	800737c <HAL_GetTick>
 8008f9e:	0002      	movs	r2, r0
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	1ad3      	subs	r3, r2, r3
 8008fa4:	683a      	ldr	r2, [r7, #0]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d802      	bhi.n	8008fb0 <HAL_SPI_Receive+0x1bc>
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	3301      	adds	r3, #1
 8008fae:	d102      	bne.n	8008fb6 <HAL_SPI_Receive+0x1c2>
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d104      	bne.n	8008fc0 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8008fb6:	2317      	movs	r3, #23
 8008fb8:	18fb      	adds	r3, r7, r3
 8008fba:	2203      	movs	r2, #3
 8008fbc:	701a      	strb	r2, [r3, #0]
          goto error;
 8008fbe:	e051      	b.n	8009064 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2246      	movs	r2, #70	; 0x46
 8008fc4:	5a9b      	ldrh	r3, [r3, r2]
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d1c7      	bne.n	8008f5c <HAL_SPI_Receive+0x168>
 8008fcc:	e035      	b.n	800903a <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d115      	bne.n	8009008 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68da      	ldr	r2, [r3, #12]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fe6:	b292      	uxth	r2, r2
 8008fe8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fee:	1c9a      	adds	r2, r3, #2
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2246      	movs	r2, #70	; 0x46
 8008ff8:	5a9b      	ldrh	r3, [r3, r2]
 8008ffa:	b29b      	uxth	r3, r3
 8008ffc:	3b01      	subs	r3, #1
 8008ffe:	b299      	uxth	r1, r3
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2246      	movs	r2, #70	; 0x46
 8009004:	5299      	strh	r1, [r3, r2]
 8009006:	e012      	b.n	800902e <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009008:	f7fe f9b8 	bl	800737c <HAL_GetTick>
 800900c:	0002      	movs	r2, r0
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	683a      	ldr	r2, [r7, #0]
 8009014:	429a      	cmp	r2, r3
 8009016:	d802      	bhi.n	800901e <HAL_SPI_Receive+0x22a>
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	3301      	adds	r3, #1
 800901c:	d102      	bne.n	8009024 <HAL_SPI_Receive+0x230>
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d104      	bne.n	800902e <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8009024:	2317      	movs	r3, #23
 8009026:	18fb      	adds	r3, r7, r3
 8009028:	2203      	movs	r2, #3
 800902a:	701a      	strb	r2, [r3, #0]
          goto error;
 800902c:	e01a      	b.n	8009064 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2246      	movs	r2, #70	; 0x46
 8009032:	5a9b      	ldrh	r3, [r3, r2]
 8009034:	b29b      	uxth	r3, r3
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1c9      	bne.n	8008fce <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800903a:	693a      	ldr	r2, [r7, #16]
 800903c:	6839      	ldr	r1, [r7, #0]
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	0018      	movs	r0, r3
 8009042:	f000 fb31 	bl	80096a8 <SPI_EndRxTransaction>
 8009046:	1e03      	subs	r3, r0, #0
 8009048:	d002      	beq.n	8009050 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2220      	movs	r2, #32
 800904e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009054:	2b00      	cmp	r3, #0
 8009056:	d004      	beq.n	8009062 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8009058:	2317      	movs	r3, #23
 800905a:	18fb      	adds	r3, r7, r3
 800905c:	2201      	movs	r2, #1
 800905e:	701a      	strb	r2, [r3, #0]
 8009060:	e000      	b.n	8009064 <HAL_SPI_Receive+0x270>
  }

error :
 8009062:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	225d      	movs	r2, #93	; 0x5d
 8009068:	2101      	movs	r1, #1
 800906a:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	225c      	movs	r2, #92	; 0x5c
 8009070:	2100      	movs	r1, #0
 8009072:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009074:	2317      	movs	r3, #23
 8009076:	18fb      	adds	r3, r7, r3
 8009078:	781b      	ldrb	r3, [r3, #0]
}
 800907a:	0018      	movs	r0, r3
 800907c:	46bd      	mov	sp, r7
 800907e:	b007      	add	sp, #28
 8009080:	bd90      	pop	{r4, r7, pc}
 8009082:	46c0      	nop			; (mov r8, r8)
 8009084:	ffffefff 	.word	0xffffefff
 8009088:	ffffbfff 	.word	0xffffbfff

0800908c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b08a      	sub	sp, #40	; 0x28
 8009090:	af00      	add	r7, sp, #0
 8009092:	60f8      	str	r0, [r7, #12]
 8009094:	60b9      	str	r1, [r7, #8]
 8009096:	607a      	str	r2, [r7, #4]
 8009098:	001a      	movs	r2, r3
 800909a:	1cbb      	adds	r3, r7, #2
 800909c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800909e:	2301      	movs	r3, #1
 80090a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80090a2:	2323      	movs	r3, #35	; 0x23
 80090a4:	18fb      	adds	r3, r7, r3
 80090a6:	2200      	movs	r2, #0
 80090a8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	225c      	movs	r2, #92	; 0x5c
 80090ae:	5c9b      	ldrb	r3, [r3, r2]
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d101      	bne.n	80090b8 <HAL_SPI_TransmitReceive+0x2c>
 80090b4:	2302      	movs	r3, #2
 80090b6:	e1b5      	b.n	8009424 <HAL_SPI_TransmitReceive+0x398>
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	225c      	movs	r2, #92	; 0x5c
 80090bc:	2101      	movs	r1, #1
 80090be:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80090c0:	f7fe f95c 	bl	800737c <HAL_GetTick>
 80090c4:	0003      	movs	r3, r0
 80090c6:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80090c8:	201b      	movs	r0, #27
 80090ca:	183b      	adds	r3, r7, r0
 80090cc:	68fa      	ldr	r2, [r7, #12]
 80090ce:	215d      	movs	r1, #93	; 0x5d
 80090d0:	5c52      	ldrb	r2, [r2, r1]
 80090d2:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80090da:	2312      	movs	r3, #18
 80090dc:	18fb      	adds	r3, r7, r3
 80090de:	1cba      	adds	r2, r7, #2
 80090e0:	8812      	ldrh	r2, [r2, #0]
 80090e2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80090e4:	183b      	adds	r3, r7, r0
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d011      	beq.n	8009110 <HAL_SPI_TransmitReceive+0x84>
 80090ec:	697a      	ldr	r2, [r7, #20]
 80090ee:	2382      	movs	r3, #130	; 0x82
 80090f0:	005b      	lsls	r3, r3, #1
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d107      	bne.n	8009106 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d103      	bne.n	8009106 <HAL_SPI_TransmitReceive+0x7a>
 80090fe:	183b      	adds	r3, r7, r0
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	2b04      	cmp	r3, #4
 8009104:	d004      	beq.n	8009110 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8009106:	2323      	movs	r3, #35	; 0x23
 8009108:	18fb      	adds	r3, r7, r3
 800910a:	2202      	movs	r2, #2
 800910c:	701a      	strb	r2, [r3, #0]
    goto error;
 800910e:	e17e      	b.n	800940e <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d006      	beq.n	8009124 <HAL_SPI_TransmitReceive+0x98>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d003      	beq.n	8009124 <HAL_SPI_TransmitReceive+0x98>
 800911c:	1cbb      	adds	r3, r7, #2
 800911e:	881b      	ldrh	r3, [r3, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d104      	bne.n	800912e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8009124:	2323      	movs	r3, #35	; 0x23
 8009126:	18fb      	adds	r3, r7, r3
 8009128:	2201      	movs	r2, #1
 800912a:	701a      	strb	r2, [r3, #0]
    goto error;
 800912c:	e16f      	b.n	800940e <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	225d      	movs	r2, #93	; 0x5d
 8009132:	5c9b      	ldrb	r3, [r3, r2]
 8009134:	b2db      	uxtb	r3, r3
 8009136:	2b04      	cmp	r3, #4
 8009138:	d003      	beq.n	8009142 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	225d      	movs	r2, #93	; 0x5d
 800913e:	2105      	movs	r1, #5
 8009140:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2200      	movs	r2, #0
 8009146:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	1cba      	adds	r2, r7, #2
 8009152:	2146      	movs	r1, #70	; 0x46
 8009154:	8812      	ldrh	r2, [r2, #0]
 8009156:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	1cba      	adds	r2, r7, #2
 800915c:	2144      	movs	r1, #68	; 0x44
 800915e:	8812      	ldrh	r2, [r2, #0]
 8009160:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	68ba      	ldr	r2, [r7, #8]
 8009166:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	1cba      	adds	r2, r7, #2
 800916c:	8812      	ldrh	r2, [r2, #0]
 800916e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	1cba      	adds	r2, r7, #2
 8009174:	8812      	ldrh	r2, [r2, #0]
 8009176:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2200      	movs	r2, #0
 800917c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2200      	movs	r2, #0
 8009182:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	68da      	ldr	r2, [r3, #12]
 8009188:	23e0      	movs	r3, #224	; 0xe0
 800918a:	00db      	lsls	r3, r3, #3
 800918c:	429a      	cmp	r2, r3
 800918e:	d908      	bls.n	80091a2 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	685a      	ldr	r2, [r3, #4]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	49a4      	ldr	r1, [pc, #656]	; (800942c <HAL_SPI_TransmitReceive+0x3a0>)
 800919c:	400a      	ands	r2, r1
 800919e:	605a      	str	r2, [r3, #4]
 80091a0:	e008      	b.n	80091b4 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	685a      	ldr	r2, [r3, #4]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	2180      	movs	r1, #128	; 0x80
 80091ae:	0149      	lsls	r1, r1, #5
 80091b0:	430a      	orrs	r2, r1
 80091b2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2240      	movs	r2, #64	; 0x40
 80091bc:	4013      	ands	r3, r2
 80091be:	2b40      	cmp	r3, #64	; 0x40
 80091c0:	d007      	beq.n	80091d2 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	2140      	movs	r1, #64	; 0x40
 80091ce:	430a      	orrs	r2, r1
 80091d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	68da      	ldr	r2, [r3, #12]
 80091d6:	23e0      	movs	r3, #224	; 0xe0
 80091d8:	00db      	lsls	r3, r3, #3
 80091da:	429a      	cmp	r2, r3
 80091dc:	d800      	bhi.n	80091e0 <HAL_SPI_TransmitReceive+0x154>
 80091de:	e07f      	b.n	80092e0 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d005      	beq.n	80091f4 <HAL_SPI_TransmitReceive+0x168>
 80091e8:	2312      	movs	r3, #18
 80091ea:	18fb      	adds	r3, r7, r3
 80091ec:	881b      	ldrh	r3, [r3, #0]
 80091ee:	2b01      	cmp	r3, #1
 80091f0:	d000      	beq.n	80091f4 <HAL_SPI_TransmitReceive+0x168>
 80091f2:	e069      	b.n	80092c8 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091f8:	881a      	ldrh	r2, [r3, #0]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009204:	1c9a      	adds	r2, r3, #2
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800920e:	b29b      	uxth	r3, r3
 8009210:	3b01      	subs	r3, #1
 8009212:	b29a      	uxth	r2, r3
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009218:	e056      	b.n	80092c8 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	689b      	ldr	r3, [r3, #8]
 8009220:	2202      	movs	r2, #2
 8009222:	4013      	ands	r3, r2
 8009224:	2b02      	cmp	r3, #2
 8009226:	d11b      	bne.n	8009260 <HAL_SPI_TransmitReceive+0x1d4>
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800922c:	b29b      	uxth	r3, r3
 800922e:	2b00      	cmp	r3, #0
 8009230:	d016      	beq.n	8009260 <HAL_SPI_TransmitReceive+0x1d4>
 8009232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009234:	2b01      	cmp	r3, #1
 8009236:	d113      	bne.n	8009260 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800923c:	881a      	ldrh	r2, [r3, #0]
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009248:	1c9a      	adds	r2, r3, #2
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009252:	b29b      	uxth	r3, r3
 8009254:	3b01      	subs	r3, #1
 8009256:	b29a      	uxth	r2, r3
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800925c:	2300      	movs	r3, #0
 800925e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	2201      	movs	r2, #1
 8009268:	4013      	ands	r3, r2
 800926a:	2b01      	cmp	r3, #1
 800926c:	d11c      	bne.n	80092a8 <HAL_SPI_TransmitReceive+0x21c>
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2246      	movs	r2, #70	; 0x46
 8009272:	5a9b      	ldrh	r3, [r3, r2]
 8009274:	b29b      	uxth	r3, r3
 8009276:	2b00      	cmp	r3, #0
 8009278:	d016      	beq.n	80092a8 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68da      	ldr	r2, [r3, #12]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009284:	b292      	uxth	r2, r2
 8009286:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800928c:	1c9a      	adds	r2, r3, #2
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2246      	movs	r2, #70	; 0x46
 8009296:	5a9b      	ldrh	r3, [r3, r2]
 8009298:	b29b      	uxth	r3, r3
 800929a:	3b01      	subs	r3, #1
 800929c:	b299      	uxth	r1, r3
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2246      	movs	r2, #70	; 0x46
 80092a2:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80092a4:	2301      	movs	r3, #1
 80092a6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80092a8:	f7fe f868 	bl	800737c <HAL_GetTick>
 80092ac:	0002      	movs	r2, r0
 80092ae:	69fb      	ldr	r3, [r7, #28]
 80092b0:	1ad3      	subs	r3, r2, r3
 80092b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d807      	bhi.n	80092c8 <HAL_SPI_TransmitReceive+0x23c>
 80092b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ba:	3301      	adds	r3, #1
 80092bc:	d004      	beq.n	80092c8 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80092be:	2323      	movs	r3, #35	; 0x23
 80092c0:	18fb      	adds	r3, r7, r3
 80092c2:	2203      	movs	r2, #3
 80092c4:	701a      	strb	r2, [r3, #0]
        goto error;
 80092c6:	e0a2      	b.n	800940e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d1a3      	bne.n	800921a <HAL_SPI_TransmitReceive+0x18e>
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2246      	movs	r2, #70	; 0x46
 80092d6:	5a9b      	ldrh	r3, [r3, r2]
 80092d8:	b29b      	uxth	r3, r3
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d19d      	bne.n	800921a <HAL_SPI_TransmitReceive+0x18e>
 80092de:	e085      	b.n	80093ec <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d005      	beq.n	80092f4 <HAL_SPI_TransmitReceive+0x268>
 80092e8:	2312      	movs	r3, #18
 80092ea:	18fb      	adds	r3, r7, r3
 80092ec:	881b      	ldrh	r3, [r3, #0]
 80092ee:	2b01      	cmp	r3, #1
 80092f0:	d000      	beq.n	80092f4 <HAL_SPI_TransmitReceive+0x268>
 80092f2:	e070      	b.n	80093d6 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	330c      	adds	r3, #12
 80092fe:	7812      	ldrb	r2, [r2, #0]
 8009300:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009306:	1c5a      	adds	r2, r3, #1
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009310:	b29b      	uxth	r3, r3
 8009312:	3b01      	subs	r3, #1
 8009314:	b29a      	uxth	r2, r3
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800931a:	e05c      	b.n	80093d6 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	2202      	movs	r2, #2
 8009324:	4013      	ands	r3, r2
 8009326:	2b02      	cmp	r3, #2
 8009328:	d11c      	bne.n	8009364 <HAL_SPI_TransmitReceive+0x2d8>
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800932e:	b29b      	uxth	r3, r3
 8009330:	2b00      	cmp	r3, #0
 8009332:	d017      	beq.n	8009364 <HAL_SPI_TransmitReceive+0x2d8>
 8009334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009336:	2b01      	cmp	r3, #1
 8009338:	d114      	bne.n	8009364 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	330c      	adds	r3, #12
 8009344:	7812      	ldrb	r2, [r2, #0]
 8009346:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800934c:	1c5a      	adds	r2, r3, #1
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009356:	b29b      	uxth	r3, r3
 8009358:	3b01      	subs	r3, #1
 800935a:	b29a      	uxth	r2, r3
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009360:	2300      	movs	r3, #0
 8009362:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	689b      	ldr	r3, [r3, #8]
 800936a:	2201      	movs	r2, #1
 800936c:	4013      	ands	r3, r2
 800936e:	2b01      	cmp	r3, #1
 8009370:	d11e      	bne.n	80093b0 <HAL_SPI_TransmitReceive+0x324>
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	2246      	movs	r2, #70	; 0x46
 8009376:	5a9b      	ldrh	r3, [r3, r2]
 8009378:	b29b      	uxth	r3, r3
 800937a:	2b00      	cmp	r3, #0
 800937c:	d018      	beq.n	80093b0 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	330c      	adds	r3, #12
 8009384:	001a      	movs	r2, r3
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938a:	7812      	ldrb	r2, [r2, #0]
 800938c:	b2d2      	uxtb	r2, r2
 800938e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009394:	1c5a      	adds	r2, r3, #1
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2246      	movs	r2, #70	; 0x46
 800939e:	5a9b      	ldrh	r3, [r3, r2]
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	3b01      	subs	r3, #1
 80093a4:	b299      	uxth	r1, r3
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2246      	movs	r2, #70	; 0x46
 80093aa:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80093ac:	2301      	movs	r3, #1
 80093ae:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80093b0:	f7fd ffe4 	bl	800737c <HAL_GetTick>
 80093b4:	0002      	movs	r2, r0
 80093b6:	69fb      	ldr	r3, [r7, #28]
 80093b8:	1ad3      	subs	r3, r2, r3
 80093ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093bc:	429a      	cmp	r2, r3
 80093be:	d802      	bhi.n	80093c6 <HAL_SPI_TransmitReceive+0x33a>
 80093c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c2:	3301      	adds	r3, #1
 80093c4:	d102      	bne.n	80093cc <HAL_SPI_TransmitReceive+0x340>
 80093c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d104      	bne.n	80093d6 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 80093cc:	2323      	movs	r3, #35	; 0x23
 80093ce:	18fb      	adds	r3, r7, r3
 80093d0:	2203      	movs	r2, #3
 80093d2:	701a      	strb	r2, [r3, #0]
        goto error;
 80093d4:	e01b      	b.n	800940e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093da:	b29b      	uxth	r3, r3
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d19d      	bne.n	800931c <HAL_SPI_TransmitReceive+0x290>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	2246      	movs	r2, #70	; 0x46
 80093e4:	5a9b      	ldrh	r3, [r3, r2]
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d197      	bne.n	800931c <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80093ec:	69fa      	ldr	r2, [r7, #28]
 80093ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	0018      	movs	r0, r3
 80093f4:	f000 f9b6 	bl	8009764 <SPI_EndRxTxTransaction>
 80093f8:	1e03      	subs	r3, r0, #0
 80093fa:	d007      	beq.n	800940c <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 80093fc:	2323      	movs	r3, #35	; 0x23
 80093fe:	18fb      	adds	r3, r7, r3
 8009400:	2201      	movs	r2, #1
 8009402:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2220      	movs	r2, #32
 8009408:	661a      	str	r2, [r3, #96]	; 0x60
 800940a:	e000      	b.n	800940e <HAL_SPI_TransmitReceive+0x382>
  }

error :
 800940c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	225d      	movs	r2, #93	; 0x5d
 8009412:	2101      	movs	r1, #1
 8009414:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	225c      	movs	r2, #92	; 0x5c
 800941a:	2100      	movs	r1, #0
 800941c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800941e:	2323      	movs	r3, #35	; 0x23
 8009420:	18fb      	adds	r3, r7, r3
 8009422:	781b      	ldrb	r3, [r3, #0]
}
 8009424:	0018      	movs	r0, r3
 8009426:	46bd      	mov	sp, r7
 8009428:	b00a      	add	sp, #40	; 0x28
 800942a:	bd80      	pop	{r7, pc}
 800942c:	ffffefff 	.word	0xffffefff

08009430 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b082      	sub	sp, #8
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	225d      	movs	r2, #93	; 0x5d
 800943c:	5c9b      	ldrb	r3, [r3, r2]
 800943e:	b2db      	uxtb	r3, r3
}
 8009440:	0018      	movs	r0, r3
 8009442:	46bd      	mov	sp, r7
 8009444:	b002      	add	sp, #8
 8009446:	bd80      	pop	{r7, pc}

08009448 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b088      	sub	sp, #32
 800944c:	af00      	add	r7, sp, #0
 800944e:	60f8      	str	r0, [r7, #12]
 8009450:	60b9      	str	r1, [r7, #8]
 8009452:	603b      	str	r3, [r7, #0]
 8009454:	1dfb      	adds	r3, r7, #7
 8009456:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009458:	f7fd ff90 	bl	800737c <HAL_GetTick>
 800945c:	0002      	movs	r2, r0
 800945e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009460:	1a9b      	subs	r3, r3, r2
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	18d3      	adds	r3, r2, r3
 8009466:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009468:	f7fd ff88 	bl	800737c <HAL_GetTick>
 800946c:	0003      	movs	r3, r0
 800946e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009470:	4b3a      	ldr	r3, [pc, #232]	; (800955c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	015b      	lsls	r3, r3, #5
 8009476:	0d1b      	lsrs	r3, r3, #20
 8009478:	69fa      	ldr	r2, [r7, #28]
 800947a:	4353      	muls	r3, r2
 800947c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800947e:	e058      	b.n	8009532 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	3301      	adds	r3, #1
 8009484:	d055      	beq.n	8009532 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009486:	f7fd ff79 	bl	800737c <HAL_GetTick>
 800948a:	0002      	movs	r2, r0
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	1ad3      	subs	r3, r2, r3
 8009490:	69fa      	ldr	r2, [r7, #28]
 8009492:	429a      	cmp	r2, r3
 8009494:	d902      	bls.n	800949c <SPI_WaitFlagStateUntilTimeout+0x54>
 8009496:	69fb      	ldr	r3, [r7, #28]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d142      	bne.n	8009522 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	685a      	ldr	r2, [r3, #4]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	21e0      	movs	r1, #224	; 0xe0
 80094a8:	438a      	bics	r2, r1
 80094aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	685a      	ldr	r2, [r3, #4]
 80094b0:	2382      	movs	r3, #130	; 0x82
 80094b2:	005b      	lsls	r3, r3, #1
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d113      	bne.n	80094e0 <SPI_WaitFlagStateUntilTimeout+0x98>
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	689a      	ldr	r2, [r3, #8]
 80094bc:	2380      	movs	r3, #128	; 0x80
 80094be:	021b      	lsls	r3, r3, #8
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d005      	beq.n	80094d0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	689a      	ldr	r2, [r3, #8]
 80094c8:	2380      	movs	r3, #128	; 0x80
 80094ca:	00db      	lsls	r3, r3, #3
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d107      	bne.n	80094e0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	2140      	movs	r1, #64	; 0x40
 80094dc:	438a      	bics	r2, r1
 80094de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80094e4:	2380      	movs	r3, #128	; 0x80
 80094e6:	019b      	lsls	r3, r3, #6
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d110      	bne.n	800950e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	491a      	ldr	r1, [pc, #104]	; (8009560 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80094f8:	400a      	ands	r2, r1
 80094fa:	601a      	str	r2, [r3, #0]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	681a      	ldr	r2, [r3, #0]
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	2180      	movs	r1, #128	; 0x80
 8009508:	0189      	lsls	r1, r1, #6
 800950a:	430a      	orrs	r2, r1
 800950c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	225d      	movs	r2, #93	; 0x5d
 8009512:	2101      	movs	r1, #1
 8009514:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	225c      	movs	r2, #92	; 0x5c
 800951a:	2100      	movs	r1, #0
 800951c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800951e:	2303      	movs	r3, #3
 8009520:	e017      	b.n	8009552 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d101      	bne.n	800952c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8009528:	2300      	movs	r3, #0
 800952a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	3b01      	subs	r3, #1
 8009530:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	68ba      	ldr	r2, [r7, #8]
 800953a:	4013      	ands	r3, r2
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	1ad3      	subs	r3, r2, r3
 8009540:	425a      	negs	r2, r3
 8009542:	4153      	adcs	r3, r2
 8009544:	b2db      	uxtb	r3, r3
 8009546:	001a      	movs	r2, r3
 8009548:	1dfb      	adds	r3, r7, #7
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	429a      	cmp	r2, r3
 800954e:	d197      	bne.n	8009480 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009550:	2300      	movs	r3, #0
}
 8009552:	0018      	movs	r0, r3
 8009554:	46bd      	mov	sp, r7
 8009556:	b008      	add	sp, #32
 8009558:	bd80      	pop	{r7, pc}
 800955a:	46c0      	nop			; (mov r8, r8)
 800955c:	20000004 	.word	0x20000004
 8009560:	ffffdfff 	.word	0xffffdfff

08009564 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b08a      	sub	sp, #40	; 0x28
 8009568:	af00      	add	r7, sp, #0
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
 8009570:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009572:	2317      	movs	r3, #23
 8009574:	18fb      	adds	r3, r7, r3
 8009576:	2200      	movs	r2, #0
 8009578:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800957a:	f7fd feff 	bl	800737c <HAL_GetTick>
 800957e:	0002      	movs	r2, r0
 8009580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009582:	1a9b      	subs	r3, r3, r2
 8009584:	683a      	ldr	r2, [r7, #0]
 8009586:	18d3      	adds	r3, r2, r3
 8009588:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800958a:	f7fd fef7 	bl	800737c <HAL_GetTick>
 800958e:	0003      	movs	r3, r0
 8009590:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	330c      	adds	r3, #12
 8009598:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800959a:	4b41      	ldr	r3, [pc, #260]	; (80096a0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	0013      	movs	r3, r2
 80095a0:	009b      	lsls	r3, r3, #2
 80095a2:	189b      	adds	r3, r3, r2
 80095a4:	00da      	lsls	r2, r3, #3
 80095a6:	1ad3      	subs	r3, r2, r3
 80095a8:	0d1b      	lsrs	r3, r3, #20
 80095aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095ac:	4353      	muls	r3, r2
 80095ae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80095b0:	e068      	b.n	8009684 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80095b2:	68ba      	ldr	r2, [r7, #8]
 80095b4:	23c0      	movs	r3, #192	; 0xc0
 80095b6:	00db      	lsls	r3, r3, #3
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d10a      	bne.n	80095d2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d107      	bne.n	80095d2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	781b      	ldrb	r3, [r3, #0]
 80095c6:	b2da      	uxtb	r2, r3
 80095c8:	2117      	movs	r1, #23
 80095ca:	187b      	adds	r3, r7, r1
 80095cc:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80095ce:	187b      	adds	r3, r7, r1
 80095d0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	3301      	adds	r3, #1
 80095d6:	d055      	beq.n	8009684 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80095d8:	f7fd fed0 	bl	800737c <HAL_GetTick>
 80095dc:	0002      	movs	r2, r0
 80095de:	6a3b      	ldr	r3, [r7, #32]
 80095e0:	1ad3      	subs	r3, r2, r3
 80095e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095e4:	429a      	cmp	r2, r3
 80095e6:	d902      	bls.n	80095ee <SPI_WaitFifoStateUntilTimeout+0x8a>
 80095e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d142      	bne.n	8009674 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	685a      	ldr	r2, [r3, #4]
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	21e0      	movs	r1, #224	; 0xe0
 80095fa:	438a      	bics	r2, r1
 80095fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	685a      	ldr	r2, [r3, #4]
 8009602:	2382      	movs	r3, #130	; 0x82
 8009604:	005b      	lsls	r3, r3, #1
 8009606:	429a      	cmp	r2, r3
 8009608:	d113      	bne.n	8009632 <SPI_WaitFifoStateUntilTimeout+0xce>
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	689a      	ldr	r2, [r3, #8]
 800960e:	2380      	movs	r3, #128	; 0x80
 8009610:	021b      	lsls	r3, r3, #8
 8009612:	429a      	cmp	r2, r3
 8009614:	d005      	beq.n	8009622 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	689a      	ldr	r2, [r3, #8]
 800961a:	2380      	movs	r3, #128	; 0x80
 800961c:	00db      	lsls	r3, r3, #3
 800961e:	429a      	cmp	r2, r3
 8009620:	d107      	bne.n	8009632 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	681a      	ldr	r2, [r3, #0]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	2140      	movs	r1, #64	; 0x40
 800962e:	438a      	bics	r2, r1
 8009630:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009636:	2380      	movs	r3, #128	; 0x80
 8009638:	019b      	lsls	r3, r3, #6
 800963a:	429a      	cmp	r2, r3
 800963c:	d110      	bne.n	8009660 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	681a      	ldr	r2, [r3, #0]
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4916      	ldr	r1, [pc, #88]	; (80096a4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800964a:	400a      	ands	r2, r1
 800964c:	601a      	str	r2, [r3, #0]
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	2180      	movs	r1, #128	; 0x80
 800965a:	0189      	lsls	r1, r1, #6
 800965c:	430a      	orrs	r2, r1
 800965e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	225d      	movs	r2, #93	; 0x5d
 8009664:	2101      	movs	r1, #1
 8009666:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	225c      	movs	r2, #92	; 0x5c
 800966c:	2100      	movs	r1, #0
 800966e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009670:	2303      	movs	r3, #3
 8009672:	e010      	b.n	8009696 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009674:	69bb      	ldr	r3, [r7, #24]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d101      	bne.n	800967e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800967a:	2300      	movs	r3, #0
 800967c:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	3b01      	subs	r3, #1
 8009682:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	68ba      	ldr	r2, [r7, #8]
 800968c:	4013      	ands	r3, r2
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	429a      	cmp	r2, r3
 8009692:	d18e      	bne.n	80095b2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	0018      	movs	r0, r3
 8009698:	46bd      	mov	sp, r7
 800969a:	b00a      	add	sp, #40	; 0x28
 800969c:	bd80      	pop	{r7, pc}
 800969e:	46c0      	nop			; (mov r8, r8)
 80096a0:	20000004 	.word	0x20000004
 80096a4:	ffffdfff 	.word	0xffffdfff

080096a8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b086      	sub	sp, #24
 80096ac:	af02      	add	r7, sp, #8
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	60b9      	str	r1, [r7, #8]
 80096b2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	685a      	ldr	r2, [r3, #4]
 80096b8:	2382      	movs	r3, #130	; 0x82
 80096ba:	005b      	lsls	r3, r3, #1
 80096bc:	429a      	cmp	r2, r3
 80096be:	d113      	bne.n	80096e8 <SPI_EndRxTransaction+0x40>
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	689a      	ldr	r2, [r3, #8]
 80096c4:	2380      	movs	r3, #128	; 0x80
 80096c6:	021b      	lsls	r3, r3, #8
 80096c8:	429a      	cmp	r2, r3
 80096ca:	d005      	beq.n	80096d8 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	689a      	ldr	r2, [r3, #8]
 80096d0:	2380      	movs	r3, #128	; 0x80
 80096d2:	00db      	lsls	r3, r3, #3
 80096d4:	429a      	cmp	r2, r3
 80096d6:	d107      	bne.n	80096e8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	2140      	movs	r1, #64	; 0x40
 80096e4:	438a      	bics	r2, r1
 80096e6:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80096e8:	68ba      	ldr	r2, [r7, #8]
 80096ea:	68f8      	ldr	r0, [r7, #12]
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	9300      	str	r3, [sp, #0]
 80096f0:	0013      	movs	r3, r2
 80096f2:	2200      	movs	r2, #0
 80096f4:	2180      	movs	r1, #128	; 0x80
 80096f6:	f7ff fea7 	bl	8009448 <SPI_WaitFlagStateUntilTimeout>
 80096fa:	1e03      	subs	r3, r0, #0
 80096fc:	d007      	beq.n	800970e <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009702:	2220      	movs	r2, #32
 8009704:	431a      	orrs	r2, r3
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800970a:	2303      	movs	r3, #3
 800970c:	e026      	b.n	800975c <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	685a      	ldr	r2, [r3, #4]
 8009712:	2382      	movs	r3, #130	; 0x82
 8009714:	005b      	lsls	r3, r3, #1
 8009716:	429a      	cmp	r2, r3
 8009718:	d11f      	bne.n	800975a <SPI_EndRxTransaction+0xb2>
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	689a      	ldr	r2, [r3, #8]
 800971e:	2380      	movs	r3, #128	; 0x80
 8009720:	021b      	lsls	r3, r3, #8
 8009722:	429a      	cmp	r2, r3
 8009724:	d005      	beq.n	8009732 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	689a      	ldr	r2, [r3, #8]
 800972a:	2380      	movs	r3, #128	; 0x80
 800972c:	00db      	lsls	r3, r3, #3
 800972e:	429a      	cmp	r2, r3
 8009730:	d113      	bne.n	800975a <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009732:	68ba      	ldr	r2, [r7, #8]
 8009734:	23c0      	movs	r3, #192	; 0xc0
 8009736:	00d9      	lsls	r1, r3, #3
 8009738:	68f8      	ldr	r0, [r7, #12]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	9300      	str	r3, [sp, #0]
 800973e:	0013      	movs	r3, r2
 8009740:	2200      	movs	r2, #0
 8009742:	f7ff ff0f 	bl	8009564 <SPI_WaitFifoStateUntilTimeout>
 8009746:	1e03      	subs	r3, r0, #0
 8009748:	d007      	beq.n	800975a <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800974e:	2220      	movs	r2, #32
 8009750:	431a      	orrs	r2, r3
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8009756:	2303      	movs	r3, #3
 8009758:	e000      	b.n	800975c <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800975a:	2300      	movs	r3, #0
}
 800975c:	0018      	movs	r0, r3
 800975e:	46bd      	mov	sp, r7
 8009760:	b004      	add	sp, #16
 8009762:	bd80      	pop	{r7, pc}

08009764 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af02      	add	r7, sp, #8
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009770:	68ba      	ldr	r2, [r7, #8]
 8009772:	23c0      	movs	r3, #192	; 0xc0
 8009774:	0159      	lsls	r1, r3, #5
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	9300      	str	r3, [sp, #0]
 800977c:	0013      	movs	r3, r2
 800977e:	2200      	movs	r2, #0
 8009780:	f7ff fef0 	bl	8009564 <SPI_WaitFifoStateUntilTimeout>
 8009784:	1e03      	subs	r3, r0, #0
 8009786:	d007      	beq.n	8009798 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800978c:	2220      	movs	r2, #32
 800978e:	431a      	orrs	r2, r3
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009794:	2303      	movs	r3, #3
 8009796:	e027      	b.n	80097e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009798:	68ba      	ldr	r2, [r7, #8]
 800979a:	68f8      	ldr	r0, [r7, #12]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	9300      	str	r3, [sp, #0]
 80097a0:	0013      	movs	r3, r2
 80097a2:	2200      	movs	r2, #0
 80097a4:	2180      	movs	r1, #128	; 0x80
 80097a6:	f7ff fe4f 	bl	8009448 <SPI_WaitFlagStateUntilTimeout>
 80097aa:	1e03      	subs	r3, r0, #0
 80097ac:	d007      	beq.n	80097be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097b2:	2220      	movs	r2, #32
 80097b4:	431a      	orrs	r2, r3
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80097ba:	2303      	movs	r3, #3
 80097bc:	e014      	b.n	80097e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80097be:	68ba      	ldr	r2, [r7, #8]
 80097c0:	23c0      	movs	r3, #192	; 0xc0
 80097c2:	00d9      	lsls	r1, r3, #3
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	9300      	str	r3, [sp, #0]
 80097ca:	0013      	movs	r3, r2
 80097cc:	2200      	movs	r2, #0
 80097ce:	f7ff fec9 	bl	8009564 <SPI_WaitFifoStateUntilTimeout>
 80097d2:	1e03      	subs	r3, r0, #0
 80097d4:	d007      	beq.n	80097e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097da:	2220      	movs	r2, #32
 80097dc:	431a      	orrs	r2, r3
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80097e2:	2303      	movs	r3, #3
 80097e4:	e000      	b.n	80097e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80097e6:	2300      	movs	r3, #0
}
 80097e8:	0018      	movs	r0, r3
 80097ea:	46bd      	mov	sp, r7
 80097ec:	b004      	add	sp, #16
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d101      	bne.n	8009802 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	e04a      	b.n	8009898 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	223d      	movs	r2, #61	; 0x3d
 8009806:	5c9b      	ldrb	r3, [r3, r2]
 8009808:	b2db      	uxtb	r3, r3
 800980a:	2b00      	cmp	r3, #0
 800980c:	d107      	bne.n	800981e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	223c      	movs	r2, #60	; 0x3c
 8009812:	2100      	movs	r1, #0
 8009814:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	0018      	movs	r0, r3
 800981a:	f7fd fbaf 	bl	8006f7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	223d      	movs	r2, #61	; 0x3d
 8009822:	2102      	movs	r1, #2
 8009824:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	3304      	adds	r3, #4
 800982e:	0019      	movs	r1, r3
 8009830:	0010      	movs	r0, r2
 8009832:	f000 f883 	bl	800993c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2248      	movs	r2, #72	; 0x48
 800983a:	2101      	movs	r1, #1
 800983c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	223e      	movs	r2, #62	; 0x3e
 8009842:	2101      	movs	r1, #1
 8009844:	5499      	strb	r1, [r3, r2]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	223f      	movs	r2, #63	; 0x3f
 800984a:	2101      	movs	r1, #1
 800984c:	5499      	strb	r1, [r3, r2]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2240      	movs	r2, #64	; 0x40
 8009852:	2101      	movs	r1, #1
 8009854:	5499      	strb	r1, [r3, r2]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2241      	movs	r2, #65	; 0x41
 800985a:	2101      	movs	r1, #1
 800985c:	5499      	strb	r1, [r3, r2]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2242      	movs	r2, #66	; 0x42
 8009862:	2101      	movs	r1, #1
 8009864:	5499      	strb	r1, [r3, r2]
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2243      	movs	r2, #67	; 0x43
 800986a:	2101      	movs	r1, #1
 800986c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2244      	movs	r2, #68	; 0x44
 8009872:	2101      	movs	r1, #1
 8009874:	5499      	strb	r1, [r3, r2]
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2245      	movs	r2, #69	; 0x45
 800987a:	2101      	movs	r1, #1
 800987c:	5499      	strb	r1, [r3, r2]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2246      	movs	r2, #70	; 0x46
 8009882:	2101      	movs	r1, #1
 8009884:	5499      	strb	r1, [r3, r2]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2247      	movs	r2, #71	; 0x47
 800988a:	2101      	movs	r1, #1
 800988c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	223d      	movs	r2, #61	; 0x3d
 8009892:	2101      	movs	r1, #1
 8009894:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009896:	2300      	movs	r3, #0
}
 8009898:	0018      	movs	r0, r3
 800989a:	46bd      	mov	sp, r7
 800989c:	b002      	add	sp, #8
 800989e:	bd80      	pop	{r7, pc}

080098a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	223d      	movs	r2, #61	; 0x3d
 80098ac:	5c9b      	ldrb	r3, [r3, r2]
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d001      	beq.n	80098b8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80098b4:	2301      	movs	r3, #1
 80098b6:	e034      	b.n	8009922 <HAL_TIM_Base_Start+0x82>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	223d      	movs	r2, #61	; 0x3d
 80098bc:	2102      	movs	r1, #2
 80098be:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a19      	ldr	r2, [pc, #100]	; (800992c <HAL_TIM_Base_Start+0x8c>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d009      	beq.n	80098de <HAL_TIM_Base_Start+0x3e>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a18      	ldr	r2, [pc, #96]	; (8009930 <HAL_TIM_Base_Start+0x90>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d004      	beq.n	80098de <HAL_TIM_Base_Start+0x3e>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a16      	ldr	r2, [pc, #88]	; (8009934 <HAL_TIM_Base_Start+0x94>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d116      	bne.n	800990c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	689b      	ldr	r3, [r3, #8]
 80098e4:	4a14      	ldr	r2, [pc, #80]	; (8009938 <HAL_TIM_Base_Start+0x98>)
 80098e6:	4013      	ands	r3, r2
 80098e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2b06      	cmp	r3, #6
 80098ee:	d016      	beq.n	800991e <HAL_TIM_Base_Start+0x7e>
 80098f0:	68fa      	ldr	r2, [r7, #12]
 80098f2:	2380      	movs	r3, #128	; 0x80
 80098f4:	025b      	lsls	r3, r3, #9
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d011      	beq.n	800991e <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	681a      	ldr	r2, [r3, #0]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	2101      	movs	r1, #1
 8009906:	430a      	orrs	r2, r1
 8009908:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800990a:	e008      	b.n	800991e <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	2101      	movs	r1, #1
 8009918:	430a      	orrs	r2, r1
 800991a:	601a      	str	r2, [r3, #0]
 800991c:	e000      	b.n	8009920 <HAL_TIM_Base_Start+0x80>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800991e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8009920:	2300      	movs	r3, #0
}
 8009922:	0018      	movs	r0, r3
 8009924:	46bd      	mov	sp, r7
 8009926:	b004      	add	sp, #16
 8009928:	bd80      	pop	{r7, pc}
 800992a:	46c0      	nop			; (mov r8, r8)
 800992c:	40012c00 	.word	0x40012c00
 8009930:	40000400 	.word	0x40000400
 8009934:	40014000 	.word	0x40014000
 8009938:	00010007 	.word	0x00010007

0800993c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b084      	sub	sp, #16
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	4a2f      	ldr	r2, [pc, #188]	; (8009a0c <TIM_Base_SetConfig+0xd0>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d003      	beq.n	800995c <TIM_Base_SetConfig+0x20>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	4a2e      	ldr	r2, [pc, #184]	; (8009a10 <TIM_Base_SetConfig+0xd4>)
 8009958:	4293      	cmp	r3, r2
 800995a:	d108      	bne.n	800996e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2270      	movs	r2, #112	; 0x70
 8009960:	4393      	bics	r3, r2
 8009962:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	68fa      	ldr	r2, [r7, #12]
 800996a:	4313      	orrs	r3, r2
 800996c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	4a26      	ldr	r2, [pc, #152]	; (8009a0c <TIM_Base_SetConfig+0xd0>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d013      	beq.n	800999e <TIM_Base_SetConfig+0x62>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	4a25      	ldr	r2, [pc, #148]	; (8009a10 <TIM_Base_SetConfig+0xd4>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d00f      	beq.n	800999e <TIM_Base_SetConfig+0x62>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	4a24      	ldr	r2, [pc, #144]	; (8009a14 <TIM_Base_SetConfig+0xd8>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d00b      	beq.n	800999e <TIM_Base_SetConfig+0x62>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	4a23      	ldr	r2, [pc, #140]	; (8009a18 <TIM_Base_SetConfig+0xdc>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d007      	beq.n	800999e <TIM_Base_SetConfig+0x62>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	4a22      	ldr	r2, [pc, #136]	; (8009a1c <TIM_Base_SetConfig+0xe0>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d003      	beq.n	800999e <TIM_Base_SetConfig+0x62>
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	4a21      	ldr	r2, [pc, #132]	; (8009a20 <TIM_Base_SetConfig+0xe4>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d108      	bne.n	80099b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	4a20      	ldr	r2, [pc, #128]	; (8009a24 <TIM_Base_SetConfig+0xe8>)
 80099a2:	4013      	ands	r3, r2
 80099a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	68fa      	ldr	r2, [r7, #12]
 80099ac:	4313      	orrs	r3, r2
 80099ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2280      	movs	r2, #128	; 0x80
 80099b4:	4393      	bics	r3, r2
 80099b6:	001a      	movs	r2, r3
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	695b      	ldr	r3, [r3, #20]
 80099bc:	4313      	orrs	r3, r2
 80099be:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	68fa      	ldr	r2, [r7, #12]
 80099c4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	689a      	ldr	r2, [r3, #8]
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a0c      	ldr	r2, [pc, #48]	; (8009a0c <TIM_Base_SetConfig+0xd0>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d00b      	beq.n	80099f6 <TIM_Base_SetConfig+0xba>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a0d      	ldr	r2, [pc, #52]	; (8009a18 <TIM_Base_SetConfig+0xdc>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d007      	beq.n	80099f6 <TIM_Base_SetConfig+0xba>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a0c      	ldr	r2, [pc, #48]	; (8009a1c <TIM_Base_SetConfig+0xe0>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d003      	beq.n	80099f6 <TIM_Base_SetConfig+0xba>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a0b      	ldr	r2, [pc, #44]	; (8009a20 <TIM_Base_SetConfig+0xe4>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d103      	bne.n	80099fe <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	691a      	ldr	r2, [r3, #16]
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2201      	movs	r2, #1
 8009a02:	615a      	str	r2, [r3, #20]
}
 8009a04:	46c0      	nop			; (mov r8, r8)
 8009a06:	46bd      	mov	sp, r7
 8009a08:	b004      	add	sp, #16
 8009a0a:	bd80      	pop	{r7, pc}
 8009a0c:	40012c00 	.word	0x40012c00
 8009a10:	40000400 	.word	0x40000400
 8009a14:	40002000 	.word	0x40002000
 8009a18:	40014000 	.word	0x40014000
 8009a1c:	40014400 	.word	0x40014400
 8009a20:	40014800 	.word	0x40014800
 8009a24:	fffffcff 	.word	0xfffffcff

08009a28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b082      	sub	sp, #8
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d101      	bne.n	8009a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a36:	2301      	movs	r3, #1
 8009a38:	e046      	b.n	8009ac8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2284      	movs	r2, #132	; 0x84
 8009a3e:	589b      	ldr	r3, [r3, r2]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d107      	bne.n	8009a54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2280      	movs	r2, #128	; 0x80
 8009a48:	2100      	movs	r1, #0
 8009a4a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	0018      	movs	r0, r3
 8009a50:	f7fd fab4 	bl	8006fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2284      	movs	r2, #132	; 0x84
 8009a58:	2124      	movs	r1, #36	; 0x24
 8009a5a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	2101      	movs	r1, #1
 8009a68:	438a      	bics	r2, r1
 8009a6a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	0018      	movs	r0, r3
 8009a70:	f000 f8dc 	bl	8009c2c <UART_SetConfig>
 8009a74:	0003      	movs	r3, r0
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	d101      	bne.n	8009a7e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e024      	b.n	8009ac8 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d003      	beq.n	8009a8e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	0018      	movs	r0, r3
 8009a8a:	f000 fa75 	bl	8009f78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	685a      	ldr	r2, [r3, #4]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	490d      	ldr	r1, [pc, #52]	; (8009ad0 <HAL_UART_Init+0xa8>)
 8009a9a:	400a      	ands	r2, r1
 8009a9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	689a      	ldr	r2, [r3, #8]
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	212a      	movs	r1, #42	; 0x2a
 8009aaa:	438a      	bics	r2, r1
 8009aac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	681a      	ldr	r2, [r3, #0]
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	2101      	movs	r1, #1
 8009aba:	430a      	orrs	r2, r1
 8009abc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	0018      	movs	r0, r3
 8009ac2:	f000 fb0d 	bl	800a0e0 <UART_CheckIdleState>
 8009ac6:	0003      	movs	r3, r0
}
 8009ac8:	0018      	movs	r0, r3
 8009aca:	46bd      	mov	sp, r7
 8009acc:	b002      	add	sp, #8
 8009ace:	bd80      	pop	{r7, pc}
 8009ad0:	ffffb7ff 	.word	0xffffb7ff

08009ad4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b08a      	sub	sp, #40	; 0x28
 8009ad8:	af02      	add	r7, sp, #8
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	603b      	str	r3, [r7, #0]
 8009ae0:	1dbb      	adds	r3, r7, #6
 8009ae2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2284      	movs	r2, #132	; 0x84
 8009ae8:	589b      	ldr	r3, [r3, r2]
 8009aea:	2b20      	cmp	r3, #32
 8009aec:	d000      	beq.n	8009af0 <HAL_UART_Transmit+0x1c>
 8009aee:	e097      	b.n	8009c20 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d003      	beq.n	8009afe <HAL_UART_Transmit+0x2a>
 8009af6:	1dbb      	adds	r3, r7, #6
 8009af8:	881b      	ldrh	r3, [r3, #0]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d101      	bne.n	8009b02 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8009afe:	2301      	movs	r3, #1
 8009b00:	e08f      	b.n	8009c22 <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	689a      	ldr	r2, [r3, #8]
 8009b06:	2380      	movs	r3, #128	; 0x80
 8009b08:	015b      	lsls	r3, r3, #5
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d109      	bne.n	8009b22 <HAL_UART_Transmit+0x4e>
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	691b      	ldr	r3, [r3, #16]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d105      	bne.n	8009b22 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	2201      	movs	r2, #1
 8009b1a:	4013      	ands	r3, r2
 8009b1c:	d001      	beq.n	8009b22 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	e07f      	b.n	8009c22 <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2280      	movs	r2, #128	; 0x80
 8009b26:	5c9b      	ldrb	r3, [r3, r2]
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d101      	bne.n	8009b30 <HAL_UART_Transmit+0x5c>
 8009b2c:	2302      	movs	r3, #2
 8009b2e:	e078      	b.n	8009c22 <HAL_UART_Transmit+0x14e>
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2280      	movs	r2, #128	; 0x80
 8009b34:	2101      	movs	r1, #1
 8009b36:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	228c      	movs	r2, #140	; 0x8c
 8009b3c:	2100      	movs	r1, #0
 8009b3e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	2284      	movs	r2, #132	; 0x84
 8009b44:	2121      	movs	r1, #33	; 0x21
 8009b46:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009b48:	f7fd fc18 	bl	800737c <HAL_GetTick>
 8009b4c:	0003      	movs	r3, r0
 8009b4e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	1dba      	adds	r2, r7, #6
 8009b54:	2154      	movs	r1, #84	; 0x54
 8009b56:	8812      	ldrh	r2, [r2, #0]
 8009b58:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	1dba      	adds	r2, r7, #6
 8009b5e:	2156      	movs	r1, #86	; 0x56
 8009b60:	8812      	ldrh	r2, [r2, #0]
 8009b62:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	689a      	ldr	r2, [r3, #8]
 8009b68:	2380      	movs	r3, #128	; 0x80
 8009b6a:	015b      	lsls	r3, r3, #5
 8009b6c:	429a      	cmp	r2, r3
 8009b6e:	d108      	bne.n	8009b82 <HAL_UART_Transmit+0xae>
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	691b      	ldr	r3, [r3, #16]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d104      	bne.n	8009b82 <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	61bb      	str	r3, [r7, #24]
 8009b80:	e003      	b.n	8009b8a <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b86:	2300      	movs	r3, #0
 8009b88:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2280      	movs	r2, #128	; 0x80
 8009b8e:	2100      	movs	r1, #0
 8009b90:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8009b92:	e02c      	b.n	8009bee <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b94:	697a      	ldr	r2, [r7, #20]
 8009b96:	68f8      	ldr	r0, [r7, #12]
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	9300      	str	r3, [sp, #0]
 8009b9c:	0013      	movs	r3, r2
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	2180      	movs	r1, #128	; 0x80
 8009ba2:	f000 fae7 	bl	800a174 <UART_WaitOnFlagUntilTimeout>
 8009ba6:	1e03      	subs	r3, r0, #0
 8009ba8:	d001      	beq.n	8009bae <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 8009baa:	2303      	movs	r3, #3
 8009bac:	e039      	b.n	8009c22 <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8009bae:	69fb      	ldr	r3, [r7, #28]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d10b      	bne.n	8009bcc <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	881b      	ldrh	r3, [r3, #0]
 8009bb8:	001a      	movs	r2, r3
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	05d2      	lsls	r2, r2, #23
 8009bc0:	0dd2      	lsrs	r2, r2, #23
 8009bc2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009bc4:	69bb      	ldr	r3, [r7, #24]
 8009bc6:	3302      	adds	r3, #2
 8009bc8:	61bb      	str	r3, [r7, #24]
 8009bca:	e007      	b.n	8009bdc <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	781a      	ldrb	r2, [r3, #0]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009bd6:	69fb      	ldr	r3, [r7, #28]
 8009bd8:	3301      	adds	r3, #1
 8009bda:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	2256      	movs	r2, #86	; 0x56
 8009be0:	5a9b      	ldrh	r3, [r3, r2]
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	3b01      	subs	r3, #1
 8009be6:	b299      	uxth	r1, r3
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2256      	movs	r2, #86	; 0x56
 8009bec:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2256      	movs	r2, #86	; 0x56
 8009bf2:	5a9b      	ldrh	r3, [r3, r2]
 8009bf4:	b29b      	uxth	r3, r3
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d1cc      	bne.n	8009b94 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009bfa:	697a      	ldr	r2, [r7, #20]
 8009bfc:	68f8      	ldr	r0, [r7, #12]
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	9300      	str	r3, [sp, #0]
 8009c02:	0013      	movs	r3, r2
 8009c04:	2200      	movs	r2, #0
 8009c06:	2140      	movs	r1, #64	; 0x40
 8009c08:	f000 fab4 	bl	800a174 <UART_WaitOnFlagUntilTimeout>
 8009c0c:	1e03      	subs	r3, r0, #0
 8009c0e:	d001      	beq.n	8009c14 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 8009c10:	2303      	movs	r3, #3
 8009c12:	e006      	b.n	8009c22 <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2284      	movs	r2, #132	; 0x84
 8009c18:	2120      	movs	r1, #32
 8009c1a:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	e000      	b.n	8009c22 <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8009c20:	2302      	movs	r3, #2
  }
}
 8009c22:	0018      	movs	r0, r3
 8009c24:	46bd      	mov	sp, r7
 8009c26:	b008      	add	sp, #32
 8009c28:	bd80      	pop	{r7, pc}
	...

08009c2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b088      	sub	sp, #32
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009c34:	231a      	movs	r3, #26
 8009c36:	18fb      	adds	r3, r7, r3
 8009c38:	2200      	movs	r2, #0
 8009c3a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	689a      	ldr	r2, [r3, #8]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	691b      	ldr	r3, [r3, #16]
 8009c44:	431a      	orrs	r2, r3
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	695b      	ldr	r3, [r3, #20]
 8009c4a:	431a      	orrs	r2, r3
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	69db      	ldr	r3, [r3, #28]
 8009c50:	4313      	orrs	r3, r2
 8009c52:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4abd      	ldr	r2, [pc, #756]	; (8009f50 <UART_SetConfig+0x324>)
 8009c5c:	4013      	ands	r3, r2
 8009c5e:	0019      	movs	r1, r3
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	69fa      	ldr	r2, [r7, #28]
 8009c66:	430a      	orrs	r2, r1
 8009c68:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	4ab8      	ldr	r2, [pc, #736]	; (8009f54 <UART_SetConfig+0x328>)
 8009c72:	4013      	ands	r3, r2
 8009c74:	0019      	movs	r1, r3
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	68da      	ldr	r2, [r3, #12]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	430a      	orrs	r2, r1
 8009c80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	699b      	ldr	r3, [r3, #24]
 8009c86:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6a1b      	ldr	r3, [r3, #32]
 8009c8c:	69fa      	ldr	r2, [r7, #28]
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	4aaf      	ldr	r2, [pc, #700]	; (8009f58 <UART_SetConfig+0x32c>)
 8009c9a:	4013      	ands	r3, r2
 8009c9c:	0019      	movs	r1, r3
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	69fa      	ldr	r2, [r7, #28]
 8009ca4:	430a      	orrs	r2, r1
 8009ca6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cae:	220f      	movs	r2, #15
 8009cb0:	4393      	bics	r3, r2
 8009cb2:	0019      	movs	r1, r3
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	430a      	orrs	r2, r1
 8009cbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4aa5      	ldr	r2, [pc, #660]	; (8009f5c <UART_SetConfig+0x330>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d127      	bne.n	8009d1a <UART_SetConfig+0xee>
 8009cca:	4ba5      	ldr	r3, [pc, #660]	; (8009f60 <UART_SetConfig+0x334>)
 8009ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cce:	2203      	movs	r2, #3
 8009cd0:	4013      	ands	r3, r2
 8009cd2:	2b03      	cmp	r3, #3
 8009cd4:	d017      	beq.n	8009d06 <UART_SetConfig+0xda>
 8009cd6:	d81b      	bhi.n	8009d10 <UART_SetConfig+0xe4>
 8009cd8:	2b02      	cmp	r3, #2
 8009cda:	d00a      	beq.n	8009cf2 <UART_SetConfig+0xc6>
 8009cdc:	d818      	bhi.n	8009d10 <UART_SetConfig+0xe4>
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d002      	beq.n	8009ce8 <UART_SetConfig+0xbc>
 8009ce2:	2b01      	cmp	r3, #1
 8009ce4:	d00a      	beq.n	8009cfc <UART_SetConfig+0xd0>
 8009ce6:	e013      	b.n	8009d10 <UART_SetConfig+0xe4>
 8009ce8:	231b      	movs	r3, #27
 8009cea:	18fb      	adds	r3, r7, r3
 8009cec:	2200      	movs	r2, #0
 8009cee:	701a      	strb	r2, [r3, #0]
 8009cf0:	e058      	b.n	8009da4 <UART_SetConfig+0x178>
 8009cf2:	231b      	movs	r3, #27
 8009cf4:	18fb      	adds	r3, r7, r3
 8009cf6:	2202      	movs	r2, #2
 8009cf8:	701a      	strb	r2, [r3, #0]
 8009cfa:	e053      	b.n	8009da4 <UART_SetConfig+0x178>
 8009cfc:	231b      	movs	r3, #27
 8009cfe:	18fb      	adds	r3, r7, r3
 8009d00:	2204      	movs	r2, #4
 8009d02:	701a      	strb	r2, [r3, #0]
 8009d04:	e04e      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d06:	231b      	movs	r3, #27
 8009d08:	18fb      	adds	r3, r7, r3
 8009d0a:	2208      	movs	r2, #8
 8009d0c:	701a      	strb	r2, [r3, #0]
 8009d0e:	e049      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d10:	231b      	movs	r3, #27
 8009d12:	18fb      	adds	r3, r7, r3
 8009d14:	2210      	movs	r2, #16
 8009d16:	701a      	strb	r2, [r3, #0]
 8009d18:	e044      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4a91      	ldr	r2, [pc, #580]	; (8009f64 <UART_SetConfig+0x338>)
 8009d20:	4293      	cmp	r3, r2
 8009d22:	d127      	bne.n	8009d74 <UART_SetConfig+0x148>
 8009d24:	4b8e      	ldr	r3, [pc, #568]	; (8009f60 <UART_SetConfig+0x334>)
 8009d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d28:	220c      	movs	r2, #12
 8009d2a:	4013      	ands	r3, r2
 8009d2c:	2b0c      	cmp	r3, #12
 8009d2e:	d017      	beq.n	8009d60 <UART_SetConfig+0x134>
 8009d30:	d81b      	bhi.n	8009d6a <UART_SetConfig+0x13e>
 8009d32:	2b08      	cmp	r3, #8
 8009d34:	d00a      	beq.n	8009d4c <UART_SetConfig+0x120>
 8009d36:	d818      	bhi.n	8009d6a <UART_SetConfig+0x13e>
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d002      	beq.n	8009d42 <UART_SetConfig+0x116>
 8009d3c:	2b04      	cmp	r3, #4
 8009d3e:	d00a      	beq.n	8009d56 <UART_SetConfig+0x12a>
 8009d40:	e013      	b.n	8009d6a <UART_SetConfig+0x13e>
 8009d42:	231b      	movs	r3, #27
 8009d44:	18fb      	adds	r3, r7, r3
 8009d46:	2200      	movs	r2, #0
 8009d48:	701a      	strb	r2, [r3, #0]
 8009d4a:	e02b      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d4c:	231b      	movs	r3, #27
 8009d4e:	18fb      	adds	r3, r7, r3
 8009d50:	2202      	movs	r2, #2
 8009d52:	701a      	strb	r2, [r3, #0]
 8009d54:	e026      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d56:	231b      	movs	r3, #27
 8009d58:	18fb      	adds	r3, r7, r3
 8009d5a:	2204      	movs	r2, #4
 8009d5c:	701a      	strb	r2, [r3, #0]
 8009d5e:	e021      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d60:	231b      	movs	r3, #27
 8009d62:	18fb      	adds	r3, r7, r3
 8009d64:	2208      	movs	r2, #8
 8009d66:	701a      	strb	r2, [r3, #0]
 8009d68:	e01c      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d6a:	231b      	movs	r3, #27
 8009d6c:	18fb      	adds	r3, r7, r3
 8009d6e:	2210      	movs	r2, #16
 8009d70:	701a      	strb	r2, [r3, #0]
 8009d72:	e017      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a7b      	ldr	r2, [pc, #492]	; (8009f68 <UART_SetConfig+0x33c>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d104      	bne.n	8009d88 <UART_SetConfig+0x15c>
 8009d7e:	231b      	movs	r3, #27
 8009d80:	18fb      	adds	r3, r7, r3
 8009d82:	2200      	movs	r2, #0
 8009d84:	701a      	strb	r2, [r3, #0]
 8009d86:	e00d      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a77      	ldr	r2, [pc, #476]	; (8009f6c <UART_SetConfig+0x340>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d104      	bne.n	8009d9c <UART_SetConfig+0x170>
 8009d92:	231b      	movs	r3, #27
 8009d94:	18fb      	adds	r3, r7, r3
 8009d96:	2200      	movs	r2, #0
 8009d98:	701a      	strb	r2, [r3, #0]
 8009d9a:	e003      	b.n	8009da4 <UART_SetConfig+0x178>
 8009d9c:	231b      	movs	r3, #27
 8009d9e:	18fb      	adds	r3, r7, r3
 8009da0:	2210      	movs	r2, #16
 8009da2:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	69da      	ldr	r2, [r3, #28]
 8009da8:	2380      	movs	r3, #128	; 0x80
 8009daa:	021b      	lsls	r3, r3, #8
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d000      	beq.n	8009db2 <UART_SetConfig+0x186>
 8009db0:	e066      	b.n	8009e80 <UART_SetConfig+0x254>
  {
    switch (clocksource)
 8009db2:	231b      	movs	r3, #27
 8009db4:	18fb      	adds	r3, r7, r3
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	2b08      	cmp	r3, #8
 8009dba:	d015      	beq.n	8009de8 <UART_SetConfig+0x1bc>
 8009dbc:	dc18      	bgt.n	8009df0 <UART_SetConfig+0x1c4>
 8009dbe:	2b04      	cmp	r3, #4
 8009dc0:	d00d      	beq.n	8009dde <UART_SetConfig+0x1b2>
 8009dc2:	dc15      	bgt.n	8009df0 <UART_SetConfig+0x1c4>
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d002      	beq.n	8009dce <UART_SetConfig+0x1a2>
 8009dc8:	2b02      	cmp	r3, #2
 8009dca:	d005      	beq.n	8009dd8 <UART_SetConfig+0x1ac>
 8009dcc:	e010      	b.n	8009df0 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009dce:	f7fe fb73 	bl	80084b8 <HAL_RCC_GetPCLK1Freq>
 8009dd2:	0003      	movs	r3, r0
 8009dd4:	617b      	str	r3, [r7, #20]
        break;
 8009dd6:	e012      	b.n	8009dfe <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009dd8:	4b65      	ldr	r3, [pc, #404]	; (8009f70 <UART_SetConfig+0x344>)
 8009dda:	617b      	str	r3, [r7, #20]
        break;
 8009ddc:	e00f      	b.n	8009dfe <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009dde:	f7fe fadf 	bl	80083a0 <HAL_RCC_GetSysClockFreq>
 8009de2:	0003      	movs	r3, r0
 8009de4:	617b      	str	r3, [r7, #20]
        break;
 8009de6:	e00a      	b.n	8009dfe <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009de8:	2380      	movs	r3, #128	; 0x80
 8009dea:	021b      	lsls	r3, r3, #8
 8009dec:	617b      	str	r3, [r7, #20]
        break;
 8009dee:	e006      	b.n	8009dfe <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8009df0:	2300      	movs	r3, #0
 8009df2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009df4:	231a      	movs	r3, #26
 8009df6:	18fb      	adds	r3, r7, r3
 8009df8:	2201      	movs	r2, #1
 8009dfa:	701a      	strb	r2, [r3, #0]
        break;
 8009dfc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d100      	bne.n	8009e06 <UART_SetConfig+0x1da>
 8009e04:	e08e      	b.n	8009f24 <UART_SetConfig+0x2f8>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009e0a:	4b5a      	ldr	r3, [pc, #360]	; (8009f74 <UART_SetConfig+0x348>)
 8009e0c:	0052      	lsls	r2, r2, #1
 8009e0e:	5ad3      	ldrh	r3, [r2, r3]
 8009e10:	0019      	movs	r1, r3
 8009e12:	6978      	ldr	r0, [r7, #20]
 8009e14:	f7f6 f990 	bl	8000138 <__udivsi3>
 8009e18:	0003      	movs	r3, r0
 8009e1a:	005a      	lsls	r2, r3, #1
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	685b      	ldr	r3, [r3, #4]
 8009e20:	085b      	lsrs	r3, r3, #1
 8009e22:	18d2      	adds	r2, r2, r3
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	685b      	ldr	r3, [r3, #4]
 8009e28:	0019      	movs	r1, r3
 8009e2a:	0010      	movs	r0, r2
 8009e2c:	f7f6 f984 	bl	8000138 <__udivsi3>
 8009e30:	0003      	movs	r3, r0
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e36:	693b      	ldr	r3, [r7, #16]
 8009e38:	2b0f      	cmp	r3, #15
 8009e3a:	d91c      	bls.n	8009e76 <UART_SetConfig+0x24a>
 8009e3c:	693a      	ldr	r2, [r7, #16]
 8009e3e:	2380      	movs	r3, #128	; 0x80
 8009e40:	025b      	lsls	r3, r3, #9
 8009e42:	429a      	cmp	r2, r3
 8009e44:	d217      	bcs.n	8009e76 <UART_SetConfig+0x24a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	b29a      	uxth	r2, r3
 8009e4a:	200e      	movs	r0, #14
 8009e4c:	183b      	adds	r3, r7, r0
 8009e4e:	210f      	movs	r1, #15
 8009e50:	438a      	bics	r2, r1
 8009e52:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	085b      	lsrs	r3, r3, #1
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	2207      	movs	r2, #7
 8009e5c:	4013      	ands	r3, r2
 8009e5e:	b299      	uxth	r1, r3
 8009e60:	183b      	adds	r3, r7, r0
 8009e62:	183a      	adds	r2, r7, r0
 8009e64:	8812      	ldrh	r2, [r2, #0]
 8009e66:	430a      	orrs	r2, r1
 8009e68:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	183a      	adds	r2, r7, r0
 8009e70:	8812      	ldrh	r2, [r2, #0]
 8009e72:	60da      	str	r2, [r3, #12]
 8009e74:	e056      	b.n	8009f24 <UART_SetConfig+0x2f8>
      }
      else
      {
        ret = HAL_ERROR;
 8009e76:	231a      	movs	r3, #26
 8009e78:	18fb      	adds	r3, r7, r3
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	701a      	strb	r2, [r3, #0]
 8009e7e:	e051      	b.n	8009f24 <UART_SetConfig+0x2f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009e80:	231b      	movs	r3, #27
 8009e82:	18fb      	adds	r3, r7, r3
 8009e84:	781b      	ldrb	r3, [r3, #0]
 8009e86:	2b08      	cmp	r3, #8
 8009e88:	d015      	beq.n	8009eb6 <UART_SetConfig+0x28a>
 8009e8a:	dc18      	bgt.n	8009ebe <UART_SetConfig+0x292>
 8009e8c:	2b04      	cmp	r3, #4
 8009e8e:	d00d      	beq.n	8009eac <UART_SetConfig+0x280>
 8009e90:	dc15      	bgt.n	8009ebe <UART_SetConfig+0x292>
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d002      	beq.n	8009e9c <UART_SetConfig+0x270>
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d005      	beq.n	8009ea6 <UART_SetConfig+0x27a>
 8009e9a:	e010      	b.n	8009ebe <UART_SetConfig+0x292>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e9c:	f7fe fb0c 	bl	80084b8 <HAL_RCC_GetPCLK1Freq>
 8009ea0:	0003      	movs	r3, r0
 8009ea2:	617b      	str	r3, [r7, #20]
        break;
 8009ea4:	e012      	b.n	8009ecc <UART_SetConfig+0x2a0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ea6:	4b32      	ldr	r3, [pc, #200]	; (8009f70 <UART_SetConfig+0x344>)
 8009ea8:	617b      	str	r3, [r7, #20]
        break;
 8009eaa:	e00f      	b.n	8009ecc <UART_SetConfig+0x2a0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009eac:	f7fe fa78 	bl	80083a0 <HAL_RCC_GetSysClockFreq>
 8009eb0:	0003      	movs	r3, r0
 8009eb2:	617b      	str	r3, [r7, #20]
        break;
 8009eb4:	e00a      	b.n	8009ecc <UART_SetConfig+0x2a0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009eb6:	2380      	movs	r3, #128	; 0x80
 8009eb8:	021b      	lsls	r3, r3, #8
 8009eba:	617b      	str	r3, [r7, #20]
        break;
 8009ebc:	e006      	b.n	8009ecc <UART_SetConfig+0x2a0>
      default:
        pclk = 0U;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009ec2:	231a      	movs	r3, #26
 8009ec4:	18fb      	adds	r3, r7, r3
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	701a      	strb	r2, [r3, #0]
        break;
 8009eca:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d028      	beq.n	8009f24 <UART_SetConfig+0x2f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009ed6:	4b27      	ldr	r3, [pc, #156]	; (8009f74 <UART_SetConfig+0x348>)
 8009ed8:	0052      	lsls	r2, r2, #1
 8009eda:	5ad3      	ldrh	r3, [r2, r3]
 8009edc:	0019      	movs	r1, r3
 8009ede:	6978      	ldr	r0, [r7, #20]
 8009ee0:	f7f6 f92a 	bl	8000138 <__udivsi3>
 8009ee4:	0003      	movs	r3, r0
 8009ee6:	001a      	movs	r2, r3
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	085b      	lsrs	r3, r3, #1
 8009eee:	18d2      	adds	r2, r2, r3
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	0019      	movs	r1, r3
 8009ef6:	0010      	movs	r0, r2
 8009ef8:	f7f6 f91e 	bl	8000138 <__udivsi3>
 8009efc:	0003      	movs	r3, r0
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	2b0f      	cmp	r3, #15
 8009f06:	d909      	bls.n	8009f1c <UART_SetConfig+0x2f0>
 8009f08:	693a      	ldr	r2, [r7, #16]
 8009f0a:	2380      	movs	r3, #128	; 0x80
 8009f0c:	025b      	lsls	r3, r3, #9
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d204      	bcs.n	8009f1c <UART_SetConfig+0x2f0>
      {
        huart->Instance->BRR = usartdiv;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	693a      	ldr	r2, [r7, #16]
 8009f18:	60da      	str	r2, [r3, #12]
 8009f1a:	e003      	b.n	8009f24 <UART_SetConfig+0x2f8>
      }
      else
      {
        ret = HAL_ERROR;
 8009f1c:	231a      	movs	r3, #26
 8009f1e:	18fb      	adds	r3, r7, r3
 8009f20:	2201      	movs	r2, #1
 8009f22:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	226a      	movs	r2, #106	; 0x6a
 8009f28:	2101      	movs	r1, #1
 8009f2a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2268      	movs	r2, #104	; 0x68
 8009f30:	2101      	movs	r1, #1
 8009f32:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2200      	movs	r2, #0
 8009f38:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009f40:	231a      	movs	r3, #26
 8009f42:	18fb      	adds	r3, r7, r3
 8009f44:	781b      	ldrb	r3, [r3, #0]
}
 8009f46:	0018      	movs	r0, r3
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	b008      	add	sp, #32
 8009f4c:	bd80      	pop	{r7, pc}
 8009f4e:	46c0      	nop			; (mov r8, r8)
 8009f50:	cfff69f3 	.word	0xcfff69f3
 8009f54:	ffffcfff 	.word	0xffffcfff
 8009f58:	11fff4ff 	.word	0x11fff4ff
 8009f5c:	40013800 	.word	0x40013800
 8009f60:	40021000 	.word	0x40021000
 8009f64:	40004400 	.word	0x40004400
 8009f68:	40004800 	.word	0x40004800
 8009f6c:	40004c00 	.word	0x40004c00
 8009f70:	00f42400 	.word	0x00f42400
 8009f74:	0801004c 	.word	0x0801004c

08009f78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b082      	sub	sp, #8
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f84:	2201      	movs	r2, #1
 8009f86:	4013      	ands	r3, r2
 8009f88:	d00b      	beq.n	8009fa2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	4a4a      	ldr	r2, [pc, #296]	; (800a0bc <UART_AdvFeatureConfig+0x144>)
 8009f92:	4013      	ands	r3, r2
 8009f94:	0019      	movs	r1, r3
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	430a      	orrs	r2, r1
 8009fa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fa6:	2202      	movs	r2, #2
 8009fa8:	4013      	ands	r3, r2
 8009faa:	d00b      	beq.n	8009fc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	4a43      	ldr	r2, [pc, #268]	; (800a0c0 <UART_AdvFeatureConfig+0x148>)
 8009fb4:	4013      	ands	r3, r2
 8009fb6:	0019      	movs	r1, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	430a      	orrs	r2, r1
 8009fc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fc8:	2204      	movs	r2, #4
 8009fca:	4013      	ands	r3, r2
 8009fcc:	d00b      	beq.n	8009fe6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	4a3b      	ldr	r2, [pc, #236]	; (800a0c4 <UART_AdvFeatureConfig+0x14c>)
 8009fd6:	4013      	ands	r3, r2
 8009fd8:	0019      	movs	r1, r3
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	430a      	orrs	r2, r1
 8009fe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fea:	2208      	movs	r2, #8
 8009fec:	4013      	ands	r3, r2
 8009fee:	d00b      	beq.n	800a008 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	685b      	ldr	r3, [r3, #4]
 8009ff6:	4a34      	ldr	r2, [pc, #208]	; (800a0c8 <UART_AdvFeatureConfig+0x150>)
 8009ff8:	4013      	ands	r3, r2
 8009ffa:	0019      	movs	r1, r3
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	430a      	orrs	r2, r1
 800a006:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a00c:	2210      	movs	r2, #16
 800a00e:	4013      	ands	r3, r2
 800a010:	d00b      	beq.n	800a02a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	689b      	ldr	r3, [r3, #8]
 800a018:	4a2c      	ldr	r2, [pc, #176]	; (800a0cc <UART_AdvFeatureConfig+0x154>)
 800a01a:	4013      	ands	r3, r2
 800a01c:	0019      	movs	r1, r3
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	430a      	orrs	r2, r1
 800a028:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a02e:	2220      	movs	r2, #32
 800a030:	4013      	ands	r3, r2
 800a032:	d00b      	beq.n	800a04c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	4a25      	ldr	r2, [pc, #148]	; (800a0d0 <UART_AdvFeatureConfig+0x158>)
 800a03c:	4013      	ands	r3, r2
 800a03e:	0019      	movs	r1, r3
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	430a      	orrs	r2, r1
 800a04a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a050:	2240      	movs	r2, #64	; 0x40
 800a052:	4013      	ands	r3, r2
 800a054:	d01d      	beq.n	800a092 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	4a1d      	ldr	r2, [pc, #116]	; (800a0d4 <UART_AdvFeatureConfig+0x15c>)
 800a05e:	4013      	ands	r3, r2
 800a060:	0019      	movs	r1, r3
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	430a      	orrs	r2, r1
 800a06c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a072:	2380      	movs	r3, #128	; 0x80
 800a074:	035b      	lsls	r3, r3, #13
 800a076:	429a      	cmp	r2, r3
 800a078:	d10b      	bne.n	800a092 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	685b      	ldr	r3, [r3, #4]
 800a080:	4a15      	ldr	r2, [pc, #84]	; (800a0d8 <UART_AdvFeatureConfig+0x160>)
 800a082:	4013      	ands	r3, r2
 800a084:	0019      	movs	r1, r3
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	430a      	orrs	r2, r1
 800a090:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a096:	2280      	movs	r2, #128	; 0x80
 800a098:	4013      	ands	r3, r2
 800a09a:	d00b      	beq.n	800a0b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	4a0e      	ldr	r2, [pc, #56]	; (800a0dc <UART_AdvFeatureConfig+0x164>)
 800a0a4:	4013      	ands	r3, r2
 800a0a6:	0019      	movs	r1, r3
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	430a      	orrs	r2, r1
 800a0b2:	605a      	str	r2, [r3, #4]
  }
}
 800a0b4:	46c0      	nop			; (mov r8, r8)
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	b002      	add	sp, #8
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	fffdffff 	.word	0xfffdffff
 800a0c0:	fffeffff 	.word	0xfffeffff
 800a0c4:	fffbffff 	.word	0xfffbffff
 800a0c8:	ffff7fff 	.word	0xffff7fff
 800a0cc:	ffffefff 	.word	0xffffefff
 800a0d0:	ffffdfff 	.word	0xffffdfff
 800a0d4:	ffefffff 	.word	0xffefffff
 800a0d8:	ff9fffff 	.word	0xff9fffff
 800a0dc:	fff7ffff 	.word	0xfff7ffff

0800a0e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b086      	sub	sp, #24
 800a0e4:	af02      	add	r7, sp, #8
 800a0e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	228c      	movs	r2, #140	; 0x8c
 800a0ec:	2100      	movs	r1, #0
 800a0ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a0f0:	f7fd f944 	bl	800737c <HAL_GetTick>
 800a0f4:	0003      	movs	r3, r0
 800a0f6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	2208      	movs	r2, #8
 800a100:	4013      	ands	r3, r2
 800a102:	2b08      	cmp	r3, #8
 800a104:	d10c      	bne.n	800a120 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2280      	movs	r2, #128	; 0x80
 800a10a:	0391      	lsls	r1, r2, #14
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	4a18      	ldr	r2, [pc, #96]	; (800a170 <UART_CheckIdleState+0x90>)
 800a110:	9200      	str	r2, [sp, #0]
 800a112:	2200      	movs	r2, #0
 800a114:	f000 f82e 	bl	800a174 <UART_WaitOnFlagUntilTimeout>
 800a118:	1e03      	subs	r3, r0, #0
 800a11a:	d001      	beq.n	800a120 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a11c:	2303      	movs	r3, #3
 800a11e:	e023      	b.n	800a168 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	2204      	movs	r2, #4
 800a128:	4013      	ands	r3, r2
 800a12a:	2b04      	cmp	r3, #4
 800a12c:	d10c      	bne.n	800a148 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2280      	movs	r2, #128	; 0x80
 800a132:	03d1      	lsls	r1, r2, #15
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	4a0e      	ldr	r2, [pc, #56]	; (800a170 <UART_CheckIdleState+0x90>)
 800a138:	9200      	str	r2, [sp, #0]
 800a13a:	2200      	movs	r2, #0
 800a13c:	f000 f81a 	bl	800a174 <UART_WaitOnFlagUntilTimeout>
 800a140:	1e03      	subs	r3, r0, #0
 800a142:	d001      	beq.n	800a148 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a144:	2303      	movs	r3, #3
 800a146:	e00f      	b.n	800a168 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2284      	movs	r2, #132	; 0x84
 800a14c:	2120      	movs	r1, #32
 800a14e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2288      	movs	r2, #136	; 0x88
 800a154:	2120      	movs	r1, #32
 800a156:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2200      	movs	r2, #0
 800a15c:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	2280      	movs	r2, #128	; 0x80
 800a162:	2100      	movs	r1, #0
 800a164:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a166:	2300      	movs	r3, #0
}
 800a168:	0018      	movs	r0, r3
 800a16a:	46bd      	mov	sp, r7
 800a16c:	b004      	add	sp, #16
 800a16e:	bd80      	pop	{r7, pc}
 800a170:	01ffffff 	.word	0x01ffffff

0800a174 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b094      	sub	sp, #80	; 0x50
 800a178:	af00      	add	r7, sp, #0
 800a17a:	60f8      	str	r0, [r7, #12]
 800a17c:	60b9      	str	r1, [r7, #8]
 800a17e:	603b      	str	r3, [r7, #0]
 800a180:	1dfb      	adds	r3, r7, #7
 800a182:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a184:	e0a7      	b.n	800a2d6 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a186:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a188:	3301      	adds	r3, #1
 800a18a:	d100      	bne.n	800a18e <UART_WaitOnFlagUntilTimeout+0x1a>
 800a18c:	e0a3      	b.n	800a2d6 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a18e:	f7fd f8f5 	bl	800737c <HAL_GetTick>
 800a192:	0002      	movs	r2, r0
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	1ad3      	subs	r3, r2, r3
 800a198:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a19a:	429a      	cmp	r2, r3
 800a19c:	d302      	bcc.n	800a1a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800a19e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d13f      	bne.n	800a224 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1a4:	f3ef 8310 	mrs	r3, PRIMASK
 800a1a8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800a1aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a1ac:	647b      	str	r3, [r7, #68]	; 0x44
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1b4:	f383 8810 	msr	PRIMASK, r3
}
 800a1b8:	46c0      	nop			; (mov r8, r8)
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	681a      	ldr	r2, [r3, #0]
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	494e      	ldr	r1, [pc, #312]	; (800a300 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800a1c6:	400a      	ands	r2, r1
 800a1c8:	601a      	str	r2, [r3, #0]
 800a1ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1cc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1d0:	f383 8810 	msr	PRIMASK, r3
}
 800a1d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1d6:	f3ef 8310 	mrs	r3, PRIMASK
 800a1da:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800a1dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1de:	643b      	str	r3, [r7, #64]	; 0x40
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1e6:	f383 8810 	msr	PRIMASK, r3
}
 800a1ea:	46c0      	nop			; (mov r8, r8)
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	689a      	ldr	r2, [r3, #8]
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	2101      	movs	r1, #1
 800a1f8:	438a      	bics	r2, r1
 800a1fa:	609a      	str	r2, [r3, #8]
 800a1fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a200:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a202:	f383 8810 	msr	PRIMASK, r3
}
 800a206:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2284      	movs	r2, #132	; 0x84
 800a20c:	2120      	movs	r1, #32
 800a20e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	2288      	movs	r2, #136	; 0x88
 800a214:	2120      	movs	r1, #32
 800a216:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	2280      	movs	r2, #128	; 0x80
 800a21c:	2100      	movs	r1, #0
 800a21e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a220:	2303      	movs	r3, #3
 800a222:	e069      	b.n	800a2f8 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	2204      	movs	r2, #4
 800a22c:	4013      	ands	r3, r2
 800a22e:	d052      	beq.n	800a2d6 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	69da      	ldr	r2, [r3, #28]
 800a236:	2380      	movs	r3, #128	; 0x80
 800a238:	011b      	lsls	r3, r3, #4
 800a23a:	401a      	ands	r2, r3
 800a23c:	2380      	movs	r3, #128	; 0x80
 800a23e:	011b      	lsls	r3, r3, #4
 800a240:	429a      	cmp	r2, r3
 800a242:	d148      	bne.n	800a2d6 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	2280      	movs	r2, #128	; 0x80
 800a24a:	0112      	lsls	r2, r2, #4
 800a24c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a24e:	f3ef 8310 	mrs	r3, PRIMASK
 800a252:	613b      	str	r3, [r7, #16]
  return(result);
 800a254:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a256:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a258:	2301      	movs	r3, #1
 800a25a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	f383 8810 	msr	PRIMASK, r3
}
 800a262:	46c0      	nop			; (mov r8, r8)
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	681a      	ldr	r2, [r3, #0]
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	4924      	ldr	r1, [pc, #144]	; (800a300 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800a270:	400a      	ands	r2, r1
 800a272:	601a      	str	r2, [r3, #0]
 800a274:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a276:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a278:	69bb      	ldr	r3, [r7, #24]
 800a27a:	f383 8810 	msr	PRIMASK, r3
}
 800a27e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a280:	f3ef 8310 	mrs	r3, PRIMASK
 800a284:	61fb      	str	r3, [r7, #28]
  return(result);
 800a286:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a288:	64bb      	str	r3, [r7, #72]	; 0x48
 800a28a:	2301      	movs	r3, #1
 800a28c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a28e:	6a3b      	ldr	r3, [r7, #32]
 800a290:	f383 8810 	msr	PRIMASK, r3
}
 800a294:	46c0      	nop			; (mov r8, r8)
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	689a      	ldr	r2, [r3, #8]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	2101      	movs	r1, #1
 800a2a2:	438a      	bics	r2, r1
 800a2a4:	609a      	str	r2, [r3, #8]
 800a2a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a2a8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ac:	f383 8810 	msr	PRIMASK, r3
}
 800a2b0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	2284      	movs	r2, #132	; 0x84
 800a2b6:	2120      	movs	r1, #32
 800a2b8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2288      	movs	r2, #136	; 0x88
 800a2be:	2120      	movs	r1, #32
 800a2c0:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	228c      	movs	r2, #140	; 0x8c
 800a2c6:	2120      	movs	r1, #32
 800a2c8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2280      	movs	r2, #128	; 0x80
 800a2ce:	2100      	movs	r1, #0
 800a2d0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800a2d2:	2303      	movs	r3, #3
 800a2d4:	e010      	b.n	800a2f8 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	69db      	ldr	r3, [r3, #28]
 800a2dc:	68ba      	ldr	r2, [r7, #8]
 800a2de:	4013      	ands	r3, r2
 800a2e0:	68ba      	ldr	r2, [r7, #8]
 800a2e2:	1ad3      	subs	r3, r2, r3
 800a2e4:	425a      	negs	r2, r3
 800a2e6:	4153      	adcs	r3, r2
 800a2e8:	b2db      	uxtb	r3, r3
 800a2ea:	001a      	movs	r2, r3
 800a2ec:	1dfb      	adds	r3, r7, #7
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	429a      	cmp	r2, r3
 800a2f2:	d100      	bne.n	800a2f6 <UART_WaitOnFlagUntilTimeout+0x182>
 800a2f4:	e747      	b.n	800a186 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a2f6:	2300      	movs	r3, #0
}
 800a2f8:	0018      	movs	r0, r3
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	b014      	add	sp, #80	; 0x50
 800a2fe:	bd80      	pop	{r7, pc}
 800a300:	fffffe5f 	.word	0xfffffe5f

0800a304 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b084      	sub	sp, #16
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2280      	movs	r2, #128	; 0x80
 800a310:	5c9b      	ldrb	r3, [r3, r2]
 800a312:	2b01      	cmp	r3, #1
 800a314:	d101      	bne.n	800a31a <HAL_UARTEx_DisableFifoMode+0x16>
 800a316:	2302      	movs	r3, #2
 800a318:	e027      	b.n	800a36a <HAL_UARTEx_DisableFifoMode+0x66>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2280      	movs	r2, #128	; 0x80
 800a31e:	2101      	movs	r1, #1
 800a320:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2284      	movs	r2, #132	; 0x84
 800a326:	2124      	movs	r1, #36	; 0x24
 800a328:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	681a      	ldr	r2, [r3, #0]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	2101      	movs	r1, #1
 800a33e:	438a      	bics	r2, r1
 800a340:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	4a0b      	ldr	r2, [pc, #44]	; (800a374 <HAL_UARTEx_DisableFifoMode+0x70>)
 800a346:	4013      	ands	r3, r2
 800a348:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2200      	movs	r2, #0
 800a34e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	68fa      	ldr	r2, [r7, #12]
 800a356:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2284      	movs	r2, #132	; 0x84
 800a35c:	2120      	movs	r1, #32
 800a35e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2280      	movs	r2, #128	; 0x80
 800a364:	2100      	movs	r1, #0
 800a366:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	0018      	movs	r0, r3
 800a36c:	46bd      	mov	sp, r7
 800a36e:	b004      	add	sp, #16
 800a370:	bd80      	pop	{r7, pc}
 800a372:	46c0      	nop			; (mov r8, r8)
 800a374:	dfffffff 	.word	0xdfffffff

0800a378 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b084      	sub	sp, #16
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2280      	movs	r2, #128	; 0x80
 800a386:	5c9b      	ldrb	r3, [r3, r2]
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d101      	bne.n	800a390 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a38c:	2302      	movs	r3, #2
 800a38e:	e02e      	b.n	800a3ee <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2280      	movs	r2, #128	; 0x80
 800a394:	2101      	movs	r1, #1
 800a396:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2284      	movs	r2, #132	; 0x84
 800a39c:	2124      	movs	r1, #36	; 0x24
 800a39e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	681a      	ldr	r2, [r3, #0]
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	2101      	movs	r1, #1
 800a3b4:	438a      	bics	r2, r1
 800a3b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	689b      	ldr	r3, [r3, #8]
 800a3be:	00db      	lsls	r3, r3, #3
 800a3c0:	08d9      	lsrs	r1, r3, #3
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	683a      	ldr	r2, [r7, #0]
 800a3c8:	430a      	orrs	r2, r1
 800a3ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	0018      	movs	r0, r3
 800a3d0:	f000 f854 	bl	800a47c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	68fa      	ldr	r2, [r7, #12]
 800a3da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2284      	movs	r2, #132	; 0x84
 800a3e0:	2120      	movs	r1, #32
 800a3e2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2280      	movs	r2, #128	; 0x80
 800a3e8:	2100      	movs	r1, #0
 800a3ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a3ec:	2300      	movs	r3, #0
}
 800a3ee:	0018      	movs	r0, r3
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	b004      	add	sp, #16
 800a3f4:	bd80      	pop	{r7, pc}
	...

0800a3f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b084      	sub	sp, #16
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2280      	movs	r2, #128	; 0x80
 800a406:	5c9b      	ldrb	r3, [r3, r2]
 800a408:	2b01      	cmp	r3, #1
 800a40a:	d101      	bne.n	800a410 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a40c:	2302      	movs	r3, #2
 800a40e:	e02f      	b.n	800a470 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2280      	movs	r2, #128	; 0x80
 800a414:	2101      	movs	r1, #1
 800a416:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2284      	movs	r2, #132	; 0x84
 800a41c:	2124      	movs	r1, #36	; 0x24
 800a41e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	681a      	ldr	r2, [r3, #0]
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	2101      	movs	r1, #1
 800a434:	438a      	bics	r2, r1
 800a436:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	689b      	ldr	r3, [r3, #8]
 800a43e:	4a0e      	ldr	r2, [pc, #56]	; (800a478 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800a440:	4013      	ands	r3, r2
 800a442:	0019      	movs	r1, r3
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	683a      	ldr	r2, [r7, #0]
 800a44a:	430a      	orrs	r2, r1
 800a44c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	0018      	movs	r0, r3
 800a452:	f000 f813 	bl	800a47c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2284      	movs	r2, #132	; 0x84
 800a462:	2120      	movs	r1, #32
 800a464:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2280      	movs	r2, #128	; 0x80
 800a46a:	2100      	movs	r1, #0
 800a46c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a46e:	2300      	movs	r3, #0
}
 800a470:	0018      	movs	r0, r3
 800a472:	46bd      	mov	sp, r7
 800a474:	b004      	add	sp, #16
 800a476:	bd80      	pop	{r7, pc}
 800a478:	f1ffffff 	.word	0xf1ffffff

0800a47c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a47c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a47e:	b085      	sub	sp, #20
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d108      	bne.n	800a49e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	226a      	movs	r2, #106	; 0x6a
 800a490:	2101      	movs	r1, #1
 800a492:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2268      	movs	r2, #104	; 0x68
 800a498:	2101      	movs	r1, #1
 800a49a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a49c:	e043      	b.n	800a526 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a49e:	260f      	movs	r6, #15
 800a4a0:	19bb      	adds	r3, r7, r6
 800a4a2:	2208      	movs	r2, #8
 800a4a4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a4a6:	200e      	movs	r0, #14
 800a4a8:	183b      	adds	r3, r7, r0
 800a4aa:	2208      	movs	r2, #8
 800a4ac:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	0e5b      	lsrs	r3, r3, #25
 800a4b6:	b2da      	uxtb	r2, r3
 800a4b8:	240d      	movs	r4, #13
 800a4ba:	193b      	adds	r3, r7, r4
 800a4bc:	2107      	movs	r1, #7
 800a4be:	400a      	ands	r2, r1
 800a4c0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	0f5b      	lsrs	r3, r3, #29
 800a4ca:	b2da      	uxtb	r2, r3
 800a4cc:	250c      	movs	r5, #12
 800a4ce:	197b      	adds	r3, r7, r5
 800a4d0:	2107      	movs	r1, #7
 800a4d2:	400a      	ands	r2, r1
 800a4d4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a4d6:	183b      	adds	r3, r7, r0
 800a4d8:	781b      	ldrb	r3, [r3, #0]
 800a4da:	197a      	adds	r2, r7, r5
 800a4dc:	7812      	ldrb	r2, [r2, #0]
 800a4de:	4914      	ldr	r1, [pc, #80]	; (800a530 <UARTEx_SetNbDataToProcess+0xb4>)
 800a4e0:	5c8a      	ldrb	r2, [r1, r2]
 800a4e2:	435a      	muls	r2, r3
 800a4e4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800a4e6:	197b      	adds	r3, r7, r5
 800a4e8:	781b      	ldrb	r3, [r3, #0]
 800a4ea:	4a12      	ldr	r2, [pc, #72]	; (800a534 <UARTEx_SetNbDataToProcess+0xb8>)
 800a4ec:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a4ee:	0019      	movs	r1, r3
 800a4f0:	f7f5 feac 	bl	800024c <__divsi3>
 800a4f4:	0003      	movs	r3, r0
 800a4f6:	b299      	uxth	r1, r3
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	226a      	movs	r2, #106	; 0x6a
 800a4fc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a4fe:	19bb      	adds	r3, r7, r6
 800a500:	781b      	ldrb	r3, [r3, #0]
 800a502:	193a      	adds	r2, r7, r4
 800a504:	7812      	ldrb	r2, [r2, #0]
 800a506:	490a      	ldr	r1, [pc, #40]	; (800a530 <UARTEx_SetNbDataToProcess+0xb4>)
 800a508:	5c8a      	ldrb	r2, [r1, r2]
 800a50a:	435a      	muls	r2, r3
 800a50c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800a50e:	193b      	adds	r3, r7, r4
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	4a08      	ldr	r2, [pc, #32]	; (800a534 <UARTEx_SetNbDataToProcess+0xb8>)
 800a514:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a516:	0019      	movs	r1, r3
 800a518:	f7f5 fe98 	bl	800024c <__divsi3>
 800a51c:	0003      	movs	r3, r0
 800a51e:	b299      	uxth	r1, r3
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2268      	movs	r2, #104	; 0x68
 800a524:	5299      	strh	r1, [r3, r2]
}
 800a526:	46c0      	nop			; (mov r8, r8)
 800a528:	46bd      	mov	sp, r7
 800a52a:	b005      	add	sp, #20
 800a52c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a52e:	46c0      	nop			; (mov r8, r8)
 800a530:	08010064 	.word	0x08010064
 800a534:	0801006c 	.word	0x0801006c

0800a538 <__errno>:
 800a538:	4b01      	ldr	r3, [pc, #4]	; (800a540 <__errno+0x8>)
 800a53a:	6818      	ldr	r0, [r3, #0]
 800a53c:	4770      	bx	lr
 800a53e:	46c0      	nop			; (mov r8, r8)
 800a540:	20000010 	.word	0x20000010

0800a544 <__libc_init_array>:
 800a544:	b570      	push	{r4, r5, r6, lr}
 800a546:	2600      	movs	r6, #0
 800a548:	4d0c      	ldr	r5, [pc, #48]	; (800a57c <__libc_init_array+0x38>)
 800a54a:	4c0d      	ldr	r4, [pc, #52]	; (800a580 <__libc_init_array+0x3c>)
 800a54c:	1b64      	subs	r4, r4, r5
 800a54e:	10a4      	asrs	r4, r4, #2
 800a550:	42a6      	cmp	r6, r4
 800a552:	d109      	bne.n	800a568 <__libc_init_array+0x24>
 800a554:	2600      	movs	r6, #0
 800a556:	f005 fb2d 	bl	800fbb4 <_init>
 800a55a:	4d0a      	ldr	r5, [pc, #40]	; (800a584 <__libc_init_array+0x40>)
 800a55c:	4c0a      	ldr	r4, [pc, #40]	; (800a588 <__libc_init_array+0x44>)
 800a55e:	1b64      	subs	r4, r4, r5
 800a560:	10a4      	asrs	r4, r4, #2
 800a562:	42a6      	cmp	r6, r4
 800a564:	d105      	bne.n	800a572 <__libc_init_array+0x2e>
 800a566:	bd70      	pop	{r4, r5, r6, pc}
 800a568:	00b3      	lsls	r3, r6, #2
 800a56a:	58eb      	ldr	r3, [r5, r3]
 800a56c:	4798      	blx	r3
 800a56e:	3601      	adds	r6, #1
 800a570:	e7ee      	b.n	800a550 <__libc_init_array+0xc>
 800a572:	00b3      	lsls	r3, r6, #2
 800a574:	58eb      	ldr	r3, [r5, r3]
 800a576:	4798      	blx	r3
 800a578:	3601      	adds	r6, #1
 800a57a:	e7f2      	b.n	800a562 <__libc_init_array+0x1e>
 800a57c:	080106e0 	.word	0x080106e0
 800a580:	080106e0 	.word	0x080106e0
 800a584:	080106e0 	.word	0x080106e0
 800a588:	080106e4 	.word	0x080106e4

0800a58c <memset>:
 800a58c:	0003      	movs	r3, r0
 800a58e:	1882      	adds	r2, r0, r2
 800a590:	4293      	cmp	r3, r2
 800a592:	d100      	bne.n	800a596 <memset+0xa>
 800a594:	4770      	bx	lr
 800a596:	7019      	strb	r1, [r3, #0]
 800a598:	3301      	adds	r3, #1
 800a59a:	e7f9      	b.n	800a590 <memset+0x4>

0800a59c <__cvt>:
 800a59c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a59e:	001e      	movs	r6, r3
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	0014      	movs	r4, r2
 800a5a4:	b08b      	sub	sp, #44	; 0x2c
 800a5a6:	429e      	cmp	r6, r3
 800a5a8:	da04      	bge.n	800a5b4 <__cvt+0x18>
 800a5aa:	2180      	movs	r1, #128	; 0x80
 800a5ac:	0609      	lsls	r1, r1, #24
 800a5ae:	1873      	adds	r3, r6, r1
 800a5b0:	001e      	movs	r6, r3
 800a5b2:	232d      	movs	r3, #45	; 0x2d
 800a5b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a5b6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800a5b8:	7013      	strb	r3, [r2, #0]
 800a5ba:	2320      	movs	r3, #32
 800a5bc:	2203      	movs	r2, #3
 800a5be:	439f      	bics	r7, r3
 800a5c0:	2f46      	cmp	r7, #70	; 0x46
 800a5c2:	d007      	beq.n	800a5d4 <__cvt+0x38>
 800a5c4:	003b      	movs	r3, r7
 800a5c6:	3b45      	subs	r3, #69	; 0x45
 800a5c8:	4259      	negs	r1, r3
 800a5ca:	414b      	adcs	r3, r1
 800a5cc:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a5ce:	3a01      	subs	r2, #1
 800a5d0:	18cb      	adds	r3, r1, r3
 800a5d2:	9310      	str	r3, [sp, #64]	; 0x40
 800a5d4:	ab09      	add	r3, sp, #36	; 0x24
 800a5d6:	9304      	str	r3, [sp, #16]
 800a5d8:	ab08      	add	r3, sp, #32
 800a5da:	9303      	str	r3, [sp, #12]
 800a5dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5de:	9200      	str	r2, [sp, #0]
 800a5e0:	9302      	str	r3, [sp, #8]
 800a5e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5e4:	0022      	movs	r2, r4
 800a5e6:	9301      	str	r3, [sp, #4]
 800a5e8:	0033      	movs	r3, r6
 800a5ea:	f000 fcfd 	bl	800afe8 <_dtoa_r>
 800a5ee:	0005      	movs	r5, r0
 800a5f0:	2f47      	cmp	r7, #71	; 0x47
 800a5f2:	d102      	bne.n	800a5fa <__cvt+0x5e>
 800a5f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5f6:	07db      	lsls	r3, r3, #31
 800a5f8:	d528      	bpl.n	800a64c <__cvt+0xb0>
 800a5fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5fc:	18eb      	adds	r3, r5, r3
 800a5fe:	9307      	str	r3, [sp, #28]
 800a600:	2f46      	cmp	r7, #70	; 0x46
 800a602:	d114      	bne.n	800a62e <__cvt+0x92>
 800a604:	782b      	ldrb	r3, [r5, #0]
 800a606:	2b30      	cmp	r3, #48	; 0x30
 800a608:	d10c      	bne.n	800a624 <__cvt+0x88>
 800a60a:	2200      	movs	r2, #0
 800a60c:	2300      	movs	r3, #0
 800a60e:	0020      	movs	r0, r4
 800a610:	0031      	movs	r1, r6
 800a612:	f7f5 ff17 	bl	8000444 <__aeabi_dcmpeq>
 800a616:	2800      	cmp	r0, #0
 800a618:	d104      	bne.n	800a624 <__cvt+0x88>
 800a61a:	2301      	movs	r3, #1
 800a61c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a61e:	1a9b      	subs	r3, r3, r2
 800a620:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a622:	6013      	str	r3, [r2, #0]
 800a624:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a626:	9a07      	ldr	r2, [sp, #28]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	18d3      	adds	r3, r2, r3
 800a62c:	9307      	str	r3, [sp, #28]
 800a62e:	2200      	movs	r2, #0
 800a630:	2300      	movs	r3, #0
 800a632:	0020      	movs	r0, r4
 800a634:	0031      	movs	r1, r6
 800a636:	f7f5 ff05 	bl	8000444 <__aeabi_dcmpeq>
 800a63a:	2800      	cmp	r0, #0
 800a63c:	d001      	beq.n	800a642 <__cvt+0xa6>
 800a63e:	9b07      	ldr	r3, [sp, #28]
 800a640:	9309      	str	r3, [sp, #36]	; 0x24
 800a642:	2230      	movs	r2, #48	; 0x30
 800a644:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a646:	9907      	ldr	r1, [sp, #28]
 800a648:	428b      	cmp	r3, r1
 800a64a:	d306      	bcc.n	800a65a <__cvt+0xbe>
 800a64c:	0028      	movs	r0, r5
 800a64e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a650:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a652:	1b5b      	subs	r3, r3, r5
 800a654:	6013      	str	r3, [r2, #0]
 800a656:	b00b      	add	sp, #44	; 0x2c
 800a658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a65a:	1c59      	adds	r1, r3, #1
 800a65c:	9109      	str	r1, [sp, #36]	; 0x24
 800a65e:	701a      	strb	r2, [r3, #0]
 800a660:	e7f0      	b.n	800a644 <__cvt+0xa8>

0800a662 <__exponent>:
 800a662:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a664:	1c83      	adds	r3, r0, #2
 800a666:	b087      	sub	sp, #28
 800a668:	9303      	str	r3, [sp, #12]
 800a66a:	0005      	movs	r5, r0
 800a66c:	000c      	movs	r4, r1
 800a66e:	232b      	movs	r3, #43	; 0x2b
 800a670:	7002      	strb	r2, [r0, #0]
 800a672:	2900      	cmp	r1, #0
 800a674:	da01      	bge.n	800a67a <__exponent+0x18>
 800a676:	424c      	negs	r4, r1
 800a678:	3302      	adds	r3, #2
 800a67a:	706b      	strb	r3, [r5, #1]
 800a67c:	2c09      	cmp	r4, #9
 800a67e:	dd31      	ble.n	800a6e4 <__exponent+0x82>
 800a680:	270a      	movs	r7, #10
 800a682:	ab04      	add	r3, sp, #16
 800a684:	1dde      	adds	r6, r3, #7
 800a686:	0020      	movs	r0, r4
 800a688:	0039      	movs	r1, r7
 800a68a:	9601      	str	r6, [sp, #4]
 800a68c:	f7f5 fec4 	bl	8000418 <__aeabi_idivmod>
 800a690:	3e01      	subs	r6, #1
 800a692:	3130      	adds	r1, #48	; 0x30
 800a694:	0020      	movs	r0, r4
 800a696:	7031      	strb	r1, [r6, #0]
 800a698:	0039      	movs	r1, r7
 800a69a:	9402      	str	r4, [sp, #8]
 800a69c:	f7f5 fdd6 	bl	800024c <__divsi3>
 800a6a0:	9b02      	ldr	r3, [sp, #8]
 800a6a2:	0004      	movs	r4, r0
 800a6a4:	2b63      	cmp	r3, #99	; 0x63
 800a6a6:	dcee      	bgt.n	800a686 <__exponent+0x24>
 800a6a8:	9b01      	ldr	r3, [sp, #4]
 800a6aa:	3430      	adds	r4, #48	; 0x30
 800a6ac:	1e9a      	subs	r2, r3, #2
 800a6ae:	0013      	movs	r3, r2
 800a6b0:	9903      	ldr	r1, [sp, #12]
 800a6b2:	7014      	strb	r4, [r2, #0]
 800a6b4:	a804      	add	r0, sp, #16
 800a6b6:	3007      	adds	r0, #7
 800a6b8:	4298      	cmp	r0, r3
 800a6ba:	d80e      	bhi.n	800a6da <__exponent+0x78>
 800a6bc:	ab04      	add	r3, sp, #16
 800a6be:	3307      	adds	r3, #7
 800a6c0:	2000      	movs	r0, #0
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d804      	bhi.n	800a6d0 <__exponent+0x6e>
 800a6c6:	ab04      	add	r3, sp, #16
 800a6c8:	3009      	adds	r0, #9
 800a6ca:	18c0      	adds	r0, r0, r3
 800a6cc:	9b01      	ldr	r3, [sp, #4]
 800a6ce:	1ac0      	subs	r0, r0, r3
 800a6d0:	9b03      	ldr	r3, [sp, #12]
 800a6d2:	1818      	adds	r0, r3, r0
 800a6d4:	1b40      	subs	r0, r0, r5
 800a6d6:	b007      	add	sp, #28
 800a6d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6da:	7818      	ldrb	r0, [r3, #0]
 800a6dc:	3301      	adds	r3, #1
 800a6de:	7008      	strb	r0, [r1, #0]
 800a6e0:	3101      	adds	r1, #1
 800a6e2:	e7e7      	b.n	800a6b4 <__exponent+0x52>
 800a6e4:	2330      	movs	r3, #48	; 0x30
 800a6e6:	18e4      	adds	r4, r4, r3
 800a6e8:	70ab      	strb	r3, [r5, #2]
 800a6ea:	1d28      	adds	r0, r5, #4
 800a6ec:	70ec      	strb	r4, [r5, #3]
 800a6ee:	e7f1      	b.n	800a6d4 <__exponent+0x72>

0800a6f0 <_printf_float>:
 800a6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6f2:	b095      	sub	sp, #84	; 0x54
 800a6f4:	000c      	movs	r4, r1
 800a6f6:	9208      	str	r2, [sp, #32]
 800a6f8:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800a6fa:	9309      	str	r3, [sp, #36]	; 0x24
 800a6fc:	0007      	movs	r7, r0
 800a6fe:	f001 fa91 	bl	800bc24 <_localeconv_r>
 800a702:	6803      	ldr	r3, [r0, #0]
 800a704:	0018      	movs	r0, r3
 800a706:	930b      	str	r3, [sp, #44]	; 0x2c
 800a708:	f7f5 fcfa 	bl	8000100 <strlen>
 800a70c:	2300      	movs	r3, #0
 800a70e:	9312      	str	r3, [sp, #72]	; 0x48
 800a710:	7e23      	ldrb	r3, [r4, #24]
 800a712:	2207      	movs	r2, #7
 800a714:	001e      	movs	r6, r3
 800a716:	6823      	ldr	r3, [r4, #0]
 800a718:	900d      	str	r0, [sp, #52]	; 0x34
 800a71a:	930c      	str	r3, [sp, #48]	; 0x30
 800a71c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a71e:	682b      	ldr	r3, [r5, #0]
 800a720:	05c9      	lsls	r1, r1, #23
 800a722:	d547      	bpl.n	800a7b4 <_printf_float+0xc4>
 800a724:	189b      	adds	r3, r3, r2
 800a726:	4393      	bics	r3, r2
 800a728:	001a      	movs	r2, r3
 800a72a:	3208      	adds	r2, #8
 800a72c:	602a      	str	r2, [r5, #0]
 800a72e:	681a      	ldr	r2, [r3, #0]
 800a730:	685b      	ldr	r3, [r3, #4]
 800a732:	64a2      	str	r2, [r4, #72]	; 0x48
 800a734:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a736:	2201      	movs	r2, #1
 800a738:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a73a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800a73c:	930a      	str	r3, [sp, #40]	; 0x28
 800a73e:	006b      	lsls	r3, r5, #1
 800a740:	085b      	lsrs	r3, r3, #1
 800a742:	930e      	str	r3, [sp, #56]	; 0x38
 800a744:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a746:	4ba8      	ldr	r3, [pc, #672]	; (800a9e8 <_printf_float+0x2f8>)
 800a748:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a74a:	4252      	negs	r2, r2
 800a74c:	f7f8 fb16 	bl	8002d7c <__aeabi_dcmpun>
 800a750:	2800      	cmp	r0, #0
 800a752:	d131      	bne.n	800a7b8 <_printf_float+0xc8>
 800a754:	2201      	movs	r2, #1
 800a756:	4ba4      	ldr	r3, [pc, #656]	; (800a9e8 <_printf_float+0x2f8>)
 800a758:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a75a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a75c:	4252      	negs	r2, r2
 800a75e:	f7f5 fe81 	bl	8000464 <__aeabi_dcmple>
 800a762:	2800      	cmp	r0, #0
 800a764:	d128      	bne.n	800a7b8 <_printf_float+0xc8>
 800a766:	2200      	movs	r2, #0
 800a768:	2300      	movs	r3, #0
 800a76a:	0029      	movs	r1, r5
 800a76c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a76e:	f7f5 fe6f 	bl	8000450 <__aeabi_dcmplt>
 800a772:	2800      	cmp	r0, #0
 800a774:	d003      	beq.n	800a77e <_printf_float+0x8e>
 800a776:	0023      	movs	r3, r4
 800a778:	222d      	movs	r2, #45	; 0x2d
 800a77a:	3343      	adds	r3, #67	; 0x43
 800a77c:	701a      	strb	r2, [r3, #0]
 800a77e:	4d9b      	ldr	r5, [pc, #620]	; (800a9ec <_printf_float+0x2fc>)
 800a780:	2e47      	cmp	r6, #71	; 0x47
 800a782:	d900      	bls.n	800a786 <_printf_float+0x96>
 800a784:	4d9a      	ldr	r5, [pc, #616]	; (800a9f0 <_printf_float+0x300>)
 800a786:	2303      	movs	r3, #3
 800a788:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a78a:	6123      	str	r3, [r4, #16]
 800a78c:	3301      	adds	r3, #1
 800a78e:	439a      	bics	r2, r3
 800a790:	2300      	movs	r3, #0
 800a792:	6022      	str	r2, [r4, #0]
 800a794:	930a      	str	r3, [sp, #40]	; 0x28
 800a796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a798:	0021      	movs	r1, r4
 800a79a:	9300      	str	r3, [sp, #0]
 800a79c:	0038      	movs	r0, r7
 800a79e:	9b08      	ldr	r3, [sp, #32]
 800a7a0:	aa13      	add	r2, sp, #76	; 0x4c
 800a7a2:	f000 f9f3 	bl	800ab8c <_printf_common>
 800a7a6:	1c43      	adds	r3, r0, #1
 800a7a8:	d000      	beq.n	800a7ac <_printf_float+0xbc>
 800a7aa:	e09e      	b.n	800a8ea <_printf_float+0x1fa>
 800a7ac:	2001      	movs	r0, #1
 800a7ae:	4240      	negs	r0, r0
 800a7b0:	b015      	add	sp, #84	; 0x54
 800a7b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7b4:	3307      	adds	r3, #7
 800a7b6:	e7b6      	b.n	800a726 <_printf_float+0x36>
 800a7b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7ba:	002b      	movs	r3, r5
 800a7bc:	0010      	movs	r0, r2
 800a7be:	0029      	movs	r1, r5
 800a7c0:	f7f8 fadc 	bl	8002d7c <__aeabi_dcmpun>
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	d00a      	beq.n	800a7de <_printf_float+0xee>
 800a7c8:	2d00      	cmp	r5, #0
 800a7ca:	da03      	bge.n	800a7d4 <_printf_float+0xe4>
 800a7cc:	0023      	movs	r3, r4
 800a7ce:	222d      	movs	r2, #45	; 0x2d
 800a7d0:	3343      	adds	r3, #67	; 0x43
 800a7d2:	701a      	strb	r2, [r3, #0]
 800a7d4:	4d87      	ldr	r5, [pc, #540]	; (800a9f4 <_printf_float+0x304>)
 800a7d6:	2e47      	cmp	r6, #71	; 0x47
 800a7d8:	d9d5      	bls.n	800a786 <_printf_float+0x96>
 800a7da:	4d87      	ldr	r5, [pc, #540]	; (800a9f8 <_printf_float+0x308>)
 800a7dc:	e7d3      	b.n	800a786 <_printf_float+0x96>
 800a7de:	2220      	movs	r2, #32
 800a7e0:	0031      	movs	r1, r6
 800a7e2:	6863      	ldr	r3, [r4, #4]
 800a7e4:	4391      	bics	r1, r2
 800a7e6:	910e      	str	r1, [sp, #56]	; 0x38
 800a7e8:	1c5a      	adds	r2, r3, #1
 800a7ea:	d147      	bne.n	800a87c <_printf_float+0x18c>
 800a7ec:	3307      	adds	r3, #7
 800a7ee:	6063      	str	r3, [r4, #4]
 800a7f0:	2380      	movs	r3, #128	; 0x80
 800a7f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7f4:	00db      	lsls	r3, r3, #3
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	9206      	str	r2, [sp, #24]
 800a7fc:	aa12      	add	r2, sp, #72	; 0x48
 800a7fe:	9205      	str	r2, [sp, #20]
 800a800:	aa11      	add	r2, sp, #68	; 0x44
 800a802:	9203      	str	r2, [sp, #12]
 800a804:	2223      	movs	r2, #35	; 0x23
 800a806:	a908      	add	r1, sp, #32
 800a808:	6023      	str	r3, [r4, #0]
 800a80a:	9301      	str	r3, [sp, #4]
 800a80c:	6863      	ldr	r3, [r4, #4]
 800a80e:	1852      	adds	r2, r2, r1
 800a810:	9202      	str	r2, [sp, #8]
 800a812:	9300      	str	r3, [sp, #0]
 800a814:	0038      	movs	r0, r7
 800a816:	002b      	movs	r3, r5
 800a818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a81a:	9604      	str	r6, [sp, #16]
 800a81c:	f7ff febe 	bl	800a59c <__cvt>
 800a820:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a822:	0005      	movs	r5, r0
 800a824:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a826:	2b47      	cmp	r3, #71	; 0x47
 800a828:	d108      	bne.n	800a83c <_printf_float+0x14c>
 800a82a:	1ccb      	adds	r3, r1, #3
 800a82c:	db02      	blt.n	800a834 <_printf_float+0x144>
 800a82e:	6863      	ldr	r3, [r4, #4]
 800a830:	4299      	cmp	r1, r3
 800a832:	dd46      	ble.n	800a8c2 <_printf_float+0x1d2>
 800a834:	0033      	movs	r3, r6
 800a836:	3b02      	subs	r3, #2
 800a838:	b2db      	uxtb	r3, r3
 800a83a:	001e      	movs	r6, r3
 800a83c:	2e65      	cmp	r6, #101	; 0x65
 800a83e:	d824      	bhi.n	800a88a <_printf_float+0x19a>
 800a840:	0020      	movs	r0, r4
 800a842:	0032      	movs	r2, r6
 800a844:	3901      	subs	r1, #1
 800a846:	3050      	adds	r0, #80	; 0x50
 800a848:	9111      	str	r1, [sp, #68]	; 0x44
 800a84a:	f7ff ff0a 	bl	800a662 <__exponent>
 800a84e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a850:	900a      	str	r0, [sp, #40]	; 0x28
 800a852:	1813      	adds	r3, r2, r0
 800a854:	6123      	str	r3, [r4, #16]
 800a856:	2a01      	cmp	r2, #1
 800a858:	dc02      	bgt.n	800a860 <_printf_float+0x170>
 800a85a:	6822      	ldr	r2, [r4, #0]
 800a85c:	07d2      	lsls	r2, r2, #31
 800a85e:	d501      	bpl.n	800a864 <_printf_float+0x174>
 800a860:	3301      	adds	r3, #1
 800a862:	6123      	str	r3, [r4, #16]
 800a864:	2323      	movs	r3, #35	; 0x23
 800a866:	aa08      	add	r2, sp, #32
 800a868:	189b      	adds	r3, r3, r2
 800a86a:	781b      	ldrb	r3, [r3, #0]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d100      	bne.n	800a872 <_printf_float+0x182>
 800a870:	e791      	b.n	800a796 <_printf_float+0xa6>
 800a872:	0023      	movs	r3, r4
 800a874:	222d      	movs	r2, #45	; 0x2d
 800a876:	3343      	adds	r3, #67	; 0x43
 800a878:	701a      	strb	r2, [r3, #0]
 800a87a:	e78c      	b.n	800a796 <_printf_float+0xa6>
 800a87c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a87e:	2a47      	cmp	r2, #71	; 0x47
 800a880:	d1b6      	bne.n	800a7f0 <_printf_float+0x100>
 800a882:	2b00      	cmp	r3, #0
 800a884:	d1b4      	bne.n	800a7f0 <_printf_float+0x100>
 800a886:	3301      	adds	r3, #1
 800a888:	e7b1      	b.n	800a7ee <_printf_float+0xfe>
 800a88a:	2e66      	cmp	r6, #102	; 0x66
 800a88c:	d11b      	bne.n	800a8c6 <_printf_float+0x1d6>
 800a88e:	6863      	ldr	r3, [r4, #4]
 800a890:	2900      	cmp	r1, #0
 800a892:	dd0d      	ble.n	800a8b0 <_printf_float+0x1c0>
 800a894:	6121      	str	r1, [r4, #16]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d102      	bne.n	800a8a0 <_printf_float+0x1b0>
 800a89a:	6822      	ldr	r2, [r4, #0]
 800a89c:	07d2      	lsls	r2, r2, #31
 800a89e:	d502      	bpl.n	800a8a6 <_printf_float+0x1b6>
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	1859      	adds	r1, r3, r1
 800a8a4:	6121      	str	r1, [r4, #16]
 800a8a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8a8:	65a3      	str	r3, [r4, #88]	; 0x58
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	930a      	str	r3, [sp, #40]	; 0x28
 800a8ae:	e7d9      	b.n	800a864 <_printf_float+0x174>
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d103      	bne.n	800a8bc <_printf_float+0x1cc>
 800a8b4:	2201      	movs	r2, #1
 800a8b6:	6821      	ldr	r1, [r4, #0]
 800a8b8:	4211      	tst	r1, r2
 800a8ba:	d000      	beq.n	800a8be <_printf_float+0x1ce>
 800a8bc:	1c9a      	adds	r2, r3, #2
 800a8be:	6122      	str	r2, [r4, #16]
 800a8c0:	e7f1      	b.n	800a8a6 <_printf_float+0x1b6>
 800a8c2:	2367      	movs	r3, #103	; 0x67
 800a8c4:	001e      	movs	r6, r3
 800a8c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	db06      	blt.n	800a8dc <_printf_float+0x1ec>
 800a8ce:	6822      	ldr	r2, [r4, #0]
 800a8d0:	6123      	str	r3, [r4, #16]
 800a8d2:	07d2      	lsls	r2, r2, #31
 800a8d4:	d5e7      	bpl.n	800a8a6 <_printf_float+0x1b6>
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	6123      	str	r3, [r4, #16]
 800a8da:	e7e4      	b.n	800a8a6 <_printf_float+0x1b6>
 800a8dc:	2101      	movs	r1, #1
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	dc01      	bgt.n	800a8e6 <_printf_float+0x1f6>
 800a8e2:	1849      	adds	r1, r1, r1
 800a8e4:	1ac9      	subs	r1, r1, r3
 800a8e6:	1852      	adds	r2, r2, r1
 800a8e8:	e7e9      	b.n	800a8be <_printf_float+0x1ce>
 800a8ea:	6822      	ldr	r2, [r4, #0]
 800a8ec:	0553      	lsls	r3, r2, #21
 800a8ee:	d408      	bmi.n	800a902 <_printf_float+0x212>
 800a8f0:	6923      	ldr	r3, [r4, #16]
 800a8f2:	002a      	movs	r2, r5
 800a8f4:	0038      	movs	r0, r7
 800a8f6:	9908      	ldr	r1, [sp, #32]
 800a8f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a8fa:	47a8      	blx	r5
 800a8fc:	1c43      	adds	r3, r0, #1
 800a8fe:	d129      	bne.n	800a954 <_printf_float+0x264>
 800a900:	e754      	b.n	800a7ac <_printf_float+0xbc>
 800a902:	2e65      	cmp	r6, #101	; 0x65
 800a904:	d800      	bhi.n	800a908 <_printf_float+0x218>
 800a906:	e0ec      	b.n	800aae2 <_printf_float+0x3f2>
 800a908:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a90a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a90c:	2200      	movs	r2, #0
 800a90e:	2300      	movs	r3, #0
 800a910:	f7f5 fd98 	bl	8000444 <__aeabi_dcmpeq>
 800a914:	2800      	cmp	r0, #0
 800a916:	d034      	beq.n	800a982 <_printf_float+0x292>
 800a918:	2301      	movs	r3, #1
 800a91a:	0038      	movs	r0, r7
 800a91c:	4a37      	ldr	r2, [pc, #220]	; (800a9fc <_printf_float+0x30c>)
 800a91e:	9908      	ldr	r1, [sp, #32]
 800a920:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a922:	47a8      	blx	r5
 800a924:	1c43      	adds	r3, r0, #1
 800a926:	d100      	bne.n	800a92a <_printf_float+0x23a>
 800a928:	e740      	b.n	800a7ac <_printf_float+0xbc>
 800a92a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a92c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a92e:	4293      	cmp	r3, r2
 800a930:	db02      	blt.n	800a938 <_printf_float+0x248>
 800a932:	6823      	ldr	r3, [r4, #0]
 800a934:	07db      	lsls	r3, r3, #31
 800a936:	d50d      	bpl.n	800a954 <_printf_float+0x264>
 800a938:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a93a:	0038      	movs	r0, r7
 800a93c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a93e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a940:	9908      	ldr	r1, [sp, #32]
 800a942:	47a8      	blx	r5
 800a944:	2500      	movs	r5, #0
 800a946:	1c43      	adds	r3, r0, #1
 800a948:	d100      	bne.n	800a94c <_printf_float+0x25c>
 800a94a:	e72f      	b.n	800a7ac <_printf_float+0xbc>
 800a94c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a94e:	3b01      	subs	r3, #1
 800a950:	42ab      	cmp	r3, r5
 800a952:	dc0a      	bgt.n	800a96a <_printf_float+0x27a>
 800a954:	6823      	ldr	r3, [r4, #0]
 800a956:	079b      	lsls	r3, r3, #30
 800a958:	d500      	bpl.n	800a95c <_printf_float+0x26c>
 800a95a:	e114      	b.n	800ab86 <_printf_float+0x496>
 800a95c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a95e:	68e0      	ldr	r0, [r4, #12]
 800a960:	4298      	cmp	r0, r3
 800a962:	db00      	blt.n	800a966 <_printf_float+0x276>
 800a964:	e724      	b.n	800a7b0 <_printf_float+0xc0>
 800a966:	0018      	movs	r0, r3
 800a968:	e722      	b.n	800a7b0 <_printf_float+0xc0>
 800a96a:	0022      	movs	r2, r4
 800a96c:	2301      	movs	r3, #1
 800a96e:	0038      	movs	r0, r7
 800a970:	9908      	ldr	r1, [sp, #32]
 800a972:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a974:	321a      	adds	r2, #26
 800a976:	47b0      	blx	r6
 800a978:	1c43      	adds	r3, r0, #1
 800a97a:	d100      	bne.n	800a97e <_printf_float+0x28e>
 800a97c:	e716      	b.n	800a7ac <_printf_float+0xbc>
 800a97e:	3501      	adds	r5, #1
 800a980:	e7e4      	b.n	800a94c <_printf_float+0x25c>
 800a982:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a984:	2b00      	cmp	r3, #0
 800a986:	dc3b      	bgt.n	800aa00 <_printf_float+0x310>
 800a988:	2301      	movs	r3, #1
 800a98a:	0038      	movs	r0, r7
 800a98c:	4a1b      	ldr	r2, [pc, #108]	; (800a9fc <_printf_float+0x30c>)
 800a98e:	9908      	ldr	r1, [sp, #32]
 800a990:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a992:	47b0      	blx	r6
 800a994:	1c43      	adds	r3, r0, #1
 800a996:	d100      	bne.n	800a99a <_printf_float+0x2aa>
 800a998:	e708      	b.n	800a7ac <_printf_float+0xbc>
 800a99a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a99c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	d102      	bne.n	800a9a8 <_printf_float+0x2b8>
 800a9a2:	6823      	ldr	r3, [r4, #0]
 800a9a4:	07db      	lsls	r3, r3, #31
 800a9a6:	d5d5      	bpl.n	800a954 <_printf_float+0x264>
 800a9a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9aa:	0038      	movs	r0, r7
 800a9ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a9ae:	9908      	ldr	r1, [sp, #32]
 800a9b0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a9b2:	47b0      	blx	r6
 800a9b4:	1c43      	adds	r3, r0, #1
 800a9b6:	d100      	bne.n	800a9ba <_printf_float+0x2ca>
 800a9b8:	e6f8      	b.n	800a7ac <_printf_float+0xbc>
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	930a      	str	r3, [sp, #40]	; 0x28
 800a9be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a9c2:	425b      	negs	r3, r3
 800a9c4:	4293      	cmp	r3, r2
 800a9c6:	dc01      	bgt.n	800a9cc <_printf_float+0x2dc>
 800a9c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a9ca:	e792      	b.n	800a8f2 <_printf_float+0x202>
 800a9cc:	0022      	movs	r2, r4
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	0038      	movs	r0, r7
 800a9d2:	9908      	ldr	r1, [sp, #32]
 800a9d4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a9d6:	321a      	adds	r2, #26
 800a9d8:	47b0      	blx	r6
 800a9da:	1c43      	adds	r3, r0, #1
 800a9dc:	d100      	bne.n	800a9e0 <_printf_float+0x2f0>
 800a9de:	e6e5      	b.n	800a7ac <_printf_float+0xbc>
 800a9e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	e7ea      	b.n	800a9bc <_printf_float+0x2cc>
 800a9e6:	46c0      	nop			; (mov r8, r8)
 800a9e8:	7fefffff 	.word	0x7fefffff
 800a9ec:	08010078 	.word	0x08010078
 800a9f0:	0801007c 	.word	0x0801007c
 800a9f4:	08010080 	.word	0x08010080
 800a9f8:	08010084 	.word	0x08010084
 800a9fc:	08010088 	.word	0x08010088
 800aa00:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aa02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa04:	920a      	str	r2, [sp, #40]	; 0x28
 800aa06:	429a      	cmp	r2, r3
 800aa08:	dd00      	ble.n	800aa0c <_printf_float+0x31c>
 800aa0a:	930a      	str	r3, [sp, #40]	; 0x28
 800aa0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	dc3d      	bgt.n	800aa8e <_printf_float+0x39e>
 800aa12:	2300      	movs	r3, #0
 800aa14:	930e      	str	r3, [sp, #56]	; 0x38
 800aa16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa18:	43db      	mvns	r3, r3
 800aa1a:	17db      	asrs	r3, r3, #31
 800aa1c:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aa22:	930c      	str	r3, [sp, #48]	; 0x30
 800aa24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa26:	4013      	ands	r3, r2
 800aa28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aa2a:	1ad3      	subs	r3, r2, r3
 800aa2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	dc36      	bgt.n	800aaa0 <_printf_float+0x3b0>
 800aa32:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aa34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aa36:	4293      	cmp	r3, r2
 800aa38:	db40      	blt.n	800aabc <_printf_float+0x3cc>
 800aa3a:	6823      	ldr	r3, [r4, #0]
 800aa3c:	07db      	lsls	r3, r3, #31
 800aa3e:	d43d      	bmi.n	800aabc <_printf_float+0x3cc>
 800aa40:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aa42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa44:	9911      	ldr	r1, [sp, #68]	; 0x44
 800aa46:	1ad3      	subs	r3, r2, r3
 800aa48:	1a52      	subs	r2, r2, r1
 800aa4a:	920a      	str	r2, [sp, #40]	; 0x28
 800aa4c:	429a      	cmp	r2, r3
 800aa4e:	dd00      	ble.n	800aa52 <_printf_float+0x362>
 800aa50:	930a      	str	r3, [sp, #40]	; 0x28
 800aa52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	dc3a      	bgt.n	800aace <_printf_float+0x3de>
 800aa58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa5a:	2500      	movs	r5, #0
 800aa5c:	43db      	mvns	r3, r3
 800aa5e:	17db      	asrs	r3, r3, #31
 800aa60:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa62:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aa66:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa68:	1a9b      	subs	r3, r3, r2
 800aa6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa6c:	400a      	ands	r2, r1
 800aa6e:	1a9b      	subs	r3, r3, r2
 800aa70:	42ab      	cmp	r3, r5
 800aa72:	dc00      	bgt.n	800aa76 <_printf_float+0x386>
 800aa74:	e76e      	b.n	800a954 <_printf_float+0x264>
 800aa76:	0022      	movs	r2, r4
 800aa78:	2301      	movs	r3, #1
 800aa7a:	0038      	movs	r0, r7
 800aa7c:	9908      	ldr	r1, [sp, #32]
 800aa7e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800aa80:	321a      	adds	r2, #26
 800aa82:	47b0      	blx	r6
 800aa84:	1c43      	adds	r3, r0, #1
 800aa86:	d100      	bne.n	800aa8a <_printf_float+0x39a>
 800aa88:	e690      	b.n	800a7ac <_printf_float+0xbc>
 800aa8a:	3501      	adds	r5, #1
 800aa8c:	e7e9      	b.n	800aa62 <_printf_float+0x372>
 800aa8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa90:	002a      	movs	r2, r5
 800aa92:	0038      	movs	r0, r7
 800aa94:	9908      	ldr	r1, [sp, #32]
 800aa96:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800aa98:	47b0      	blx	r6
 800aa9a:	1c43      	adds	r3, r0, #1
 800aa9c:	d1b9      	bne.n	800aa12 <_printf_float+0x322>
 800aa9e:	e685      	b.n	800a7ac <_printf_float+0xbc>
 800aaa0:	0022      	movs	r2, r4
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	0038      	movs	r0, r7
 800aaa6:	9908      	ldr	r1, [sp, #32]
 800aaa8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800aaaa:	321a      	adds	r2, #26
 800aaac:	47b0      	blx	r6
 800aaae:	1c43      	adds	r3, r0, #1
 800aab0:	d100      	bne.n	800aab4 <_printf_float+0x3c4>
 800aab2:	e67b      	b.n	800a7ac <_printf_float+0xbc>
 800aab4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aab6:	3301      	adds	r3, #1
 800aab8:	930e      	str	r3, [sp, #56]	; 0x38
 800aaba:	e7b0      	b.n	800aa1e <_printf_float+0x32e>
 800aabc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aabe:	0038      	movs	r0, r7
 800aac0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aac2:	9908      	ldr	r1, [sp, #32]
 800aac4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800aac6:	47b0      	blx	r6
 800aac8:	1c43      	adds	r3, r0, #1
 800aaca:	d1b9      	bne.n	800aa40 <_printf_float+0x350>
 800aacc:	e66e      	b.n	800a7ac <_printf_float+0xbc>
 800aace:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aad0:	0038      	movs	r0, r7
 800aad2:	18ea      	adds	r2, r5, r3
 800aad4:	9908      	ldr	r1, [sp, #32]
 800aad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aad8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800aada:	47a8      	blx	r5
 800aadc:	1c43      	adds	r3, r0, #1
 800aade:	d1bb      	bne.n	800aa58 <_printf_float+0x368>
 800aae0:	e664      	b.n	800a7ac <_printf_float+0xbc>
 800aae2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aae4:	2b01      	cmp	r3, #1
 800aae6:	dc02      	bgt.n	800aaee <_printf_float+0x3fe>
 800aae8:	2301      	movs	r3, #1
 800aaea:	421a      	tst	r2, r3
 800aaec:	d038      	beq.n	800ab60 <_printf_float+0x470>
 800aaee:	2301      	movs	r3, #1
 800aaf0:	002a      	movs	r2, r5
 800aaf2:	0038      	movs	r0, r7
 800aaf4:	9908      	ldr	r1, [sp, #32]
 800aaf6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800aaf8:	47b0      	blx	r6
 800aafa:	1c43      	adds	r3, r0, #1
 800aafc:	d100      	bne.n	800ab00 <_printf_float+0x410>
 800aafe:	e655      	b.n	800a7ac <_printf_float+0xbc>
 800ab00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab02:	0038      	movs	r0, r7
 800ab04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab06:	9908      	ldr	r1, [sp, #32]
 800ab08:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ab0a:	47b0      	blx	r6
 800ab0c:	1c43      	adds	r3, r0, #1
 800ab0e:	d100      	bne.n	800ab12 <_printf_float+0x422>
 800ab10:	e64c      	b.n	800a7ac <_printf_float+0xbc>
 800ab12:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800ab14:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800ab16:	2200      	movs	r2, #0
 800ab18:	2300      	movs	r3, #0
 800ab1a:	f7f5 fc93 	bl	8000444 <__aeabi_dcmpeq>
 800ab1e:	2800      	cmp	r0, #0
 800ab20:	d11c      	bne.n	800ab5c <_printf_float+0x46c>
 800ab22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab24:	1c6a      	adds	r2, r5, #1
 800ab26:	3b01      	subs	r3, #1
 800ab28:	0038      	movs	r0, r7
 800ab2a:	9908      	ldr	r1, [sp, #32]
 800ab2c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ab2e:	47a8      	blx	r5
 800ab30:	1c43      	adds	r3, r0, #1
 800ab32:	d10f      	bne.n	800ab54 <_printf_float+0x464>
 800ab34:	e63a      	b.n	800a7ac <_printf_float+0xbc>
 800ab36:	0022      	movs	r2, r4
 800ab38:	2301      	movs	r3, #1
 800ab3a:	0038      	movs	r0, r7
 800ab3c:	9908      	ldr	r1, [sp, #32]
 800ab3e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ab40:	321a      	adds	r2, #26
 800ab42:	47b0      	blx	r6
 800ab44:	1c43      	adds	r3, r0, #1
 800ab46:	d100      	bne.n	800ab4a <_printf_float+0x45a>
 800ab48:	e630      	b.n	800a7ac <_printf_float+0xbc>
 800ab4a:	3501      	adds	r5, #1
 800ab4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab4e:	3b01      	subs	r3, #1
 800ab50:	42ab      	cmp	r3, r5
 800ab52:	dcf0      	bgt.n	800ab36 <_printf_float+0x446>
 800ab54:	0022      	movs	r2, r4
 800ab56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab58:	3250      	adds	r2, #80	; 0x50
 800ab5a:	e6cb      	b.n	800a8f4 <_printf_float+0x204>
 800ab5c:	2500      	movs	r5, #0
 800ab5e:	e7f5      	b.n	800ab4c <_printf_float+0x45c>
 800ab60:	002a      	movs	r2, r5
 800ab62:	e7e1      	b.n	800ab28 <_printf_float+0x438>
 800ab64:	0022      	movs	r2, r4
 800ab66:	2301      	movs	r3, #1
 800ab68:	0038      	movs	r0, r7
 800ab6a:	9908      	ldr	r1, [sp, #32]
 800ab6c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ab6e:	3219      	adds	r2, #25
 800ab70:	47b0      	blx	r6
 800ab72:	1c43      	adds	r3, r0, #1
 800ab74:	d100      	bne.n	800ab78 <_printf_float+0x488>
 800ab76:	e619      	b.n	800a7ac <_printf_float+0xbc>
 800ab78:	3501      	adds	r5, #1
 800ab7a:	68e3      	ldr	r3, [r4, #12]
 800ab7c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ab7e:	1a9b      	subs	r3, r3, r2
 800ab80:	42ab      	cmp	r3, r5
 800ab82:	dcef      	bgt.n	800ab64 <_printf_float+0x474>
 800ab84:	e6ea      	b.n	800a95c <_printf_float+0x26c>
 800ab86:	2500      	movs	r5, #0
 800ab88:	e7f7      	b.n	800ab7a <_printf_float+0x48a>
 800ab8a:	46c0      	nop			; (mov r8, r8)

0800ab8c <_printf_common>:
 800ab8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab8e:	0015      	movs	r5, r2
 800ab90:	9301      	str	r3, [sp, #4]
 800ab92:	688a      	ldr	r2, [r1, #8]
 800ab94:	690b      	ldr	r3, [r1, #16]
 800ab96:	000c      	movs	r4, r1
 800ab98:	9000      	str	r0, [sp, #0]
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	da00      	bge.n	800aba0 <_printf_common+0x14>
 800ab9e:	0013      	movs	r3, r2
 800aba0:	0022      	movs	r2, r4
 800aba2:	602b      	str	r3, [r5, #0]
 800aba4:	3243      	adds	r2, #67	; 0x43
 800aba6:	7812      	ldrb	r2, [r2, #0]
 800aba8:	2a00      	cmp	r2, #0
 800abaa:	d001      	beq.n	800abb0 <_printf_common+0x24>
 800abac:	3301      	adds	r3, #1
 800abae:	602b      	str	r3, [r5, #0]
 800abb0:	6823      	ldr	r3, [r4, #0]
 800abb2:	069b      	lsls	r3, r3, #26
 800abb4:	d502      	bpl.n	800abbc <_printf_common+0x30>
 800abb6:	682b      	ldr	r3, [r5, #0]
 800abb8:	3302      	adds	r3, #2
 800abba:	602b      	str	r3, [r5, #0]
 800abbc:	6822      	ldr	r2, [r4, #0]
 800abbe:	2306      	movs	r3, #6
 800abc0:	0017      	movs	r7, r2
 800abc2:	401f      	ands	r7, r3
 800abc4:	421a      	tst	r2, r3
 800abc6:	d027      	beq.n	800ac18 <_printf_common+0x8c>
 800abc8:	0023      	movs	r3, r4
 800abca:	3343      	adds	r3, #67	; 0x43
 800abcc:	781b      	ldrb	r3, [r3, #0]
 800abce:	1e5a      	subs	r2, r3, #1
 800abd0:	4193      	sbcs	r3, r2
 800abd2:	6822      	ldr	r2, [r4, #0]
 800abd4:	0692      	lsls	r2, r2, #26
 800abd6:	d430      	bmi.n	800ac3a <_printf_common+0xae>
 800abd8:	0022      	movs	r2, r4
 800abda:	9901      	ldr	r1, [sp, #4]
 800abdc:	9800      	ldr	r0, [sp, #0]
 800abde:	9e08      	ldr	r6, [sp, #32]
 800abe0:	3243      	adds	r2, #67	; 0x43
 800abe2:	47b0      	blx	r6
 800abe4:	1c43      	adds	r3, r0, #1
 800abe6:	d025      	beq.n	800ac34 <_printf_common+0xa8>
 800abe8:	2306      	movs	r3, #6
 800abea:	6820      	ldr	r0, [r4, #0]
 800abec:	682a      	ldr	r2, [r5, #0]
 800abee:	68e1      	ldr	r1, [r4, #12]
 800abf0:	2500      	movs	r5, #0
 800abf2:	4003      	ands	r3, r0
 800abf4:	2b04      	cmp	r3, #4
 800abf6:	d103      	bne.n	800ac00 <_printf_common+0x74>
 800abf8:	1a8d      	subs	r5, r1, r2
 800abfa:	43eb      	mvns	r3, r5
 800abfc:	17db      	asrs	r3, r3, #31
 800abfe:	401d      	ands	r5, r3
 800ac00:	68a3      	ldr	r3, [r4, #8]
 800ac02:	6922      	ldr	r2, [r4, #16]
 800ac04:	4293      	cmp	r3, r2
 800ac06:	dd01      	ble.n	800ac0c <_printf_common+0x80>
 800ac08:	1a9b      	subs	r3, r3, r2
 800ac0a:	18ed      	adds	r5, r5, r3
 800ac0c:	2700      	movs	r7, #0
 800ac0e:	42bd      	cmp	r5, r7
 800ac10:	d120      	bne.n	800ac54 <_printf_common+0xc8>
 800ac12:	2000      	movs	r0, #0
 800ac14:	e010      	b.n	800ac38 <_printf_common+0xac>
 800ac16:	3701      	adds	r7, #1
 800ac18:	68e3      	ldr	r3, [r4, #12]
 800ac1a:	682a      	ldr	r2, [r5, #0]
 800ac1c:	1a9b      	subs	r3, r3, r2
 800ac1e:	42bb      	cmp	r3, r7
 800ac20:	ddd2      	ble.n	800abc8 <_printf_common+0x3c>
 800ac22:	0022      	movs	r2, r4
 800ac24:	2301      	movs	r3, #1
 800ac26:	9901      	ldr	r1, [sp, #4]
 800ac28:	9800      	ldr	r0, [sp, #0]
 800ac2a:	9e08      	ldr	r6, [sp, #32]
 800ac2c:	3219      	adds	r2, #25
 800ac2e:	47b0      	blx	r6
 800ac30:	1c43      	adds	r3, r0, #1
 800ac32:	d1f0      	bne.n	800ac16 <_printf_common+0x8a>
 800ac34:	2001      	movs	r0, #1
 800ac36:	4240      	negs	r0, r0
 800ac38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ac3a:	2030      	movs	r0, #48	; 0x30
 800ac3c:	18e1      	adds	r1, r4, r3
 800ac3e:	3143      	adds	r1, #67	; 0x43
 800ac40:	7008      	strb	r0, [r1, #0]
 800ac42:	0021      	movs	r1, r4
 800ac44:	1c5a      	adds	r2, r3, #1
 800ac46:	3145      	adds	r1, #69	; 0x45
 800ac48:	7809      	ldrb	r1, [r1, #0]
 800ac4a:	18a2      	adds	r2, r4, r2
 800ac4c:	3243      	adds	r2, #67	; 0x43
 800ac4e:	3302      	adds	r3, #2
 800ac50:	7011      	strb	r1, [r2, #0]
 800ac52:	e7c1      	b.n	800abd8 <_printf_common+0x4c>
 800ac54:	0022      	movs	r2, r4
 800ac56:	2301      	movs	r3, #1
 800ac58:	9901      	ldr	r1, [sp, #4]
 800ac5a:	9800      	ldr	r0, [sp, #0]
 800ac5c:	9e08      	ldr	r6, [sp, #32]
 800ac5e:	321a      	adds	r2, #26
 800ac60:	47b0      	blx	r6
 800ac62:	1c43      	adds	r3, r0, #1
 800ac64:	d0e6      	beq.n	800ac34 <_printf_common+0xa8>
 800ac66:	3701      	adds	r7, #1
 800ac68:	e7d1      	b.n	800ac0e <_printf_common+0x82>
	...

0800ac6c <_printf_i>:
 800ac6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac6e:	b08b      	sub	sp, #44	; 0x2c
 800ac70:	9206      	str	r2, [sp, #24]
 800ac72:	000a      	movs	r2, r1
 800ac74:	3243      	adds	r2, #67	; 0x43
 800ac76:	9307      	str	r3, [sp, #28]
 800ac78:	9005      	str	r0, [sp, #20]
 800ac7a:	9204      	str	r2, [sp, #16]
 800ac7c:	7e0a      	ldrb	r2, [r1, #24]
 800ac7e:	000c      	movs	r4, r1
 800ac80:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac82:	2a78      	cmp	r2, #120	; 0x78
 800ac84:	d806      	bhi.n	800ac94 <_printf_i+0x28>
 800ac86:	2a62      	cmp	r2, #98	; 0x62
 800ac88:	d808      	bhi.n	800ac9c <_printf_i+0x30>
 800ac8a:	2a00      	cmp	r2, #0
 800ac8c:	d100      	bne.n	800ac90 <_printf_i+0x24>
 800ac8e:	e0c0      	b.n	800ae12 <_printf_i+0x1a6>
 800ac90:	2a58      	cmp	r2, #88	; 0x58
 800ac92:	d052      	beq.n	800ad3a <_printf_i+0xce>
 800ac94:	0026      	movs	r6, r4
 800ac96:	3642      	adds	r6, #66	; 0x42
 800ac98:	7032      	strb	r2, [r6, #0]
 800ac9a:	e022      	b.n	800ace2 <_printf_i+0x76>
 800ac9c:	0010      	movs	r0, r2
 800ac9e:	3863      	subs	r0, #99	; 0x63
 800aca0:	2815      	cmp	r0, #21
 800aca2:	d8f7      	bhi.n	800ac94 <_printf_i+0x28>
 800aca4:	f7f5 fa3e 	bl	8000124 <__gnu_thumb1_case_shi>
 800aca8:	001f0016 	.word	0x001f0016
 800acac:	fff6fff6 	.word	0xfff6fff6
 800acb0:	fff6fff6 	.word	0xfff6fff6
 800acb4:	fff6001f 	.word	0xfff6001f
 800acb8:	fff6fff6 	.word	0xfff6fff6
 800acbc:	00a8fff6 	.word	0x00a8fff6
 800acc0:	009a0036 	.word	0x009a0036
 800acc4:	fff6fff6 	.word	0xfff6fff6
 800acc8:	fff600b9 	.word	0xfff600b9
 800accc:	fff60036 	.word	0xfff60036
 800acd0:	009efff6 	.word	0x009efff6
 800acd4:	0026      	movs	r6, r4
 800acd6:	681a      	ldr	r2, [r3, #0]
 800acd8:	3642      	adds	r6, #66	; 0x42
 800acda:	1d11      	adds	r1, r2, #4
 800acdc:	6019      	str	r1, [r3, #0]
 800acde:	6813      	ldr	r3, [r2, #0]
 800ace0:	7033      	strb	r3, [r6, #0]
 800ace2:	2301      	movs	r3, #1
 800ace4:	e0a7      	b.n	800ae36 <_printf_i+0x1ca>
 800ace6:	6808      	ldr	r0, [r1, #0]
 800ace8:	6819      	ldr	r1, [r3, #0]
 800acea:	1d0a      	adds	r2, r1, #4
 800acec:	0605      	lsls	r5, r0, #24
 800acee:	d50b      	bpl.n	800ad08 <_printf_i+0x9c>
 800acf0:	680d      	ldr	r5, [r1, #0]
 800acf2:	601a      	str	r2, [r3, #0]
 800acf4:	2d00      	cmp	r5, #0
 800acf6:	da03      	bge.n	800ad00 <_printf_i+0x94>
 800acf8:	232d      	movs	r3, #45	; 0x2d
 800acfa:	9a04      	ldr	r2, [sp, #16]
 800acfc:	426d      	negs	r5, r5
 800acfe:	7013      	strb	r3, [r2, #0]
 800ad00:	4b61      	ldr	r3, [pc, #388]	; (800ae88 <_printf_i+0x21c>)
 800ad02:	270a      	movs	r7, #10
 800ad04:	9303      	str	r3, [sp, #12]
 800ad06:	e032      	b.n	800ad6e <_printf_i+0x102>
 800ad08:	680d      	ldr	r5, [r1, #0]
 800ad0a:	601a      	str	r2, [r3, #0]
 800ad0c:	0641      	lsls	r1, r0, #25
 800ad0e:	d5f1      	bpl.n	800acf4 <_printf_i+0x88>
 800ad10:	b22d      	sxth	r5, r5
 800ad12:	e7ef      	b.n	800acf4 <_printf_i+0x88>
 800ad14:	680d      	ldr	r5, [r1, #0]
 800ad16:	6819      	ldr	r1, [r3, #0]
 800ad18:	1d08      	adds	r0, r1, #4
 800ad1a:	6018      	str	r0, [r3, #0]
 800ad1c:	062e      	lsls	r6, r5, #24
 800ad1e:	d501      	bpl.n	800ad24 <_printf_i+0xb8>
 800ad20:	680d      	ldr	r5, [r1, #0]
 800ad22:	e003      	b.n	800ad2c <_printf_i+0xc0>
 800ad24:	066d      	lsls	r5, r5, #25
 800ad26:	d5fb      	bpl.n	800ad20 <_printf_i+0xb4>
 800ad28:	680d      	ldr	r5, [r1, #0]
 800ad2a:	b2ad      	uxth	r5, r5
 800ad2c:	4b56      	ldr	r3, [pc, #344]	; (800ae88 <_printf_i+0x21c>)
 800ad2e:	270a      	movs	r7, #10
 800ad30:	9303      	str	r3, [sp, #12]
 800ad32:	2a6f      	cmp	r2, #111	; 0x6f
 800ad34:	d117      	bne.n	800ad66 <_printf_i+0xfa>
 800ad36:	2708      	movs	r7, #8
 800ad38:	e015      	b.n	800ad66 <_printf_i+0xfa>
 800ad3a:	3145      	adds	r1, #69	; 0x45
 800ad3c:	700a      	strb	r2, [r1, #0]
 800ad3e:	4a52      	ldr	r2, [pc, #328]	; (800ae88 <_printf_i+0x21c>)
 800ad40:	9203      	str	r2, [sp, #12]
 800ad42:	681a      	ldr	r2, [r3, #0]
 800ad44:	6821      	ldr	r1, [r4, #0]
 800ad46:	ca20      	ldmia	r2!, {r5}
 800ad48:	601a      	str	r2, [r3, #0]
 800ad4a:	0608      	lsls	r0, r1, #24
 800ad4c:	d550      	bpl.n	800adf0 <_printf_i+0x184>
 800ad4e:	07cb      	lsls	r3, r1, #31
 800ad50:	d502      	bpl.n	800ad58 <_printf_i+0xec>
 800ad52:	2320      	movs	r3, #32
 800ad54:	4319      	orrs	r1, r3
 800ad56:	6021      	str	r1, [r4, #0]
 800ad58:	2710      	movs	r7, #16
 800ad5a:	2d00      	cmp	r5, #0
 800ad5c:	d103      	bne.n	800ad66 <_printf_i+0xfa>
 800ad5e:	2320      	movs	r3, #32
 800ad60:	6822      	ldr	r2, [r4, #0]
 800ad62:	439a      	bics	r2, r3
 800ad64:	6022      	str	r2, [r4, #0]
 800ad66:	0023      	movs	r3, r4
 800ad68:	2200      	movs	r2, #0
 800ad6a:	3343      	adds	r3, #67	; 0x43
 800ad6c:	701a      	strb	r2, [r3, #0]
 800ad6e:	6863      	ldr	r3, [r4, #4]
 800ad70:	60a3      	str	r3, [r4, #8]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	db03      	blt.n	800ad7e <_printf_i+0x112>
 800ad76:	2204      	movs	r2, #4
 800ad78:	6821      	ldr	r1, [r4, #0]
 800ad7a:	4391      	bics	r1, r2
 800ad7c:	6021      	str	r1, [r4, #0]
 800ad7e:	2d00      	cmp	r5, #0
 800ad80:	d102      	bne.n	800ad88 <_printf_i+0x11c>
 800ad82:	9e04      	ldr	r6, [sp, #16]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d00c      	beq.n	800ada2 <_printf_i+0x136>
 800ad88:	9e04      	ldr	r6, [sp, #16]
 800ad8a:	0028      	movs	r0, r5
 800ad8c:	0039      	movs	r1, r7
 800ad8e:	f7f5 fa59 	bl	8000244 <__aeabi_uidivmod>
 800ad92:	9b03      	ldr	r3, [sp, #12]
 800ad94:	3e01      	subs	r6, #1
 800ad96:	5c5b      	ldrb	r3, [r3, r1]
 800ad98:	7033      	strb	r3, [r6, #0]
 800ad9a:	002b      	movs	r3, r5
 800ad9c:	0005      	movs	r5, r0
 800ad9e:	429f      	cmp	r7, r3
 800ada0:	d9f3      	bls.n	800ad8a <_printf_i+0x11e>
 800ada2:	2f08      	cmp	r7, #8
 800ada4:	d109      	bne.n	800adba <_printf_i+0x14e>
 800ada6:	6823      	ldr	r3, [r4, #0]
 800ada8:	07db      	lsls	r3, r3, #31
 800adaa:	d506      	bpl.n	800adba <_printf_i+0x14e>
 800adac:	6863      	ldr	r3, [r4, #4]
 800adae:	6922      	ldr	r2, [r4, #16]
 800adb0:	4293      	cmp	r3, r2
 800adb2:	dc02      	bgt.n	800adba <_printf_i+0x14e>
 800adb4:	2330      	movs	r3, #48	; 0x30
 800adb6:	3e01      	subs	r6, #1
 800adb8:	7033      	strb	r3, [r6, #0]
 800adba:	9b04      	ldr	r3, [sp, #16]
 800adbc:	1b9b      	subs	r3, r3, r6
 800adbe:	6123      	str	r3, [r4, #16]
 800adc0:	9b07      	ldr	r3, [sp, #28]
 800adc2:	0021      	movs	r1, r4
 800adc4:	9300      	str	r3, [sp, #0]
 800adc6:	9805      	ldr	r0, [sp, #20]
 800adc8:	9b06      	ldr	r3, [sp, #24]
 800adca:	aa09      	add	r2, sp, #36	; 0x24
 800adcc:	f7ff fede 	bl	800ab8c <_printf_common>
 800add0:	1c43      	adds	r3, r0, #1
 800add2:	d135      	bne.n	800ae40 <_printf_i+0x1d4>
 800add4:	2001      	movs	r0, #1
 800add6:	4240      	negs	r0, r0
 800add8:	b00b      	add	sp, #44	; 0x2c
 800adda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800addc:	2220      	movs	r2, #32
 800adde:	6809      	ldr	r1, [r1, #0]
 800ade0:	430a      	orrs	r2, r1
 800ade2:	6022      	str	r2, [r4, #0]
 800ade4:	0022      	movs	r2, r4
 800ade6:	2178      	movs	r1, #120	; 0x78
 800ade8:	3245      	adds	r2, #69	; 0x45
 800adea:	7011      	strb	r1, [r2, #0]
 800adec:	4a27      	ldr	r2, [pc, #156]	; (800ae8c <_printf_i+0x220>)
 800adee:	e7a7      	b.n	800ad40 <_printf_i+0xd4>
 800adf0:	0648      	lsls	r0, r1, #25
 800adf2:	d5ac      	bpl.n	800ad4e <_printf_i+0xe2>
 800adf4:	b2ad      	uxth	r5, r5
 800adf6:	e7aa      	b.n	800ad4e <_printf_i+0xe2>
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	680d      	ldr	r5, [r1, #0]
 800adfc:	1d10      	adds	r0, r2, #4
 800adfe:	6949      	ldr	r1, [r1, #20]
 800ae00:	6018      	str	r0, [r3, #0]
 800ae02:	6813      	ldr	r3, [r2, #0]
 800ae04:	062e      	lsls	r6, r5, #24
 800ae06:	d501      	bpl.n	800ae0c <_printf_i+0x1a0>
 800ae08:	6019      	str	r1, [r3, #0]
 800ae0a:	e002      	b.n	800ae12 <_printf_i+0x1a6>
 800ae0c:	066d      	lsls	r5, r5, #25
 800ae0e:	d5fb      	bpl.n	800ae08 <_printf_i+0x19c>
 800ae10:	8019      	strh	r1, [r3, #0]
 800ae12:	2300      	movs	r3, #0
 800ae14:	9e04      	ldr	r6, [sp, #16]
 800ae16:	6123      	str	r3, [r4, #16]
 800ae18:	e7d2      	b.n	800adc0 <_printf_i+0x154>
 800ae1a:	681a      	ldr	r2, [r3, #0]
 800ae1c:	1d11      	adds	r1, r2, #4
 800ae1e:	6019      	str	r1, [r3, #0]
 800ae20:	6816      	ldr	r6, [r2, #0]
 800ae22:	2100      	movs	r1, #0
 800ae24:	0030      	movs	r0, r6
 800ae26:	6862      	ldr	r2, [r4, #4]
 800ae28:	f000 ff0a 	bl	800bc40 <memchr>
 800ae2c:	2800      	cmp	r0, #0
 800ae2e:	d001      	beq.n	800ae34 <_printf_i+0x1c8>
 800ae30:	1b80      	subs	r0, r0, r6
 800ae32:	6060      	str	r0, [r4, #4]
 800ae34:	6863      	ldr	r3, [r4, #4]
 800ae36:	6123      	str	r3, [r4, #16]
 800ae38:	2300      	movs	r3, #0
 800ae3a:	9a04      	ldr	r2, [sp, #16]
 800ae3c:	7013      	strb	r3, [r2, #0]
 800ae3e:	e7bf      	b.n	800adc0 <_printf_i+0x154>
 800ae40:	6923      	ldr	r3, [r4, #16]
 800ae42:	0032      	movs	r2, r6
 800ae44:	9906      	ldr	r1, [sp, #24]
 800ae46:	9805      	ldr	r0, [sp, #20]
 800ae48:	9d07      	ldr	r5, [sp, #28]
 800ae4a:	47a8      	blx	r5
 800ae4c:	1c43      	adds	r3, r0, #1
 800ae4e:	d0c1      	beq.n	800add4 <_printf_i+0x168>
 800ae50:	6823      	ldr	r3, [r4, #0]
 800ae52:	079b      	lsls	r3, r3, #30
 800ae54:	d415      	bmi.n	800ae82 <_printf_i+0x216>
 800ae56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae58:	68e0      	ldr	r0, [r4, #12]
 800ae5a:	4298      	cmp	r0, r3
 800ae5c:	dabc      	bge.n	800add8 <_printf_i+0x16c>
 800ae5e:	0018      	movs	r0, r3
 800ae60:	e7ba      	b.n	800add8 <_printf_i+0x16c>
 800ae62:	0022      	movs	r2, r4
 800ae64:	2301      	movs	r3, #1
 800ae66:	9906      	ldr	r1, [sp, #24]
 800ae68:	9805      	ldr	r0, [sp, #20]
 800ae6a:	9e07      	ldr	r6, [sp, #28]
 800ae6c:	3219      	adds	r2, #25
 800ae6e:	47b0      	blx	r6
 800ae70:	1c43      	adds	r3, r0, #1
 800ae72:	d0af      	beq.n	800add4 <_printf_i+0x168>
 800ae74:	3501      	adds	r5, #1
 800ae76:	68e3      	ldr	r3, [r4, #12]
 800ae78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae7a:	1a9b      	subs	r3, r3, r2
 800ae7c:	42ab      	cmp	r3, r5
 800ae7e:	dcf0      	bgt.n	800ae62 <_printf_i+0x1f6>
 800ae80:	e7e9      	b.n	800ae56 <_printf_i+0x1ea>
 800ae82:	2500      	movs	r5, #0
 800ae84:	e7f7      	b.n	800ae76 <_printf_i+0x20a>
 800ae86:	46c0      	nop			; (mov r8, r8)
 800ae88:	0801008a 	.word	0x0801008a
 800ae8c:	0801009b 	.word	0x0801009b

0800ae90 <siprintf>:
 800ae90:	b40e      	push	{r1, r2, r3}
 800ae92:	b500      	push	{lr}
 800ae94:	490b      	ldr	r1, [pc, #44]	; (800aec4 <siprintf+0x34>)
 800ae96:	b09c      	sub	sp, #112	; 0x70
 800ae98:	ab1d      	add	r3, sp, #116	; 0x74
 800ae9a:	9002      	str	r0, [sp, #8]
 800ae9c:	9006      	str	r0, [sp, #24]
 800ae9e:	9107      	str	r1, [sp, #28]
 800aea0:	9104      	str	r1, [sp, #16]
 800aea2:	4809      	ldr	r0, [pc, #36]	; (800aec8 <siprintf+0x38>)
 800aea4:	4909      	ldr	r1, [pc, #36]	; (800aecc <siprintf+0x3c>)
 800aea6:	cb04      	ldmia	r3!, {r2}
 800aea8:	9105      	str	r1, [sp, #20]
 800aeaa:	6800      	ldr	r0, [r0, #0]
 800aeac:	a902      	add	r1, sp, #8
 800aeae:	9301      	str	r3, [sp, #4]
 800aeb0:	f001 fb90 	bl	800c5d4 <_svfiprintf_r>
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	9a02      	ldr	r2, [sp, #8]
 800aeb8:	7013      	strb	r3, [r2, #0]
 800aeba:	b01c      	add	sp, #112	; 0x70
 800aebc:	bc08      	pop	{r3}
 800aebe:	b003      	add	sp, #12
 800aec0:	4718      	bx	r3
 800aec2:	46c0      	nop			; (mov r8, r8)
 800aec4:	7fffffff 	.word	0x7fffffff
 800aec8:	20000010 	.word	0x20000010
 800aecc:	ffff0208 	.word	0xffff0208

0800aed0 <quorem>:
 800aed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aed2:	0006      	movs	r6, r0
 800aed4:	690d      	ldr	r5, [r1, #16]
 800aed6:	6933      	ldr	r3, [r6, #16]
 800aed8:	b087      	sub	sp, #28
 800aeda:	2000      	movs	r0, #0
 800aedc:	9102      	str	r1, [sp, #8]
 800aede:	42ab      	cmp	r3, r5
 800aee0:	db6b      	blt.n	800afba <quorem+0xea>
 800aee2:	000b      	movs	r3, r1
 800aee4:	3d01      	subs	r5, #1
 800aee6:	00ac      	lsls	r4, r5, #2
 800aee8:	3314      	adds	r3, #20
 800aeea:	9305      	str	r3, [sp, #20]
 800aeec:	191b      	adds	r3, r3, r4
 800aeee:	9303      	str	r3, [sp, #12]
 800aef0:	0033      	movs	r3, r6
 800aef2:	3314      	adds	r3, #20
 800aef4:	9301      	str	r3, [sp, #4]
 800aef6:	191c      	adds	r4, r3, r4
 800aef8:	9b03      	ldr	r3, [sp, #12]
 800aefa:	6827      	ldr	r7, [r4, #0]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	0038      	movs	r0, r7
 800af00:	9300      	str	r3, [sp, #0]
 800af02:	3301      	adds	r3, #1
 800af04:	0019      	movs	r1, r3
 800af06:	9304      	str	r3, [sp, #16]
 800af08:	f7f5 f916 	bl	8000138 <__udivsi3>
 800af0c:	9b04      	ldr	r3, [sp, #16]
 800af0e:	9000      	str	r0, [sp, #0]
 800af10:	429f      	cmp	r7, r3
 800af12:	d329      	bcc.n	800af68 <quorem+0x98>
 800af14:	2300      	movs	r3, #0
 800af16:	469c      	mov	ip, r3
 800af18:	9801      	ldr	r0, [sp, #4]
 800af1a:	9f05      	ldr	r7, [sp, #20]
 800af1c:	9304      	str	r3, [sp, #16]
 800af1e:	cf08      	ldmia	r7!, {r3}
 800af20:	9a00      	ldr	r2, [sp, #0]
 800af22:	b299      	uxth	r1, r3
 800af24:	4351      	muls	r1, r2
 800af26:	0c1b      	lsrs	r3, r3, #16
 800af28:	4353      	muls	r3, r2
 800af2a:	4461      	add	r1, ip
 800af2c:	0c0a      	lsrs	r2, r1, #16
 800af2e:	189b      	adds	r3, r3, r2
 800af30:	0c1a      	lsrs	r2, r3, #16
 800af32:	9305      	str	r3, [sp, #20]
 800af34:	6803      	ldr	r3, [r0, #0]
 800af36:	4694      	mov	ip, r2
 800af38:	b29a      	uxth	r2, r3
 800af3a:	9b04      	ldr	r3, [sp, #16]
 800af3c:	b289      	uxth	r1, r1
 800af3e:	18d2      	adds	r2, r2, r3
 800af40:	6803      	ldr	r3, [r0, #0]
 800af42:	1a52      	subs	r2, r2, r1
 800af44:	0c19      	lsrs	r1, r3, #16
 800af46:	466b      	mov	r3, sp
 800af48:	8a9b      	ldrh	r3, [r3, #20]
 800af4a:	1acb      	subs	r3, r1, r3
 800af4c:	1411      	asrs	r1, r2, #16
 800af4e:	185b      	adds	r3, r3, r1
 800af50:	1419      	asrs	r1, r3, #16
 800af52:	b292      	uxth	r2, r2
 800af54:	041b      	lsls	r3, r3, #16
 800af56:	431a      	orrs	r2, r3
 800af58:	9b03      	ldr	r3, [sp, #12]
 800af5a:	9104      	str	r1, [sp, #16]
 800af5c:	c004      	stmia	r0!, {r2}
 800af5e:	42bb      	cmp	r3, r7
 800af60:	d2dd      	bcs.n	800af1e <quorem+0x4e>
 800af62:	6823      	ldr	r3, [r4, #0]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d02e      	beq.n	800afc6 <quorem+0xf6>
 800af68:	0030      	movs	r0, r6
 800af6a:	9902      	ldr	r1, [sp, #8]
 800af6c:	f001 f902 	bl	800c174 <__mcmp>
 800af70:	2800      	cmp	r0, #0
 800af72:	db21      	blt.n	800afb8 <quorem+0xe8>
 800af74:	0030      	movs	r0, r6
 800af76:	2400      	movs	r4, #0
 800af78:	9b00      	ldr	r3, [sp, #0]
 800af7a:	9902      	ldr	r1, [sp, #8]
 800af7c:	3301      	adds	r3, #1
 800af7e:	9300      	str	r3, [sp, #0]
 800af80:	3014      	adds	r0, #20
 800af82:	3114      	adds	r1, #20
 800af84:	6802      	ldr	r2, [r0, #0]
 800af86:	c908      	ldmia	r1!, {r3}
 800af88:	b292      	uxth	r2, r2
 800af8a:	1914      	adds	r4, r2, r4
 800af8c:	b29a      	uxth	r2, r3
 800af8e:	1aa2      	subs	r2, r4, r2
 800af90:	6804      	ldr	r4, [r0, #0]
 800af92:	0c1b      	lsrs	r3, r3, #16
 800af94:	0c24      	lsrs	r4, r4, #16
 800af96:	1ae3      	subs	r3, r4, r3
 800af98:	1414      	asrs	r4, r2, #16
 800af9a:	191b      	adds	r3, r3, r4
 800af9c:	141c      	asrs	r4, r3, #16
 800af9e:	b292      	uxth	r2, r2
 800afa0:	041b      	lsls	r3, r3, #16
 800afa2:	4313      	orrs	r3, r2
 800afa4:	c008      	stmia	r0!, {r3}
 800afa6:	9b03      	ldr	r3, [sp, #12]
 800afa8:	428b      	cmp	r3, r1
 800afaa:	d2eb      	bcs.n	800af84 <quorem+0xb4>
 800afac:	9a01      	ldr	r2, [sp, #4]
 800afae:	00ab      	lsls	r3, r5, #2
 800afb0:	18d3      	adds	r3, r2, r3
 800afb2:	681a      	ldr	r2, [r3, #0]
 800afb4:	2a00      	cmp	r2, #0
 800afb6:	d010      	beq.n	800afda <quorem+0x10a>
 800afb8:	9800      	ldr	r0, [sp, #0]
 800afba:	b007      	add	sp, #28
 800afbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afbe:	6823      	ldr	r3, [r4, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d104      	bne.n	800afce <quorem+0xfe>
 800afc4:	3d01      	subs	r5, #1
 800afc6:	9b01      	ldr	r3, [sp, #4]
 800afc8:	3c04      	subs	r4, #4
 800afca:	42a3      	cmp	r3, r4
 800afcc:	d3f7      	bcc.n	800afbe <quorem+0xee>
 800afce:	6135      	str	r5, [r6, #16]
 800afd0:	e7ca      	b.n	800af68 <quorem+0x98>
 800afd2:	681a      	ldr	r2, [r3, #0]
 800afd4:	2a00      	cmp	r2, #0
 800afd6:	d104      	bne.n	800afe2 <quorem+0x112>
 800afd8:	3d01      	subs	r5, #1
 800afda:	9a01      	ldr	r2, [sp, #4]
 800afdc:	3b04      	subs	r3, #4
 800afde:	429a      	cmp	r2, r3
 800afe0:	d3f7      	bcc.n	800afd2 <quorem+0x102>
 800afe2:	6135      	str	r5, [r6, #16]
 800afe4:	e7e8      	b.n	800afb8 <quorem+0xe8>
	...

0800afe8 <_dtoa_r>:
 800afe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afea:	b09d      	sub	sp, #116	; 0x74
 800afec:	9202      	str	r2, [sp, #8]
 800afee:	9303      	str	r3, [sp, #12]
 800aff0:	9b02      	ldr	r3, [sp, #8]
 800aff2:	9c03      	ldr	r4, [sp, #12]
 800aff4:	930a      	str	r3, [sp, #40]	; 0x28
 800aff6:	940b      	str	r4, [sp, #44]	; 0x2c
 800aff8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800affa:	0007      	movs	r7, r0
 800affc:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800affe:	2c00      	cmp	r4, #0
 800b000:	d10e      	bne.n	800b020 <_dtoa_r+0x38>
 800b002:	2010      	movs	r0, #16
 800b004:	f000 fe12 	bl	800bc2c <malloc>
 800b008:	1e02      	subs	r2, r0, #0
 800b00a:	6278      	str	r0, [r7, #36]	; 0x24
 800b00c:	d104      	bne.n	800b018 <_dtoa_r+0x30>
 800b00e:	21ea      	movs	r1, #234	; 0xea
 800b010:	4bc0      	ldr	r3, [pc, #768]	; (800b314 <_dtoa_r+0x32c>)
 800b012:	48c1      	ldr	r0, [pc, #772]	; (800b318 <_dtoa_r+0x330>)
 800b014:	f001 fbf0 	bl	800c7f8 <__assert_func>
 800b018:	6044      	str	r4, [r0, #4]
 800b01a:	6084      	str	r4, [r0, #8]
 800b01c:	6004      	str	r4, [r0, #0]
 800b01e:	60c4      	str	r4, [r0, #12]
 800b020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b022:	6819      	ldr	r1, [r3, #0]
 800b024:	2900      	cmp	r1, #0
 800b026:	d00a      	beq.n	800b03e <_dtoa_r+0x56>
 800b028:	685a      	ldr	r2, [r3, #4]
 800b02a:	2301      	movs	r3, #1
 800b02c:	4093      	lsls	r3, r2
 800b02e:	604a      	str	r2, [r1, #4]
 800b030:	608b      	str	r3, [r1, #8]
 800b032:	0038      	movs	r0, r7
 800b034:	f000 fe5c 	bl	800bcf0 <_Bfree>
 800b038:	2200      	movs	r2, #0
 800b03a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b03c:	601a      	str	r2, [r3, #0]
 800b03e:	9b03      	ldr	r3, [sp, #12]
 800b040:	2b00      	cmp	r3, #0
 800b042:	da21      	bge.n	800b088 <_dtoa_r+0xa0>
 800b044:	2301      	movs	r3, #1
 800b046:	602b      	str	r3, [r5, #0]
 800b048:	9b03      	ldr	r3, [sp, #12]
 800b04a:	005b      	lsls	r3, r3, #1
 800b04c:	085b      	lsrs	r3, r3, #1
 800b04e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b050:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b052:	4bb2      	ldr	r3, [pc, #712]	; (800b31c <_dtoa_r+0x334>)
 800b054:	002a      	movs	r2, r5
 800b056:	9318      	str	r3, [sp, #96]	; 0x60
 800b058:	401a      	ands	r2, r3
 800b05a:	429a      	cmp	r2, r3
 800b05c:	d117      	bne.n	800b08e <_dtoa_r+0xa6>
 800b05e:	4bb0      	ldr	r3, [pc, #704]	; (800b320 <_dtoa_r+0x338>)
 800b060:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b062:	0328      	lsls	r0, r5, #12
 800b064:	6013      	str	r3, [r2, #0]
 800b066:	9b02      	ldr	r3, [sp, #8]
 800b068:	0b00      	lsrs	r0, r0, #12
 800b06a:	4318      	orrs	r0, r3
 800b06c:	d101      	bne.n	800b072 <_dtoa_r+0x8a>
 800b06e:	f000 fdc3 	bl	800bbf8 <_dtoa_r+0xc10>
 800b072:	48ac      	ldr	r0, [pc, #688]	; (800b324 <_dtoa_r+0x33c>)
 800b074:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b076:	9005      	str	r0, [sp, #20]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d002      	beq.n	800b082 <_dtoa_r+0x9a>
 800b07c:	4baa      	ldr	r3, [pc, #680]	; (800b328 <_dtoa_r+0x340>)
 800b07e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b080:	6013      	str	r3, [r2, #0]
 800b082:	9805      	ldr	r0, [sp, #20]
 800b084:	b01d      	add	sp, #116	; 0x74
 800b086:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b088:	2300      	movs	r3, #0
 800b08a:	602b      	str	r3, [r5, #0]
 800b08c:	e7e0      	b.n	800b050 <_dtoa_r+0x68>
 800b08e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b090:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b092:	9312      	str	r3, [sp, #72]	; 0x48
 800b094:	9413      	str	r4, [sp, #76]	; 0x4c
 800b096:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b098:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b09a:	2200      	movs	r2, #0
 800b09c:	2300      	movs	r3, #0
 800b09e:	f7f5 f9d1 	bl	8000444 <__aeabi_dcmpeq>
 800b0a2:	1e04      	subs	r4, r0, #0
 800b0a4:	d00b      	beq.n	800b0be <_dtoa_r+0xd6>
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b0aa:	6013      	str	r3, [r2, #0]
 800b0ac:	4b9f      	ldr	r3, [pc, #636]	; (800b32c <_dtoa_r+0x344>)
 800b0ae:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b0b0:	9305      	str	r3, [sp, #20]
 800b0b2:	2a00      	cmp	r2, #0
 800b0b4:	d0e5      	beq.n	800b082 <_dtoa_r+0x9a>
 800b0b6:	4a9e      	ldr	r2, [pc, #632]	; (800b330 <_dtoa_r+0x348>)
 800b0b8:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b0ba:	600a      	str	r2, [r1, #0]
 800b0bc:	e7e1      	b.n	800b082 <_dtoa_r+0x9a>
 800b0be:	ab1a      	add	r3, sp, #104	; 0x68
 800b0c0:	9301      	str	r3, [sp, #4]
 800b0c2:	ab1b      	add	r3, sp, #108	; 0x6c
 800b0c4:	9300      	str	r3, [sp, #0]
 800b0c6:	0038      	movs	r0, r7
 800b0c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b0ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b0cc:	f001 f906 	bl	800c2dc <__d2b>
 800b0d0:	006e      	lsls	r6, r5, #1
 800b0d2:	9004      	str	r0, [sp, #16]
 800b0d4:	0d76      	lsrs	r6, r6, #21
 800b0d6:	d100      	bne.n	800b0da <_dtoa_r+0xf2>
 800b0d8:	e07c      	b.n	800b1d4 <_dtoa_r+0x1ec>
 800b0da:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b0dc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b0de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b0e0:	4a94      	ldr	r2, [pc, #592]	; (800b334 <_dtoa_r+0x34c>)
 800b0e2:	031b      	lsls	r3, r3, #12
 800b0e4:	0b1b      	lsrs	r3, r3, #12
 800b0e6:	431a      	orrs	r2, r3
 800b0e8:	0011      	movs	r1, r2
 800b0ea:	4b93      	ldr	r3, [pc, #588]	; (800b338 <_dtoa_r+0x350>)
 800b0ec:	9416      	str	r4, [sp, #88]	; 0x58
 800b0ee:	18f6      	adds	r6, r6, r3
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	4b92      	ldr	r3, [pc, #584]	; (800b33c <_dtoa_r+0x354>)
 800b0f4:	f7f7 fab0 	bl	8002658 <__aeabi_dsub>
 800b0f8:	4a91      	ldr	r2, [pc, #580]	; (800b340 <_dtoa_r+0x358>)
 800b0fa:	4b92      	ldr	r3, [pc, #584]	; (800b344 <_dtoa_r+0x35c>)
 800b0fc:	f7f7 f840 	bl	8002180 <__aeabi_dmul>
 800b100:	4a91      	ldr	r2, [pc, #580]	; (800b348 <_dtoa_r+0x360>)
 800b102:	4b92      	ldr	r3, [pc, #584]	; (800b34c <_dtoa_r+0x364>)
 800b104:	f7f6 f8cc 	bl	80012a0 <__aeabi_dadd>
 800b108:	0004      	movs	r4, r0
 800b10a:	0030      	movs	r0, r6
 800b10c:	000d      	movs	r5, r1
 800b10e:	f7f7 fe89 	bl	8002e24 <__aeabi_i2d>
 800b112:	4a8f      	ldr	r2, [pc, #572]	; (800b350 <_dtoa_r+0x368>)
 800b114:	4b8f      	ldr	r3, [pc, #572]	; (800b354 <_dtoa_r+0x36c>)
 800b116:	f7f7 f833 	bl	8002180 <__aeabi_dmul>
 800b11a:	0002      	movs	r2, r0
 800b11c:	000b      	movs	r3, r1
 800b11e:	0020      	movs	r0, r4
 800b120:	0029      	movs	r1, r5
 800b122:	f7f6 f8bd 	bl	80012a0 <__aeabi_dadd>
 800b126:	0004      	movs	r4, r0
 800b128:	000d      	movs	r5, r1
 800b12a:	f7f7 fe45 	bl	8002db8 <__aeabi_d2iz>
 800b12e:	2200      	movs	r2, #0
 800b130:	9002      	str	r0, [sp, #8]
 800b132:	2300      	movs	r3, #0
 800b134:	0020      	movs	r0, r4
 800b136:	0029      	movs	r1, r5
 800b138:	f7f5 f98a 	bl	8000450 <__aeabi_dcmplt>
 800b13c:	2800      	cmp	r0, #0
 800b13e:	d00b      	beq.n	800b158 <_dtoa_r+0x170>
 800b140:	9802      	ldr	r0, [sp, #8]
 800b142:	f7f7 fe6f 	bl	8002e24 <__aeabi_i2d>
 800b146:	002b      	movs	r3, r5
 800b148:	0022      	movs	r2, r4
 800b14a:	f7f5 f97b 	bl	8000444 <__aeabi_dcmpeq>
 800b14e:	4243      	negs	r3, r0
 800b150:	4158      	adcs	r0, r3
 800b152:	9b02      	ldr	r3, [sp, #8]
 800b154:	1a1b      	subs	r3, r3, r0
 800b156:	9302      	str	r3, [sp, #8]
 800b158:	2301      	movs	r3, #1
 800b15a:	9315      	str	r3, [sp, #84]	; 0x54
 800b15c:	9b02      	ldr	r3, [sp, #8]
 800b15e:	2b16      	cmp	r3, #22
 800b160:	d80f      	bhi.n	800b182 <_dtoa_r+0x19a>
 800b162:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b164:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b166:	00da      	lsls	r2, r3, #3
 800b168:	4b7b      	ldr	r3, [pc, #492]	; (800b358 <_dtoa_r+0x370>)
 800b16a:	189b      	adds	r3, r3, r2
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	f7f5 f96e 	bl	8000450 <__aeabi_dcmplt>
 800b174:	2800      	cmp	r0, #0
 800b176:	d049      	beq.n	800b20c <_dtoa_r+0x224>
 800b178:	9b02      	ldr	r3, [sp, #8]
 800b17a:	3b01      	subs	r3, #1
 800b17c:	9302      	str	r3, [sp, #8]
 800b17e:	2300      	movs	r3, #0
 800b180:	9315      	str	r3, [sp, #84]	; 0x54
 800b182:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b184:	1b9e      	subs	r6, r3, r6
 800b186:	2300      	movs	r3, #0
 800b188:	9308      	str	r3, [sp, #32]
 800b18a:	0033      	movs	r3, r6
 800b18c:	3b01      	subs	r3, #1
 800b18e:	930d      	str	r3, [sp, #52]	; 0x34
 800b190:	d504      	bpl.n	800b19c <_dtoa_r+0x1b4>
 800b192:	2301      	movs	r3, #1
 800b194:	1b9b      	subs	r3, r3, r6
 800b196:	9308      	str	r3, [sp, #32]
 800b198:	2300      	movs	r3, #0
 800b19a:	930d      	str	r3, [sp, #52]	; 0x34
 800b19c:	9b02      	ldr	r3, [sp, #8]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	db36      	blt.n	800b210 <_dtoa_r+0x228>
 800b1a2:	9a02      	ldr	r2, [sp, #8]
 800b1a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1a6:	4694      	mov	ip, r2
 800b1a8:	4463      	add	r3, ip
 800b1aa:	930d      	str	r3, [sp, #52]	; 0x34
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	9214      	str	r2, [sp, #80]	; 0x50
 800b1b0:	930e      	str	r3, [sp, #56]	; 0x38
 800b1b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b1b4:	2401      	movs	r4, #1
 800b1b6:	2b09      	cmp	r3, #9
 800b1b8:	d862      	bhi.n	800b280 <_dtoa_r+0x298>
 800b1ba:	2b05      	cmp	r3, #5
 800b1bc:	dd02      	ble.n	800b1c4 <_dtoa_r+0x1dc>
 800b1be:	2400      	movs	r4, #0
 800b1c0:	3b04      	subs	r3, #4
 800b1c2:	9322      	str	r3, [sp, #136]	; 0x88
 800b1c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b1c6:	1e98      	subs	r0, r3, #2
 800b1c8:	2803      	cmp	r0, #3
 800b1ca:	d862      	bhi.n	800b292 <_dtoa_r+0x2aa>
 800b1cc:	f7f4 ffa0 	bl	8000110 <__gnu_thumb1_case_uqi>
 800b1d0:	56343629 	.word	0x56343629
 800b1d4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b1d6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b1d8:	189e      	adds	r6, r3, r2
 800b1da:	4b60      	ldr	r3, [pc, #384]	; (800b35c <_dtoa_r+0x374>)
 800b1dc:	18f2      	adds	r2, r6, r3
 800b1de:	2a20      	cmp	r2, #32
 800b1e0:	dd0f      	ble.n	800b202 <_dtoa_r+0x21a>
 800b1e2:	2340      	movs	r3, #64	; 0x40
 800b1e4:	1a9b      	subs	r3, r3, r2
 800b1e6:	409d      	lsls	r5, r3
 800b1e8:	4b5d      	ldr	r3, [pc, #372]	; (800b360 <_dtoa_r+0x378>)
 800b1ea:	9802      	ldr	r0, [sp, #8]
 800b1ec:	18f3      	adds	r3, r6, r3
 800b1ee:	40d8      	lsrs	r0, r3
 800b1f0:	4328      	orrs	r0, r5
 800b1f2:	f7f7 fe47 	bl	8002e84 <__aeabi_ui2d>
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	4c5a      	ldr	r4, [pc, #360]	; (800b364 <_dtoa_r+0x37c>)
 800b1fa:	3e01      	subs	r6, #1
 800b1fc:	1909      	adds	r1, r1, r4
 800b1fe:	9316      	str	r3, [sp, #88]	; 0x58
 800b200:	e776      	b.n	800b0f0 <_dtoa_r+0x108>
 800b202:	2320      	movs	r3, #32
 800b204:	9802      	ldr	r0, [sp, #8]
 800b206:	1a9b      	subs	r3, r3, r2
 800b208:	4098      	lsls	r0, r3
 800b20a:	e7f2      	b.n	800b1f2 <_dtoa_r+0x20a>
 800b20c:	9015      	str	r0, [sp, #84]	; 0x54
 800b20e:	e7b8      	b.n	800b182 <_dtoa_r+0x19a>
 800b210:	9b08      	ldr	r3, [sp, #32]
 800b212:	9a02      	ldr	r2, [sp, #8]
 800b214:	1a9b      	subs	r3, r3, r2
 800b216:	9308      	str	r3, [sp, #32]
 800b218:	4253      	negs	r3, r2
 800b21a:	930e      	str	r3, [sp, #56]	; 0x38
 800b21c:	2300      	movs	r3, #0
 800b21e:	9314      	str	r3, [sp, #80]	; 0x50
 800b220:	e7c7      	b.n	800b1b2 <_dtoa_r+0x1ca>
 800b222:	2300      	movs	r3, #0
 800b224:	930f      	str	r3, [sp, #60]	; 0x3c
 800b226:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b228:	2b00      	cmp	r3, #0
 800b22a:	dc36      	bgt.n	800b29a <_dtoa_r+0x2b2>
 800b22c:	2301      	movs	r3, #1
 800b22e:	001a      	movs	r2, r3
 800b230:	930c      	str	r3, [sp, #48]	; 0x30
 800b232:	9306      	str	r3, [sp, #24]
 800b234:	9223      	str	r2, [sp, #140]	; 0x8c
 800b236:	e00d      	b.n	800b254 <_dtoa_r+0x26c>
 800b238:	2301      	movs	r3, #1
 800b23a:	e7f3      	b.n	800b224 <_dtoa_r+0x23c>
 800b23c:	2300      	movs	r3, #0
 800b23e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800b240:	930f      	str	r3, [sp, #60]	; 0x3c
 800b242:	4694      	mov	ip, r2
 800b244:	9b02      	ldr	r3, [sp, #8]
 800b246:	4463      	add	r3, ip
 800b248:	930c      	str	r3, [sp, #48]	; 0x30
 800b24a:	3301      	adds	r3, #1
 800b24c:	9306      	str	r3, [sp, #24]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	dc00      	bgt.n	800b254 <_dtoa_r+0x26c>
 800b252:	2301      	movs	r3, #1
 800b254:	2200      	movs	r2, #0
 800b256:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b258:	6042      	str	r2, [r0, #4]
 800b25a:	3204      	adds	r2, #4
 800b25c:	0015      	movs	r5, r2
 800b25e:	3514      	adds	r5, #20
 800b260:	6841      	ldr	r1, [r0, #4]
 800b262:	429d      	cmp	r5, r3
 800b264:	d91d      	bls.n	800b2a2 <_dtoa_r+0x2ba>
 800b266:	0038      	movs	r0, r7
 800b268:	f000 fcfe 	bl	800bc68 <_Balloc>
 800b26c:	9005      	str	r0, [sp, #20]
 800b26e:	2800      	cmp	r0, #0
 800b270:	d11b      	bne.n	800b2aa <_dtoa_r+0x2c2>
 800b272:	21d5      	movs	r1, #213	; 0xd5
 800b274:	0002      	movs	r2, r0
 800b276:	4b3c      	ldr	r3, [pc, #240]	; (800b368 <_dtoa_r+0x380>)
 800b278:	0049      	lsls	r1, r1, #1
 800b27a:	e6ca      	b.n	800b012 <_dtoa_r+0x2a>
 800b27c:	2301      	movs	r3, #1
 800b27e:	e7de      	b.n	800b23e <_dtoa_r+0x256>
 800b280:	2300      	movs	r3, #0
 800b282:	940f      	str	r4, [sp, #60]	; 0x3c
 800b284:	9322      	str	r3, [sp, #136]	; 0x88
 800b286:	3b01      	subs	r3, #1
 800b288:	930c      	str	r3, [sp, #48]	; 0x30
 800b28a:	9306      	str	r3, [sp, #24]
 800b28c:	2200      	movs	r2, #0
 800b28e:	3313      	adds	r3, #19
 800b290:	e7d0      	b.n	800b234 <_dtoa_r+0x24c>
 800b292:	2301      	movs	r3, #1
 800b294:	930f      	str	r3, [sp, #60]	; 0x3c
 800b296:	3b02      	subs	r3, #2
 800b298:	e7f6      	b.n	800b288 <_dtoa_r+0x2a0>
 800b29a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b29c:	930c      	str	r3, [sp, #48]	; 0x30
 800b29e:	9306      	str	r3, [sp, #24]
 800b2a0:	e7d8      	b.n	800b254 <_dtoa_r+0x26c>
 800b2a2:	3101      	adds	r1, #1
 800b2a4:	6041      	str	r1, [r0, #4]
 800b2a6:	0052      	lsls	r2, r2, #1
 800b2a8:	e7d8      	b.n	800b25c <_dtoa_r+0x274>
 800b2aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ac:	9a05      	ldr	r2, [sp, #20]
 800b2ae:	601a      	str	r2, [r3, #0]
 800b2b0:	9b06      	ldr	r3, [sp, #24]
 800b2b2:	2b0e      	cmp	r3, #14
 800b2b4:	d900      	bls.n	800b2b8 <_dtoa_r+0x2d0>
 800b2b6:	e0eb      	b.n	800b490 <_dtoa_r+0x4a8>
 800b2b8:	2c00      	cmp	r4, #0
 800b2ba:	d100      	bne.n	800b2be <_dtoa_r+0x2d6>
 800b2bc:	e0e8      	b.n	800b490 <_dtoa_r+0x4a8>
 800b2be:	9b02      	ldr	r3, [sp, #8]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	dd68      	ble.n	800b396 <_dtoa_r+0x3ae>
 800b2c4:	001a      	movs	r2, r3
 800b2c6:	210f      	movs	r1, #15
 800b2c8:	4b23      	ldr	r3, [pc, #140]	; (800b358 <_dtoa_r+0x370>)
 800b2ca:	400a      	ands	r2, r1
 800b2cc:	00d2      	lsls	r2, r2, #3
 800b2ce:	189b      	adds	r3, r3, r2
 800b2d0:	681d      	ldr	r5, [r3, #0]
 800b2d2:	685e      	ldr	r6, [r3, #4]
 800b2d4:	9b02      	ldr	r3, [sp, #8]
 800b2d6:	111c      	asrs	r4, r3, #4
 800b2d8:	2302      	movs	r3, #2
 800b2da:	9310      	str	r3, [sp, #64]	; 0x40
 800b2dc:	9b02      	ldr	r3, [sp, #8]
 800b2de:	05db      	lsls	r3, r3, #23
 800b2e0:	d50b      	bpl.n	800b2fa <_dtoa_r+0x312>
 800b2e2:	4b22      	ldr	r3, [pc, #136]	; (800b36c <_dtoa_r+0x384>)
 800b2e4:	400c      	ands	r4, r1
 800b2e6:	6a1a      	ldr	r2, [r3, #32]
 800b2e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2ea:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b2ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b2ee:	f7f6 fb41 	bl	8001974 <__aeabi_ddiv>
 800b2f2:	2303      	movs	r3, #3
 800b2f4:	900a      	str	r0, [sp, #40]	; 0x28
 800b2f6:	910b      	str	r1, [sp, #44]	; 0x2c
 800b2f8:	9310      	str	r3, [sp, #64]	; 0x40
 800b2fa:	4b1c      	ldr	r3, [pc, #112]	; (800b36c <_dtoa_r+0x384>)
 800b2fc:	9307      	str	r3, [sp, #28]
 800b2fe:	2c00      	cmp	r4, #0
 800b300:	d136      	bne.n	800b370 <_dtoa_r+0x388>
 800b302:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b304:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b306:	002a      	movs	r2, r5
 800b308:	0033      	movs	r3, r6
 800b30a:	f7f6 fb33 	bl	8001974 <__aeabi_ddiv>
 800b30e:	900a      	str	r0, [sp, #40]	; 0x28
 800b310:	910b      	str	r1, [sp, #44]	; 0x2c
 800b312:	e05c      	b.n	800b3ce <_dtoa_r+0x3e6>
 800b314:	080100b9 	.word	0x080100b9
 800b318:	080100d0 	.word	0x080100d0
 800b31c:	7ff00000 	.word	0x7ff00000
 800b320:	0000270f 	.word	0x0000270f
 800b324:	080100b5 	.word	0x080100b5
 800b328:	080100b8 	.word	0x080100b8
 800b32c:	08010088 	.word	0x08010088
 800b330:	08010089 	.word	0x08010089
 800b334:	3ff00000 	.word	0x3ff00000
 800b338:	fffffc01 	.word	0xfffffc01
 800b33c:	3ff80000 	.word	0x3ff80000
 800b340:	636f4361 	.word	0x636f4361
 800b344:	3fd287a7 	.word	0x3fd287a7
 800b348:	8b60c8b3 	.word	0x8b60c8b3
 800b34c:	3fc68a28 	.word	0x3fc68a28
 800b350:	509f79fb 	.word	0x509f79fb
 800b354:	3fd34413 	.word	0x3fd34413
 800b358:	080101c8 	.word	0x080101c8
 800b35c:	00000432 	.word	0x00000432
 800b360:	00000412 	.word	0x00000412
 800b364:	fe100000 	.word	0xfe100000
 800b368:	0801012f 	.word	0x0801012f
 800b36c:	080101a0 	.word	0x080101a0
 800b370:	2301      	movs	r3, #1
 800b372:	421c      	tst	r4, r3
 800b374:	d00b      	beq.n	800b38e <_dtoa_r+0x3a6>
 800b376:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b378:	0028      	movs	r0, r5
 800b37a:	3301      	adds	r3, #1
 800b37c:	9310      	str	r3, [sp, #64]	; 0x40
 800b37e:	9b07      	ldr	r3, [sp, #28]
 800b380:	0031      	movs	r1, r6
 800b382:	681a      	ldr	r2, [r3, #0]
 800b384:	685b      	ldr	r3, [r3, #4]
 800b386:	f7f6 fefb 	bl	8002180 <__aeabi_dmul>
 800b38a:	0005      	movs	r5, r0
 800b38c:	000e      	movs	r6, r1
 800b38e:	9b07      	ldr	r3, [sp, #28]
 800b390:	1064      	asrs	r4, r4, #1
 800b392:	3308      	adds	r3, #8
 800b394:	e7b2      	b.n	800b2fc <_dtoa_r+0x314>
 800b396:	2302      	movs	r3, #2
 800b398:	9310      	str	r3, [sp, #64]	; 0x40
 800b39a:	9b02      	ldr	r3, [sp, #8]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d016      	beq.n	800b3ce <_dtoa_r+0x3e6>
 800b3a0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b3a2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b3a4:	425c      	negs	r4, r3
 800b3a6:	230f      	movs	r3, #15
 800b3a8:	4ab5      	ldr	r2, [pc, #724]	; (800b680 <_dtoa_r+0x698>)
 800b3aa:	4023      	ands	r3, r4
 800b3ac:	00db      	lsls	r3, r3, #3
 800b3ae:	18d3      	adds	r3, r2, r3
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	f7f6 fee4 	bl	8002180 <__aeabi_dmul>
 800b3b8:	2601      	movs	r6, #1
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	900a      	str	r0, [sp, #40]	; 0x28
 800b3be:	910b      	str	r1, [sp, #44]	; 0x2c
 800b3c0:	4db0      	ldr	r5, [pc, #704]	; (800b684 <_dtoa_r+0x69c>)
 800b3c2:	1124      	asrs	r4, r4, #4
 800b3c4:	2c00      	cmp	r4, #0
 800b3c6:	d000      	beq.n	800b3ca <_dtoa_r+0x3e2>
 800b3c8:	e094      	b.n	800b4f4 <_dtoa_r+0x50c>
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d19f      	bne.n	800b30e <_dtoa_r+0x326>
 800b3ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d100      	bne.n	800b3d6 <_dtoa_r+0x3ee>
 800b3d4:	e09b      	b.n	800b50e <_dtoa_r+0x526>
 800b3d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b3d8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b3da:	2200      	movs	r2, #0
 800b3dc:	0020      	movs	r0, r4
 800b3de:	0029      	movs	r1, r5
 800b3e0:	4ba9      	ldr	r3, [pc, #676]	; (800b688 <_dtoa_r+0x6a0>)
 800b3e2:	f7f5 f835 	bl	8000450 <__aeabi_dcmplt>
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d100      	bne.n	800b3ec <_dtoa_r+0x404>
 800b3ea:	e090      	b.n	800b50e <_dtoa_r+0x526>
 800b3ec:	9b06      	ldr	r3, [sp, #24]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d100      	bne.n	800b3f4 <_dtoa_r+0x40c>
 800b3f2:	e08c      	b.n	800b50e <_dtoa_r+0x526>
 800b3f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	dd46      	ble.n	800b488 <_dtoa_r+0x4a0>
 800b3fa:	9b02      	ldr	r3, [sp, #8]
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	0020      	movs	r0, r4
 800b400:	0029      	movs	r1, r5
 800b402:	1e5e      	subs	r6, r3, #1
 800b404:	4ba1      	ldr	r3, [pc, #644]	; (800b68c <_dtoa_r+0x6a4>)
 800b406:	f7f6 febb 	bl	8002180 <__aeabi_dmul>
 800b40a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b40c:	900a      	str	r0, [sp, #40]	; 0x28
 800b40e:	910b      	str	r1, [sp, #44]	; 0x2c
 800b410:	3301      	adds	r3, #1
 800b412:	9310      	str	r3, [sp, #64]	; 0x40
 800b414:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b416:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b418:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b41a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b41c:	9307      	str	r3, [sp, #28]
 800b41e:	f7f7 fd01 	bl	8002e24 <__aeabi_i2d>
 800b422:	0022      	movs	r2, r4
 800b424:	002b      	movs	r3, r5
 800b426:	f7f6 feab 	bl	8002180 <__aeabi_dmul>
 800b42a:	2200      	movs	r2, #0
 800b42c:	4b98      	ldr	r3, [pc, #608]	; (800b690 <_dtoa_r+0x6a8>)
 800b42e:	f7f5 ff37 	bl	80012a0 <__aeabi_dadd>
 800b432:	9010      	str	r0, [sp, #64]	; 0x40
 800b434:	9111      	str	r1, [sp, #68]	; 0x44
 800b436:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b438:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b43a:	920a      	str	r2, [sp, #40]	; 0x28
 800b43c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b43e:	4a95      	ldr	r2, [pc, #596]	; (800b694 <_dtoa_r+0x6ac>)
 800b440:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b442:	4694      	mov	ip, r2
 800b444:	4463      	add	r3, ip
 800b446:	9317      	str	r3, [sp, #92]	; 0x5c
 800b448:	930b      	str	r3, [sp, #44]	; 0x2c
 800b44a:	9b07      	ldr	r3, [sp, #28]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d161      	bne.n	800b514 <_dtoa_r+0x52c>
 800b450:	2200      	movs	r2, #0
 800b452:	0020      	movs	r0, r4
 800b454:	0029      	movs	r1, r5
 800b456:	4b90      	ldr	r3, [pc, #576]	; (800b698 <_dtoa_r+0x6b0>)
 800b458:	f7f7 f8fe 	bl	8002658 <__aeabi_dsub>
 800b45c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b45e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b460:	0004      	movs	r4, r0
 800b462:	000d      	movs	r5, r1
 800b464:	f7f5 f808 	bl	8000478 <__aeabi_dcmpgt>
 800b468:	2800      	cmp	r0, #0
 800b46a:	d000      	beq.n	800b46e <_dtoa_r+0x486>
 800b46c:	e2b5      	b.n	800b9da <_dtoa_r+0x9f2>
 800b46e:	488b      	ldr	r0, [pc, #556]	; (800b69c <_dtoa_r+0x6b4>)
 800b470:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b472:	4684      	mov	ip, r0
 800b474:	4461      	add	r1, ip
 800b476:	000b      	movs	r3, r1
 800b478:	0020      	movs	r0, r4
 800b47a:	0029      	movs	r1, r5
 800b47c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b47e:	f7f4 ffe7 	bl	8000450 <__aeabi_dcmplt>
 800b482:	2800      	cmp	r0, #0
 800b484:	d000      	beq.n	800b488 <_dtoa_r+0x4a0>
 800b486:	e2a5      	b.n	800b9d4 <_dtoa_r+0x9ec>
 800b488:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b48a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800b48c:	930a      	str	r3, [sp, #40]	; 0x28
 800b48e:	940b      	str	r4, [sp, #44]	; 0x2c
 800b490:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b492:	2b00      	cmp	r3, #0
 800b494:	da00      	bge.n	800b498 <_dtoa_r+0x4b0>
 800b496:	e171      	b.n	800b77c <_dtoa_r+0x794>
 800b498:	9a02      	ldr	r2, [sp, #8]
 800b49a:	2a0e      	cmp	r2, #14
 800b49c:	dd00      	ble.n	800b4a0 <_dtoa_r+0x4b8>
 800b49e:	e16d      	b.n	800b77c <_dtoa_r+0x794>
 800b4a0:	4b77      	ldr	r3, [pc, #476]	; (800b680 <_dtoa_r+0x698>)
 800b4a2:	00d2      	lsls	r2, r2, #3
 800b4a4:	189b      	adds	r3, r3, r2
 800b4a6:	685c      	ldr	r4, [r3, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	9308      	str	r3, [sp, #32]
 800b4ac:	9409      	str	r4, [sp, #36]	; 0x24
 800b4ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	db00      	blt.n	800b4b6 <_dtoa_r+0x4ce>
 800b4b4:	e0f6      	b.n	800b6a4 <_dtoa_r+0x6bc>
 800b4b6:	9b06      	ldr	r3, [sp, #24]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	dd00      	ble.n	800b4be <_dtoa_r+0x4d6>
 800b4bc:	e0f2      	b.n	800b6a4 <_dtoa_r+0x6bc>
 800b4be:	d000      	beq.n	800b4c2 <_dtoa_r+0x4da>
 800b4c0:	e288      	b.n	800b9d4 <_dtoa_r+0x9ec>
 800b4c2:	9808      	ldr	r0, [sp, #32]
 800b4c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	4b73      	ldr	r3, [pc, #460]	; (800b698 <_dtoa_r+0x6b0>)
 800b4ca:	f7f6 fe59 	bl	8002180 <__aeabi_dmul>
 800b4ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4d2:	f7f4 ffdb 	bl	800048c <__aeabi_dcmpge>
 800b4d6:	9e06      	ldr	r6, [sp, #24]
 800b4d8:	0035      	movs	r5, r6
 800b4da:	2800      	cmp	r0, #0
 800b4dc:	d000      	beq.n	800b4e0 <_dtoa_r+0x4f8>
 800b4de:	e25f      	b.n	800b9a0 <_dtoa_r+0x9b8>
 800b4e0:	9b05      	ldr	r3, [sp, #20]
 800b4e2:	9a05      	ldr	r2, [sp, #20]
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	9307      	str	r3, [sp, #28]
 800b4e8:	2331      	movs	r3, #49	; 0x31
 800b4ea:	7013      	strb	r3, [r2, #0]
 800b4ec:	9b02      	ldr	r3, [sp, #8]
 800b4ee:	3301      	adds	r3, #1
 800b4f0:	9302      	str	r3, [sp, #8]
 800b4f2:	e25a      	b.n	800b9aa <_dtoa_r+0x9c2>
 800b4f4:	4234      	tst	r4, r6
 800b4f6:	d007      	beq.n	800b508 <_dtoa_r+0x520>
 800b4f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	9310      	str	r3, [sp, #64]	; 0x40
 800b4fe:	682a      	ldr	r2, [r5, #0]
 800b500:	686b      	ldr	r3, [r5, #4]
 800b502:	f7f6 fe3d 	bl	8002180 <__aeabi_dmul>
 800b506:	0033      	movs	r3, r6
 800b508:	1064      	asrs	r4, r4, #1
 800b50a:	3508      	adds	r5, #8
 800b50c:	e75a      	b.n	800b3c4 <_dtoa_r+0x3dc>
 800b50e:	9e02      	ldr	r6, [sp, #8]
 800b510:	9b06      	ldr	r3, [sp, #24]
 800b512:	e780      	b.n	800b416 <_dtoa_r+0x42e>
 800b514:	9b07      	ldr	r3, [sp, #28]
 800b516:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b518:	1e5a      	subs	r2, r3, #1
 800b51a:	4b59      	ldr	r3, [pc, #356]	; (800b680 <_dtoa_r+0x698>)
 800b51c:	00d2      	lsls	r2, r2, #3
 800b51e:	189b      	adds	r3, r3, r2
 800b520:	681a      	ldr	r2, [r3, #0]
 800b522:	685b      	ldr	r3, [r3, #4]
 800b524:	2900      	cmp	r1, #0
 800b526:	d051      	beq.n	800b5cc <_dtoa_r+0x5e4>
 800b528:	2000      	movs	r0, #0
 800b52a:	495d      	ldr	r1, [pc, #372]	; (800b6a0 <_dtoa_r+0x6b8>)
 800b52c:	f7f6 fa22 	bl	8001974 <__aeabi_ddiv>
 800b530:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b534:	f7f7 f890 	bl	8002658 <__aeabi_dsub>
 800b538:	9a05      	ldr	r2, [sp, #20]
 800b53a:	9b05      	ldr	r3, [sp, #20]
 800b53c:	4694      	mov	ip, r2
 800b53e:	9310      	str	r3, [sp, #64]	; 0x40
 800b540:	9b07      	ldr	r3, [sp, #28]
 800b542:	900a      	str	r0, [sp, #40]	; 0x28
 800b544:	910b      	str	r1, [sp, #44]	; 0x2c
 800b546:	4463      	add	r3, ip
 800b548:	9319      	str	r3, [sp, #100]	; 0x64
 800b54a:	0029      	movs	r1, r5
 800b54c:	0020      	movs	r0, r4
 800b54e:	f7f7 fc33 	bl	8002db8 <__aeabi_d2iz>
 800b552:	9017      	str	r0, [sp, #92]	; 0x5c
 800b554:	f7f7 fc66 	bl	8002e24 <__aeabi_i2d>
 800b558:	0002      	movs	r2, r0
 800b55a:	000b      	movs	r3, r1
 800b55c:	0020      	movs	r0, r4
 800b55e:	0029      	movs	r1, r5
 800b560:	f7f7 f87a 	bl	8002658 <__aeabi_dsub>
 800b564:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b566:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b568:	3301      	adds	r3, #1
 800b56a:	9307      	str	r3, [sp, #28]
 800b56c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b56e:	0004      	movs	r4, r0
 800b570:	3330      	adds	r3, #48	; 0x30
 800b572:	7013      	strb	r3, [r2, #0]
 800b574:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b576:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b578:	000d      	movs	r5, r1
 800b57a:	f7f4 ff69 	bl	8000450 <__aeabi_dcmplt>
 800b57e:	2800      	cmp	r0, #0
 800b580:	d175      	bne.n	800b66e <_dtoa_r+0x686>
 800b582:	0022      	movs	r2, r4
 800b584:	002b      	movs	r3, r5
 800b586:	2000      	movs	r0, #0
 800b588:	493f      	ldr	r1, [pc, #252]	; (800b688 <_dtoa_r+0x6a0>)
 800b58a:	f7f7 f865 	bl	8002658 <__aeabi_dsub>
 800b58e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b592:	f7f4 ff5d 	bl	8000450 <__aeabi_dcmplt>
 800b596:	2800      	cmp	r0, #0
 800b598:	d000      	beq.n	800b59c <_dtoa_r+0x5b4>
 800b59a:	e0d1      	b.n	800b740 <_dtoa_r+0x758>
 800b59c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b59e:	9a07      	ldr	r2, [sp, #28]
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d100      	bne.n	800b5a6 <_dtoa_r+0x5be>
 800b5a4:	e770      	b.n	800b488 <_dtoa_r+0x4a0>
 800b5a6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b5a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	4b37      	ldr	r3, [pc, #220]	; (800b68c <_dtoa_r+0x6a4>)
 800b5ae:	f7f6 fde7 	bl	8002180 <__aeabi_dmul>
 800b5b2:	4b36      	ldr	r3, [pc, #216]	; (800b68c <_dtoa_r+0x6a4>)
 800b5b4:	900a      	str	r0, [sp, #40]	; 0x28
 800b5b6:	910b      	str	r1, [sp, #44]	; 0x2c
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	0020      	movs	r0, r4
 800b5bc:	0029      	movs	r1, r5
 800b5be:	f7f6 fddf 	bl	8002180 <__aeabi_dmul>
 800b5c2:	9b07      	ldr	r3, [sp, #28]
 800b5c4:	0004      	movs	r4, r0
 800b5c6:	000d      	movs	r5, r1
 800b5c8:	9310      	str	r3, [sp, #64]	; 0x40
 800b5ca:	e7be      	b.n	800b54a <_dtoa_r+0x562>
 800b5cc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b5ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b5d0:	f7f6 fdd6 	bl	8002180 <__aeabi_dmul>
 800b5d4:	9a05      	ldr	r2, [sp, #20]
 800b5d6:	9b05      	ldr	r3, [sp, #20]
 800b5d8:	4694      	mov	ip, r2
 800b5da:	930a      	str	r3, [sp, #40]	; 0x28
 800b5dc:	9b07      	ldr	r3, [sp, #28]
 800b5de:	9010      	str	r0, [sp, #64]	; 0x40
 800b5e0:	9111      	str	r1, [sp, #68]	; 0x44
 800b5e2:	4463      	add	r3, ip
 800b5e4:	9319      	str	r3, [sp, #100]	; 0x64
 800b5e6:	0029      	movs	r1, r5
 800b5e8:	0020      	movs	r0, r4
 800b5ea:	f7f7 fbe5 	bl	8002db8 <__aeabi_d2iz>
 800b5ee:	9017      	str	r0, [sp, #92]	; 0x5c
 800b5f0:	f7f7 fc18 	bl	8002e24 <__aeabi_i2d>
 800b5f4:	0002      	movs	r2, r0
 800b5f6:	000b      	movs	r3, r1
 800b5f8:	0020      	movs	r0, r4
 800b5fa:	0029      	movs	r1, r5
 800b5fc:	f7f7 f82c 	bl	8002658 <__aeabi_dsub>
 800b600:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b602:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b604:	3330      	adds	r3, #48	; 0x30
 800b606:	7013      	strb	r3, [r2, #0]
 800b608:	0013      	movs	r3, r2
 800b60a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b60c:	3301      	adds	r3, #1
 800b60e:	0004      	movs	r4, r0
 800b610:	000d      	movs	r5, r1
 800b612:	930a      	str	r3, [sp, #40]	; 0x28
 800b614:	4293      	cmp	r3, r2
 800b616:	d12c      	bne.n	800b672 <_dtoa_r+0x68a>
 800b618:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b61a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b61c:	9a05      	ldr	r2, [sp, #20]
 800b61e:	9b07      	ldr	r3, [sp, #28]
 800b620:	4694      	mov	ip, r2
 800b622:	4463      	add	r3, ip
 800b624:	2200      	movs	r2, #0
 800b626:	9307      	str	r3, [sp, #28]
 800b628:	4b1d      	ldr	r3, [pc, #116]	; (800b6a0 <_dtoa_r+0x6b8>)
 800b62a:	f7f5 fe39 	bl	80012a0 <__aeabi_dadd>
 800b62e:	0002      	movs	r2, r0
 800b630:	000b      	movs	r3, r1
 800b632:	0020      	movs	r0, r4
 800b634:	0029      	movs	r1, r5
 800b636:	f7f4 ff1f 	bl	8000478 <__aeabi_dcmpgt>
 800b63a:	2800      	cmp	r0, #0
 800b63c:	d000      	beq.n	800b640 <_dtoa_r+0x658>
 800b63e:	e07f      	b.n	800b740 <_dtoa_r+0x758>
 800b640:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b642:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b644:	2000      	movs	r0, #0
 800b646:	4916      	ldr	r1, [pc, #88]	; (800b6a0 <_dtoa_r+0x6b8>)
 800b648:	f7f7 f806 	bl	8002658 <__aeabi_dsub>
 800b64c:	0002      	movs	r2, r0
 800b64e:	000b      	movs	r3, r1
 800b650:	0020      	movs	r0, r4
 800b652:	0029      	movs	r1, r5
 800b654:	f7f4 fefc 	bl	8000450 <__aeabi_dcmplt>
 800b658:	2800      	cmp	r0, #0
 800b65a:	d100      	bne.n	800b65e <_dtoa_r+0x676>
 800b65c:	e714      	b.n	800b488 <_dtoa_r+0x4a0>
 800b65e:	9b07      	ldr	r3, [sp, #28]
 800b660:	001a      	movs	r2, r3
 800b662:	3a01      	subs	r2, #1
 800b664:	9207      	str	r2, [sp, #28]
 800b666:	7812      	ldrb	r2, [r2, #0]
 800b668:	2a30      	cmp	r2, #48	; 0x30
 800b66a:	d0f8      	beq.n	800b65e <_dtoa_r+0x676>
 800b66c:	9307      	str	r3, [sp, #28]
 800b66e:	9602      	str	r6, [sp, #8]
 800b670:	e054      	b.n	800b71c <_dtoa_r+0x734>
 800b672:	2200      	movs	r2, #0
 800b674:	4b05      	ldr	r3, [pc, #20]	; (800b68c <_dtoa_r+0x6a4>)
 800b676:	f7f6 fd83 	bl	8002180 <__aeabi_dmul>
 800b67a:	0004      	movs	r4, r0
 800b67c:	000d      	movs	r5, r1
 800b67e:	e7b2      	b.n	800b5e6 <_dtoa_r+0x5fe>
 800b680:	080101c8 	.word	0x080101c8
 800b684:	080101a0 	.word	0x080101a0
 800b688:	3ff00000 	.word	0x3ff00000
 800b68c:	40240000 	.word	0x40240000
 800b690:	401c0000 	.word	0x401c0000
 800b694:	fcc00000 	.word	0xfcc00000
 800b698:	40140000 	.word	0x40140000
 800b69c:	7cc00000 	.word	0x7cc00000
 800b6a0:	3fe00000 	.word	0x3fe00000
 800b6a4:	9b06      	ldr	r3, [sp, #24]
 800b6a6:	9e05      	ldr	r6, [sp, #20]
 800b6a8:	3b01      	subs	r3, #1
 800b6aa:	199b      	adds	r3, r3, r6
 800b6ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b6ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b6b0:	930a      	str	r3, [sp, #40]	; 0x28
 800b6b2:	9a08      	ldr	r2, [sp, #32]
 800b6b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6b6:	0020      	movs	r0, r4
 800b6b8:	0029      	movs	r1, r5
 800b6ba:	f7f6 f95b 	bl	8001974 <__aeabi_ddiv>
 800b6be:	f7f7 fb7b 	bl	8002db8 <__aeabi_d2iz>
 800b6c2:	9006      	str	r0, [sp, #24]
 800b6c4:	f7f7 fbae 	bl	8002e24 <__aeabi_i2d>
 800b6c8:	9a08      	ldr	r2, [sp, #32]
 800b6ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6cc:	f7f6 fd58 	bl	8002180 <__aeabi_dmul>
 800b6d0:	0002      	movs	r2, r0
 800b6d2:	000b      	movs	r3, r1
 800b6d4:	0020      	movs	r0, r4
 800b6d6:	0029      	movs	r1, r5
 800b6d8:	f7f6 ffbe 	bl	8002658 <__aeabi_dsub>
 800b6dc:	0033      	movs	r3, r6
 800b6de:	9a06      	ldr	r2, [sp, #24]
 800b6e0:	3601      	adds	r6, #1
 800b6e2:	3230      	adds	r2, #48	; 0x30
 800b6e4:	701a      	strb	r2, [r3, #0]
 800b6e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b6e8:	9607      	str	r6, [sp, #28]
 800b6ea:	429a      	cmp	r2, r3
 800b6ec:	d139      	bne.n	800b762 <_dtoa_r+0x77a>
 800b6ee:	0002      	movs	r2, r0
 800b6f0:	000b      	movs	r3, r1
 800b6f2:	f7f5 fdd5 	bl	80012a0 <__aeabi_dadd>
 800b6f6:	9a08      	ldr	r2, [sp, #32]
 800b6f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6fa:	0004      	movs	r4, r0
 800b6fc:	000d      	movs	r5, r1
 800b6fe:	f7f4 febb 	bl	8000478 <__aeabi_dcmpgt>
 800b702:	2800      	cmp	r0, #0
 800b704:	d11b      	bne.n	800b73e <_dtoa_r+0x756>
 800b706:	9a08      	ldr	r2, [sp, #32]
 800b708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b70a:	0020      	movs	r0, r4
 800b70c:	0029      	movs	r1, r5
 800b70e:	f7f4 fe99 	bl	8000444 <__aeabi_dcmpeq>
 800b712:	2800      	cmp	r0, #0
 800b714:	d002      	beq.n	800b71c <_dtoa_r+0x734>
 800b716:	9b06      	ldr	r3, [sp, #24]
 800b718:	07db      	lsls	r3, r3, #31
 800b71a:	d410      	bmi.n	800b73e <_dtoa_r+0x756>
 800b71c:	0038      	movs	r0, r7
 800b71e:	9904      	ldr	r1, [sp, #16]
 800b720:	f000 fae6 	bl	800bcf0 <_Bfree>
 800b724:	2300      	movs	r3, #0
 800b726:	9a07      	ldr	r2, [sp, #28]
 800b728:	9802      	ldr	r0, [sp, #8]
 800b72a:	7013      	strb	r3, [r2, #0]
 800b72c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b72e:	3001      	adds	r0, #1
 800b730:	6018      	str	r0, [r3, #0]
 800b732:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b734:	2b00      	cmp	r3, #0
 800b736:	d100      	bne.n	800b73a <_dtoa_r+0x752>
 800b738:	e4a3      	b.n	800b082 <_dtoa_r+0x9a>
 800b73a:	601a      	str	r2, [r3, #0]
 800b73c:	e4a1      	b.n	800b082 <_dtoa_r+0x9a>
 800b73e:	9e02      	ldr	r6, [sp, #8]
 800b740:	9b07      	ldr	r3, [sp, #28]
 800b742:	9307      	str	r3, [sp, #28]
 800b744:	3b01      	subs	r3, #1
 800b746:	781a      	ldrb	r2, [r3, #0]
 800b748:	2a39      	cmp	r2, #57	; 0x39
 800b74a:	d106      	bne.n	800b75a <_dtoa_r+0x772>
 800b74c:	9a05      	ldr	r2, [sp, #20]
 800b74e:	429a      	cmp	r2, r3
 800b750:	d1f7      	bne.n	800b742 <_dtoa_r+0x75a>
 800b752:	2230      	movs	r2, #48	; 0x30
 800b754:	9905      	ldr	r1, [sp, #20]
 800b756:	3601      	adds	r6, #1
 800b758:	700a      	strb	r2, [r1, #0]
 800b75a:	781a      	ldrb	r2, [r3, #0]
 800b75c:	3201      	adds	r2, #1
 800b75e:	701a      	strb	r2, [r3, #0]
 800b760:	e785      	b.n	800b66e <_dtoa_r+0x686>
 800b762:	2200      	movs	r2, #0
 800b764:	4bad      	ldr	r3, [pc, #692]	; (800ba1c <_dtoa_r+0xa34>)
 800b766:	f7f6 fd0b 	bl	8002180 <__aeabi_dmul>
 800b76a:	2200      	movs	r2, #0
 800b76c:	2300      	movs	r3, #0
 800b76e:	0004      	movs	r4, r0
 800b770:	000d      	movs	r5, r1
 800b772:	f7f4 fe67 	bl	8000444 <__aeabi_dcmpeq>
 800b776:	2800      	cmp	r0, #0
 800b778:	d09b      	beq.n	800b6b2 <_dtoa_r+0x6ca>
 800b77a:	e7cf      	b.n	800b71c <_dtoa_r+0x734>
 800b77c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b77e:	2a00      	cmp	r2, #0
 800b780:	d100      	bne.n	800b784 <_dtoa_r+0x79c>
 800b782:	e082      	b.n	800b88a <_dtoa_r+0x8a2>
 800b784:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b786:	2a01      	cmp	r2, #1
 800b788:	dc66      	bgt.n	800b858 <_dtoa_r+0x870>
 800b78a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b78c:	2a00      	cmp	r2, #0
 800b78e:	d05f      	beq.n	800b850 <_dtoa_r+0x868>
 800b790:	4aa3      	ldr	r2, [pc, #652]	; (800ba20 <_dtoa_r+0xa38>)
 800b792:	189b      	adds	r3, r3, r2
 800b794:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b796:	9c08      	ldr	r4, [sp, #32]
 800b798:	9a08      	ldr	r2, [sp, #32]
 800b79a:	2101      	movs	r1, #1
 800b79c:	18d2      	adds	r2, r2, r3
 800b79e:	9208      	str	r2, [sp, #32]
 800b7a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b7a2:	0038      	movs	r0, r7
 800b7a4:	18d3      	adds	r3, r2, r3
 800b7a6:	930d      	str	r3, [sp, #52]	; 0x34
 800b7a8:	f000 fb52 	bl	800be50 <__i2b>
 800b7ac:	0005      	movs	r5, r0
 800b7ae:	2c00      	cmp	r4, #0
 800b7b0:	dd0e      	ble.n	800b7d0 <_dtoa_r+0x7e8>
 800b7b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	dd0b      	ble.n	800b7d0 <_dtoa_r+0x7e8>
 800b7b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b7ba:	0023      	movs	r3, r4
 800b7bc:	4294      	cmp	r4, r2
 800b7be:	dd00      	ble.n	800b7c2 <_dtoa_r+0x7da>
 800b7c0:	0013      	movs	r3, r2
 800b7c2:	9a08      	ldr	r2, [sp, #32]
 800b7c4:	1ae4      	subs	r4, r4, r3
 800b7c6:	1ad2      	subs	r2, r2, r3
 800b7c8:	9208      	str	r2, [sp, #32]
 800b7ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b7cc:	1ad3      	subs	r3, r2, r3
 800b7ce:	930d      	str	r3, [sp, #52]	; 0x34
 800b7d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d01f      	beq.n	800b816 <_dtoa_r+0x82e>
 800b7d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d05a      	beq.n	800b892 <_dtoa_r+0x8aa>
 800b7dc:	2e00      	cmp	r6, #0
 800b7de:	dd11      	ble.n	800b804 <_dtoa_r+0x81c>
 800b7e0:	0029      	movs	r1, r5
 800b7e2:	0032      	movs	r2, r6
 800b7e4:	0038      	movs	r0, r7
 800b7e6:	f000 fbf9 	bl	800bfdc <__pow5mult>
 800b7ea:	9a04      	ldr	r2, [sp, #16]
 800b7ec:	0001      	movs	r1, r0
 800b7ee:	0005      	movs	r5, r0
 800b7f0:	0038      	movs	r0, r7
 800b7f2:	f000 fb43 	bl	800be7c <__multiply>
 800b7f6:	9904      	ldr	r1, [sp, #16]
 800b7f8:	9007      	str	r0, [sp, #28]
 800b7fa:	0038      	movs	r0, r7
 800b7fc:	f000 fa78 	bl	800bcf0 <_Bfree>
 800b800:	9b07      	ldr	r3, [sp, #28]
 800b802:	9304      	str	r3, [sp, #16]
 800b804:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b806:	1b9a      	subs	r2, r3, r6
 800b808:	42b3      	cmp	r3, r6
 800b80a:	d004      	beq.n	800b816 <_dtoa_r+0x82e>
 800b80c:	0038      	movs	r0, r7
 800b80e:	9904      	ldr	r1, [sp, #16]
 800b810:	f000 fbe4 	bl	800bfdc <__pow5mult>
 800b814:	9004      	str	r0, [sp, #16]
 800b816:	2101      	movs	r1, #1
 800b818:	0038      	movs	r0, r7
 800b81a:	f000 fb19 	bl	800be50 <__i2b>
 800b81e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b820:	0006      	movs	r6, r0
 800b822:	2b00      	cmp	r3, #0
 800b824:	dd37      	ble.n	800b896 <_dtoa_r+0x8ae>
 800b826:	001a      	movs	r2, r3
 800b828:	0001      	movs	r1, r0
 800b82a:	0038      	movs	r0, r7
 800b82c:	f000 fbd6 	bl	800bfdc <__pow5mult>
 800b830:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b832:	0006      	movs	r6, r0
 800b834:	2b01      	cmp	r3, #1
 800b836:	dd33      	ble.n	800b8a0 <_dtoa_r+0x8b8>
 800b838:	2300      	movs	r3, #0
 800b83a:	9307      	str	r3, [sp, #28]
 800b83c:	6933      	ldr	r3, [r6, #16]
 800b83e:	3303      	adds	r3, #3
 800b840:	009b      	lsls	r3, r3, #2
 800b842:	18f3      	adds	r3, r6, r3
 800b844:	6858      	ldr	r0, [r3, #4]
 800b846:	f000 fabb 	bl	800bdc0 <__hi0bits>
 800b84a:	2320      	movs	r3, #32
 800b84c:	1a18      	subs	r0, r3, r0
 800b84e:	e03f      	b.n	800b8d0 <_dtoa_r+0x8e8>
 800b850:	2336      	movs	r3, #54	; 0x36
 800b852:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b854:	1a9b      	subs	r3, r3, r2
 800b856:	e79d      	b.n	800b794 <_dtoa_r+0x7ac>
 800b858:	9b06      	ldr	r3, [sp, #24]
 800b85a:	1e5e      	subs	r6, r3, #1
 800b85c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b85e:	42b3      	cmp	r3, r6
 800b860:	db08      	blt.n	800b874 <_dtoa_r+0x88c>
 800b862:	1b9e      	subs	r6, r3, r6
 800b864:	9b06      	ldr	r3, [sp, #24]
 800b866:	2b00      	cmp	r3, #0
 800b868:	da0c      	bge.n	800b884 <_dtoa_r+0x89c>
 800b86a:	9b08      	ldr	r3, [sp, #32]
 800b86c:	9a06      	ldr	r2, [sp, #24]
 800b86e:	1a9c      	subs	r4, r3, r2
 800b870:	2300      	movs	r3, #0
 800b872:	e791      	b.n	800b798 <_dtoa_r+0x7b0>
 800b874:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b876:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b878:	1af3      	subs	r3, r6, r3
 800b87a:	18d3      	adds	r3, r2, r3
 800b87c:	960e      	str	r6, [sp, #56]	; 0x38
 800b87e:	9314      	str	r3, [sp, #80]	; 0x50
 800b880:	2600      	movs	r6, #0
 800b882:	e7ef      	b.n	800b864 <_dtoa_r+0x87c>
 800b884:	9c08      	ldr	r4, [sp, #32]
 800b886:	9b06      	ldr	r3, [sp, #24]
 800b888:	e786      	b.n	800b798 <_dtoa_r+0x7b0>
 800b88a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b88c:	9c08      	ldr	r4, [sp, #32]
 800b88e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b890:	e78d      	b.n	800b7ae <_dtoa_r+0x7c6>
 800b892:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b894:	e7ba      	b.n	800b80c <_dtoa_r+0x824>
 800b896:	2300      	movs	r3, #0
 800b898:	9307      	str	r3, [sp, #28]
 800b89a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b89c:	2b01      	cmp	r3, #1
 800b89e:	dc13      	bgt.n	800b8c8 <_dtoa_r+0x8e0>
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	9307      	str	r3, [sp, #28]
 800b8a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d10e      	bne.n	800b8c8 <_dtoa_r+0x8e0>
 800b8aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8ac:	031b      	lsls	r3, r3, #12
 800b8ae:	d10b      	bne.n	800b8c8 <_dtoa_r+0x8e0>
 800b8b0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b8b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b8b4:	4213      	tst	r3, r2
 800b8b6:	d007      	beq.n	800b8c8 <_dtoa_r+0x8e0>
 800b8b8:	9b08      	ldr	r3, [sp, #32]
 800b8ba:	3301      	adds	r3, #1
 800b8bc:	9308      	str	r3, [sp, #32]
 800b8be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	930d      	str	r3, [sp, #52]	; 0x34
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	9307      	str	r3, [sp, #28]
 800b8c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b8ca:	2001      	movs	r0, #1
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d1b5      	bne.n	800b83c <_dtoa_r+0x854>
 800b8d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b8d2:	221f      	movs	r2, #31
 800b8d4:	1818      	adds	r0, r3, r0
 800b8d6:	0003      	movs	r3, r0
 800b8d8:	4013      	ands	r3, r2
 800b8da:	4210      	tst	r0, r2
 800b8dc:	d046      	beq.n	800b96c <_dtoa_r+0x984>
 800b8de:	3201      	adds	r2, #1
 800b8e0:	1ad2      	subs	r2, r2, r3
 800b8e2:	2a04      	cmp	r2, #4
 800b8e4:	dd3f      	ble.n	800b966 <_dtoa_r+0x97e>
 800b8e6:	221c      	movs	r2, #28
 800b8e8:	1ad3      	subs	r3, r2, r3
 800b8ea:	9a08      	ldr	r2, [sp, #32]
 800b8ec:	18e4      	adds	r4, r4, r3
 800b8ee:	18d2      	adds	r2, r2, r3
 800b8f0:	9208      	str	r2, [sp, #32]
 800b8f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b8f4:	18d3      	adds	r3, r2, r3
 800b8f6:	930d      	str	r3, [sp, #52]	; 0x34
 800b8f8:	9b08      	ldr	r3, [sp, #32]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	dd05      	ble.n	800b90a <_dtoa_r+0x922>
 800b8fe:	001a      	movs	r2, r3
 800b900:	0038      	movs	r0, r7
 800b902:	9904      	ldr	r1, [sp, #16]
 800b904:	f000 fbc6 	bl	800c094 <__lshift>
 800b908:	9004      	str	r0, [sp, #16]
 800b90a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	dd05      	ble.n	800b91c <_dtoa_r+0x934>
 800b910:	0031      	movs	r1, r6
 800b912:	001a      	movs	r2, r3
 800b914:	0038      	movs	r0, r7
 800b916:	f000 fbbd 	bl	800c094 <__lshift>
 800b91a:	0006      	movs	r6, r0
 800b91c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d026      	beq.n	800b970 <_dtoa_r+0x988>
 800b922:	0031      	movs	r1, r6
 800b924:	9804      	ldr	r0, [sp, #16]
 800b926:	f000 fc25 	bl	800c174 <__mcmp>
 800b92a:	2800      	cmp	r0, #0
 800b92c:	da20      	bge.n	800b970 <_dtoa_r+0x988>
 800b92e:	9b02      	ldr	r3, [sp, #8]
 800b930:	220a      	movs	r2, #10
 800b932:	3b01      	subs	r3, #1
 800b934:	9302      	str	r3, [sp, #8]
 800b936:	0038      	movs	r0, r7
 800b938:	2300      	movs	r3, #0
 800b93a:	9904      	ldr	r1, [sp, #16]
 800b93c:	f000 f9fc 	bl	800bd38 <__multadd>
 800b940:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b942:	9004      	str	r0, [sp, #16]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d100      	bne.n	800b94a <_dtoa_r+0x962>
 800b948:	e160      	b.n	800bc0c <_dtoa_r+0xc24>
 800b94a:	2300      	movs	r3, #0
 800b94c:	0029      	movs	r1, r5
 800b94e:	220a      	movs	r2, #10
 800b950:	0038      	movs	r0, r7
 800b952:	f000 f9f1 	bl	800bd38 <__multadd>
 800b956:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b958:	0005      	movs	r5, r0
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	dc47      	bgt.n	800b9ee <_dtoa_r+0xa06>
 800b95e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b960:	2b02      	cmp	r3, #2
 800b962:	dc0d      	bgt.n	800b980 <_dtoa_r+0x998>
 800b964:	e043      	b.n	800b9ee <_dtoa_r+0xa06>
 800b966:	2a04      	cmp	r2, #4
 800b968:	d0c6      	beq.n	800b8f8 <_dtoa_r+0x910>
 800b96a:	0013      	movs	r3, r2
 800b96c:	331c      	adds	r3, #28
 800b96e:	e7bc      	b.n	800b8ea <_dtoa_r+0x902>
 800b970:	9b06      	ldr	r3, [sp, #24]
 800b972:	2b00      	cmp	r3, #0
 800b974:	dc35      	bgt.n	800b9e2 <_dtoa_r+0x9fa>
 800b976:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b978:	2b02      	cmp	r3, #2
 800b97a:	dd32      	ble.n	800b9e2 <_dtoa_r+0x9fa>
 800b97c:	9b06      	ldr	r3, [sp, #24]
 800b97e:	930c      	str	r3, [sp, #48]	; 0x30
 800b980:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b982:	2b00      	cmp	r3, #0
 800b984:	d10c      	bne.n	800b9a0 <_dtoa_r+0x9b8>
 800b986:	0031      	movs	r1, r6
 800b988:	2205      	movs	r2, #5
 800b98a:	0038      	movs	r0, r7
 800b98c:	f000 f9d4 	bl	800bd38 <__multadd>
 800b990:	0006      	movs	r6, r0
 800b992:	0001      	movs	r1, r0
 800b994:	9804      	ldr	r0, [sp, #16]
 800b996:	f000 fbed 	bl	800c174 <__mcmp>
 800b99a:	2800      	cmp	r0, #0
 800b99c:	dd00      	ble.n	800b9a0 <_dtoa_r+0x9b8>
 800b99e:	e59f      	b.n	800b4e0 <_dtoa_r+0x4f8>
 800b9a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b9a2:	43db      	mvns	r3, r3
 800b9a4:	9302      	str	r3, [sp, #8]
 800b9a6:	9b05      	ldr	r3, [sp, #20]
 800b9a8:	9307      	str	r3, [sp, #28]
 800b9aa:	2400      	movs	r4, #0
 800b9ac:	0031      	movs	r1, r6
 800b9ae:	0038      	movs	r0, r7
 800b9b0:	f000 f99e 	bl	800bcf0 <_Bfree>
 800b9b4:	2d00      	cmp	r5, #0
 800b9b6:	d100      	bne.n	800b9ba <_dtoa_r+0x9d2>
 800b9b8:	e6b0      	b.n	800b71c <_dtoa_r+0x734>
 800b9ba:	2c00      	cmp	r4, #0
 800b9bc:	d005      	beq.n	800b9ca <_dtoa_r+0x9e2>
 800b9be:	42ac      	cmp	r4, r5
 800b9c0:	d003      	beq.n	800b9ca <_dtoa_r+0x9e2>
 800b9c2:	0021      	movs	r1, r4
 800b9c4:	0038      	movs	r0, r7
 800b9c6:	f000 f993 	bl	800bcf0 <_Bfree>
 800b9ca:	0029      	movs	r1, r5
 800b9cc:	0038      	movs	r0, r7
 800b9ce:	f000 f98f 	bl	800bcf0 <_Bfree>
 800b9d2:	e6a3      	b.n	800b71c <_dtoa_r+0x734>
 800b9d4:	2600      	movs	r6, #0
 800b9d6:	0035      	movs	r5, r6
 800b9d8:	e7e2      	b.n	800b9a0 <_dtoa_r+0x9b8>
 800b9da:	9602      	str	r6, [sp, #8]
 800b9dc:	9e07      	ldr	r6, [sp, #28]
 800b9de:	0035      	movs	r5, r6
 800b9e0:	e57e      	b.n	800b4e0 <_dtoa_r+0x4f8>
 800b9e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d100      	bne.n	800b9ea <_dtoa_r+0xa02>
 800b9e8:	e0c8      	b.n	800bb7c <_dtoa_r+0xb94>
 800b9ea:	9b06      	ldr	r3, [sp, #24]
 800b9ec:	930c      	str	r3, [sp, #48]	; 0x30
 800b9ee:	2c00      	cmp	r4, #0
 800b9f0:	dd05      	ble.n	800b9fe <_dtoa_r+0xa16>
 800b9f2:	0029      	movs	r1, r5
 800b9f4:	0022      	movs	r2, r4
 800b9f6:	0038      	movs	r0, r7
 800b9f8:	f000 fb4c 	bl	800c094 <__lshift>
 800b9fc:	0005      	movs	r5, r0
 800b9fe:	9b07      	ldr	r3, [sp, #28]
 800ba00:	0028      	movs	r0, r5
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d01f      	beq.n	800ba46 <_dtoa_r+0xa5e>
 800ba06:	0038      	movs	r0, r7
 800ba08:	6869      	ldr	r1, [r5, #4]
 800ba0a:	f000 f92d 	bl	800bc68 <_Balloc>
 800ba0e:	1e04      	subs	r4, r0, #0
 800ba10:	d10c      	bne.n	800ba2c <_dtoa_r+0xa44>
 800ba12:	0002      	movs	r2, r0
 800ba14:	4b03      	ldr	r3, [pc, #12]	; (800ba24 <_dtoa_r+0xa3c>)
 800ba16:	4904      	ldr	r1, [pc, #16]	; (800ba28 <_dtoa_r+0xa40>)
 800ba18:	f7ff fafb 	bl	800b012 <_dtoa_r+0x2a>
 800ba1c:	40240000 	.word	0x40240000
 800ba20:	00000433 	.word	0x00000433
 800ba24:	0801012f 	.word	0x0801012f
 800ba28:	000002ea 	.word	0x000002ea
 800ba2c:	0029      	movs	r1, r5
 800ba2e:	692b      	ldr	r3, [r5, #16]
 800ba30:	310c      	adds	r1, #12
 800ba32:	1c9a      	adds	r2, r3, #2
 800ba34:	0092      	lsls	r2, r2, #2
 800ba36:	300c      	adds	r0, #12
 800ba38:	f000 f90d 	bl	800bc56 <memcpy>
 800ba3c:	2201      	movs	r2, #1
 800ba3e:	0021      	movs	r1, r4
 800ba40:	0038      	movs	r0, r7
 800ba42:	f000 fb27 	bl	800c094 <__lshift>
 800ba46:	002c      	movs	r4, r5
 800ba48:	0005      	movs	r5, r0
 800ba4a:	9b05      	ldr	r3, [sp, #20]
 800ba4c:	9308      	str	r3, [sp, #32]
 800ba4e:	0031      	movs	r1, r6
 800ba50:	9804      	ldr	r0, [sp, #16]
 800ba52:	f7ff fa3d 	bl	800aed0 <quorem>
 800ba56:	0003      	movs	r3, r0
 800ba58:	0021      	movs	r1, r4
 800ba5a:	3330      	adds	r3, #48	; 0x30
 800ba5c:	900e      	str	r0, [sp, #56]	; 0x38
 800ba5e:	9804      	ldr	r0, [sp, #16]
 800ba60:	9306      	str	r3, [sp, #24]
 800ba62:	f000 fb87 	bl	800c174 <__mcmp>
 800ba66:	002a      	movs	r2, r5
 800ba68:	900f      	str	r0, [sp, #60]	; 0x3c
 800ba6a:	0031      	movs	r1, r6
 800ba6c:	0038      	movs	r0, r7
 800ba6e:	f000 fb9d 	bl	800c1ac <__mdiff>
 800ba72:	68c3      	ldr	r3, [r0, #12]
 800ba74:	9007      	str	r0, [sp, #28]
 800ba76:	9310      	str	r3, [sp, #64]	; 0x40
 800ba78:	2301      	movs	r3, #1
 800ba7a:	930d      	str	r3, [sp, #52]	; 0x34
 800ba7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d104      	bne.n	800ba8c <_dtoa_r+0xaa4>
 800ba82:	0001      	movs	r1, r0
 800ba84:	9804      	ldr	r0, [sp, #16]
 800ba86:	f000 fb75 	bl	800c174 <__mcmp>
 800ba8a:	900d      	str	r0, [sp, #52]	; 0x34
 800ba8c:	0038      	movs	r0, r7
 800ba8e:	9907      	ldr	r1, [sp, #28]
 800ba90:	f000 f92e 	bl	800bcf0 <_Bfree>
 800ba94:	2301      	movs	r3, #1
 800ba96:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ba98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba9a:	4018      	ands	r0, r3
 800ba9c:	9b08      	ldr	r3, [sp, #32]
 800ba9e:	3301      	adds	r3, #1
 800baa0:	9307      	str	r3, [sp, #28]
 800baa2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800baa4:	4313      	orrs	r3, r2
 800baa6:	4303      	orrs	r3, r0
 800baa8:	d10c      	bne.n	800bac4 <_dtoa_r+0xadc>
 800baaa:	9b06      	ldr	r3, [sp, #24]
 800baac:	2b39      	cmp	r3, #57	; 0x39
 800baae:	d025      	beq.n	800bafc <_dtoa_r+0xb14>
 800bab0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	dd02      	ble.n	800babc <_dtoa_r+0xad4>
 800bab6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bab8:	3331      	adds	r3, #49	; 0x31
 800baba:	9306      	str	r3, [sp, #24]
 800babc:	9b08      	ldr	r3, [sp, #32]
 800babe:	9a06      	ldr	r2, [sp, #24]
 800bac0:	701a      	strb	r2, [r3, #0]
 800bac2:	e773      	b.n	800b9ac <_dtoa_r+0x9c4>
 800bac4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	db03      	blt.n	800bad2 <_dtoa_r+0xaea>
 800baca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bacc:	4313      	orrs	r3, r2
 800bace:	4303      	orrs	r3, r0
 800bad0:	d11f      	bne.n	800bb12 <_dtoa_r+0xb2a>
 800bad2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	ddf1      	ble.n	800babc <_dtoa_r+0xad4>
 800bad8:	9904      	ldr	r1, [sp, #16]
 800bada:	2201      	movs	r2, #1
 800badc:	0038      	movs	r0, r7
 800bade:	f000 fad9 	bl	800c094 <__lshift>
 800bae2:	0031      	movs	r1, r6
 800bae4:	9004      	str	r0, [sp, #16]
 800bae6:	f000 fb45 	bl	800c174 <__mcmp>
 800baea:	2800      	cmp	r0, #0
 800baec:	dc03      	bgt.n	800baf6 <_dtoa_r+0xb0e>
 800baee:	d1e5      	bne.n	800babc <_dtoa_r+0xad4>
 800baf0:	9b06      	ldr	r3, [sp, #24]
 800baf2:	07db      	lsls	r3, r3, #31
 800baf4:	d5e2      	bpl.n	800babc <_dtoa_r+0xad4>
 800baf6:	9b06      	ldr	r3, [sp, #24]
 800baf8:	2b39      	cmp	r3, #57	; 0x39
 800bafa:	d1dc      	bne.n	800bab6 <_dtoa_r+0xace>
 800bafc:	2339      	movs	r3, #57	; 0x39
 800bafe:	9a08      	ldr	r2, [sp, #32]
 800bb00:	7013      	strb	r3, [r2, #0]
 800bb02:	9b07      	ldr	r3, [sp, #28]
 800bb04:	9307      	str	r3, [sp, #28]
 800bb06:	3b01      	subs	r3, #1
 800bb08:	781a      	ldrb	r2, [r3, #0]
 800bb0a:	2a39      	cmp	r2, #57	; 0x39
 800bb0c:	d06c      	beq.n	800bbe8 <_dtoa_r+0xc00>
 800bb0e:	3201      	adds	r2, #1
 800bb10:	e7d6      	b.n	800bac0 <_dtoa_r+0xad8>
 800bb12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	dd07      	ble.n	800bb28 <_dtoa_r+0xb40>
 800bb18:	9b06      	ldr	r3, [sp, #24]
 800bb1a:	2b39      	cmp	r3, #57	; 0x39
 800bb1c:	d0ee      	beq.n	800bafc <_dtoa_r+0xb14>
 800bb1e:	9b06      	ldr	r3, [sp, #24]
 800bb20:	9a08      	ldr	r2, [sp, #32]
 800bb22:	3301      	adds	r3, #1
 800bb24:	7013      	strb	r3, [r2, #0]
 800bb26:	e741      	b.n	800b9ac <_dtoa_r+0x9c4>
 800bb28:	9b08      	ldr	r3, [sp, #32]
 800bb2a:	9a06      	ldr	r2, [sp, #24]
 800bb2c:	701a      	strb	r2, [r3, #0]
 800bb2e:	2301      	movs	r3, #1
 800bb30:	9a05      	ldr	r2, [sp, #20]
 800bb32:	1a9b      	subs	r3, r3, r2
 800bb34:	9a08      	ldr	r2, [sp, #32]
 800bb36:	189b      	adds	r3, r3, r2
 800bb38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d03e      	beq.n	800bbbc <_dtoa_r+0xbd4>
 800bb3e:	2300      	movs	r3, #0
 800bb40:	220a      	movs	r2, #10
 800bb42:	9904      	ldr	r1, [sp, #16]
 800bb44:	0038      	movs	r0, r7
 800bb46:	f000 f8f7 	bl	800bd38 <__multadd>
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	9004      	str	r0, [sp, #16]
 800bb4e:	220a      	movs	r2, #10
 800bb50:	0021      	movs	r1, r4
 800bb52:	0038      	movs	r0, r7
 800bb54:	42ac      	cmp	r4, r5
 800bb56:	d106      	bne.n	800bb66 <_dtoa_r+0xb7e>
 800bb58:	f000 f8ee 	bl	800bd38 <__multadd>
 800bb5c:	0004      	movs	r4, r0
 800bb5e:	0005      	movs	r5, r0
 800bb60:	9b07      	ldr	r3, [sp, #28]
 800bb62:	9308      	str	r3, [sp, #32]
 800bb64:	e773      	b.n	800ba4e <_dtoa_r+0xa66>
 800bb66:	f000 f8e7 	bl	800bd38 <__multadd>
 800bb6a:	0029      	movs	r1, r5
 800bb6c:	0004      	movs	r4, r0
 800bb6e:	2300      	movs	r3, #0
 800bb70:	220a      	movs	r2, #10
 800bb72:	0038      	movs	r0, r7
 800bb74:	f000 f8e0 	bl	800bd38 <__multadd>
 800bb78:	0005      	movs	r5, r0
 800bb7a:	e7f1      	b.n	800bb60 <_dtoa_r+0xb78>
 800bb7c:	9b06      	ldr	r3, [sp, #24]
 800bb7e:	930c      	str	r3, [sp, #48]	; 0x30
 800bb80:	2400      	movs	r4, #0
 800bb82:	0031      	movs	r1, r6
 800bb84:	9804      	ldr	r0, [sp, #16]
 800bb86:	f7ff f9a3 	bl	800aed0 <quorem>
 800bb8a:	9b05      	ldr	r3, [sp, #20]
 800bb8c:	3030      	adds	r0, #48	; 0x30
 800bb8e:	5518      	strb	r0, [r3, r4]
 800bb90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb92:	3401      	adds	r4, #1
 800bb94:	9006      	str	r0, [sp, #24]
 800bb96:	42a3      	cmp	r3, r4
 800bb98:	dd07      	ble.n	800bbaa <_dtoa_r+0xbc2>
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	220a      	movs	r2, #10
 800bb9e:	0038      	movs	r0, r7
 800bba0:	9904      	ldr	r1, [sp, #16]
 800bba2:	f000 f8c9 	bl	800bd38 <__multadd>
 800bba6:	9004      	str	r0, [sp, #16]
 800bba8:	e7eb      	b.n	800bb82 <_dtoa_r+0xb9a>
 800bbaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bbac:	2001      	movs	r0, #1
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	dd00      	ble.n	800bbb4 <_dtoa_r+0xbcc>
 800bbb2:	0018      	movs	r0, r3
 800bbb4:	2400      	movs	r4, #0
 800bbb6:	9b05      	ldr	r3, [sp, #20]
 800bbb8:	181b      	adds	r3, r3, r0
 800bbba:	9307      	str	r3, [sp, #28]
 800bbbc:	9904      	ldr	r1, [sp, #16]
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	0038      	movs	r0, r7
 800bbc2:	f000 fa67 	bl	800c094 <__lshift>
 800bbc6:	0031      	movs	r1, r6
 800bbc8:	9004      	str	r0, [sp, #16]
 800bbca:	f000 fad3 	bl	800c174 <__mcmp>
 800bbce:	2800      	cmp	r0, #0
 800bbd0:	dc97      	bgt.n	800bb02 <_dtoa_r+0xb1a>
 800bbd2:	d102      	bne.n	800bbda <_dtoa_r+0xbf2>
 800bbd4:	9b06      	ldr	r3, [sp, #24]
 800bbd6:	07db      	lsls	r3, r3, #31
 800bbd8:	d493      	bmi.n	800bb02 <_dtoa_r+0xb1a>
 800bbda:	9b07      	ldr	r3, [sp, #28]
 800bbdc:	9307      	str	r3, [sp, #28]
 800bbde:	3b01      	subs	r3, #1
 800bbe0:	781a      	ldrb	r2, [r3, #0]
 800bbe2:	2a30      	cmp	r2, #48	; 0x30
 800bbe4:	d0fa      	beq.n	800bbdc <_dtoa_r+0xbf4>
 800bbe6:	e6e1      	b.n	800b9ac <_dtoa_r+0x9c4>
 800bbe8:	9a05      	ldr	r2, [sp, #20]
 800bbea:	429a      	cmp	r2, r3
 800bbec:	d18a      	bne.n	800bb04 <_dtoa_r+0xb1c>
 800bbee:	9b02      	ldr	r3, [sp, #8]
 800bbf0:	3301      	adds	r3, #1
 800bbf2:	9302      	str	r3, [sp, #8]
 800bbf4:	2331      	movs	r3, #49	; 0x31
 800bbf6:	e795      	b.n	800bb24 <_dtoa_r+0xb3c>
 800bbf8:	4b08      	ldr	r3, [pc, #32]	; (800bc1c <_dtoa_r+0xc34>)
 800bbfa:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bbfc:	9305      	str	r3, [sp, #20]
 800bbfe:	4b08      	ldr	r3, [pc, #32]	; (800bc20 <_dtoa_r+0xc38>)
 800bc00:	2a00      	cmp	r2, #0
 800bc02:	d001      	beq.n	800bc08 <_dtoa_r+0xc20>
 800bc04:	f7ff fa3b 	bl	800b07e <_dtoa_r+0x96>
 800bc08:	f7ff fa3b 	bl	800b082 <_dtoa_r+0x9a>
 800bc0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	dcb6      	bgt.n	800bb80 <_dtoa_r+0xb98>
 800bc12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bc14:	2b02      	cmp	r3, #2
 800bc16:	dd00      	ble.n	800bc1a <_dtoa_r+0xc32>
 800bc18:	e6b2      	b.n	800b980 <_dtoa_r+0x998>
 800bc1a:	e7b1      	b.n	800bb80 <_dtoa_r+0xb98>
 800bc1c:	080100ac 	.word	0x080100ac
 800bc20:	080100b4 	.word	0x080100b4

0800bc24 <_localeconv_r>:
 800bc24:	4800      	ldr	r0, [pc, #0]	; (800bc28 <_localeconv_r+0x4>)
 800bc26:	4770      	bx	lr
 800bc28:	20000164 	.word	0x20000164

0800bc2c <malloc>:
 800bc2c:	b510      	push	{r4, lr}
 800bc2e:	4b03      	ldr	r3, [pc, #12]	; (800bc3c <malloc+0x10>)
 800bc30:	0001      	movs	r1, r0
 800bc32:	6818      	ldr	r0, [r3, #0]
 800bc34:	f000 fc0e 	bl	800c454 <_malloc_r>
 800bc38:	bd10      	pop	{r4, pc}
 800bc3a:	46c0      	nop			; (mov r8, r8)
 800bc3c:	20000010 	.word	0x20000010

0800bc40 <memchr>:
 800bc40:	b2c9      	uxtb	r1, r1
 800bc42:	1882      	adds	r2, r0, r2
 800bc44:	4290      	cmp	r0, r2
 800bc46:	d101      	bne.n	800bc4c <memchr+0xc>
 800bc48:	2000      	movs	r0, #0
 800bc4a:	4770      	bx	lr
 800bc4c:	7803      	ldrb	r3, [r0, #0]
 800bc4e:	428b      	cmp	r3, r1
 800bc50:	d0fb      	beq.n	800bc4a <memchr+0xa>
 800bc52:	3001      	adds	r0, #1
 800bc54:	e7f6      	b.n	800bc44 <memchr+0x4>

0800bc56 <memcpy>:
 800bc56:	2300      	movs	r3, #0
 800bc58:	b510      	push	{r4, lr}
 800bc5a:	429a      	cmp	r2, r3
 800bc5c:	d100      	bne.n	800bc60 <memcpy+0xa>
 800bc5e:	bd10      	pop	{r4, pc}
 800bc60:	5ccc      	ldrb	r4, [r1, r3]
 800bc62:	54c4      	strb	r4, [r0, r3]
 800bc64:	3301      	adds	r3, #1
 800bc66:	e7f8      	b.n	800bc5a <memcpy+0x4>

0800bc68 <_Balloc>:
 800bc68:	b570      	push	{r4, r5, r6, lr}
 800bc6a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bc6c:	0006      	movs	r6, r0
 800bc6e:	000c      	movs	r4, r1
 800bc70:	2d00      	cmp	r5, #0
 800bc72:	d10e      	bne.n	800bc92 <_Balloc+0x2a>
 800bc74:	2010      	movs	r0, #16
 800bc76:	f7ff ffd9 	bl	800bc2c <malloc>
 800bc7a:	1e02      	subs	r2, r0, #0
 800bc7c:	6270      	str	r0, [r6, #36]	; 0x24
 800bc7e:	d104      	bne.n	800bc8a <_Balloc+0x22>
 800bc80:	2166      	movs	r1, #102	; 0x66
 800bc82:	4b19      	ldr	r3, [pc, #100]	; (800bce8 <_Balloc+0x80>)
 800bc84:	4819      	ldr	r0, [pc, #100]	; (800bcec <_Balloc+0x84>)
 800bc86:	f000 fdb7 	bl	800c7f8 <__assert_func>
 800bc8a:	6045      	str	r5, [r0, #4]
 800bc8c:	6085      	str	r5, [r0, #8]
 800bc8e:	6005      	str	r5, [r0, #0]
 800bc90:	60c5      	str	r5, [r0, #12]
 800bc92:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800bc94:	68eb      	ldr	r3, [r5, #12]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d013      	beq.n	800bcc2 <_Balloc+0x5a>
 800bc9a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bc9c:	00a2      	lsls	r2, r4, #2
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	189b      	adds	r3, r3, r2
 800bca2:	6818      	ldr	r0, [r3, #0]
 800bca4:	2800      	cmp	r0, #0
 800bca6:	d118      	bne.n	800bcda <_Balloc+0x72>
 800bca8:	2101      	movs	r1, #1
 800bcaa:	000d      	movs	r5, r1
 800bcac:	40a5      	lsls	r5, r4
 800bcae:	1d6a      	adds	r2, r5, #5
 800bcb0:	0030      	movs	r0, r6
 800bcb2:	0092      	lsls	r2, r2, #2
 800bcb4:	f000 fb76 	bl	800c3a4 <_calloc_r>
 800bcb8:	2800      	cmp	r0, #0
 800bcba:	d00c      	beq.n	800bcd6 <_Balloc+0x6e>
 800bcbc:	6044      	str	r4, [r0, #4]
 800bcbe:	6085      	str	r5, [r0, #8]
 800bcc0:	e00d      	b.n	800bcde <_Balloc+0x76>
 800bcc2:	2221      	movs	r2, #33	; 0x21
 800bcc4:	2104      	movs	r1, #4
 800bcc6:	0030      	movs	r0, r6
 800bcc8:	f000 fb6c 	bl	800c3a4 <_calloc_r>
 800bccc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bcce:	60e8      	str	r0, [r5, #12]
 800bcd0:	68db      	ldr	r3, [r3, #12]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d1e1      	bne.n	800bc9a <_Balloc+0x32>
 800bcd6:	2000      	movs	r0, #0
 800bcd8:	bd70      	pop	{r4, r5, r6, pc}
 800bcda:	6802      	ldr	r2, [r0, #0]
 800bcdc:	601a      	str	r2, [r3, #0]
 800bcde:	2300      	movs	r3, #0
 800bce0:	6103      	str	r3, [r0, #16]
 800bce2:	60c3      	str	r3, [r0, #12]
 800bce4:	e7f8      	b.n	800bcd8 <_Balloc+0x70>
 800bce6:	46c0      	nop			; (mov r8, r8)
 800bce8:	080100b9 	.word	0x080100b9
 800bcec:	08010140 	.word	0x08010140

0800bcf0 <_Bfree>:
 800bcf0:	b570      	push	{r4, r5, r6, lr}
 800bcf2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bcf4:	0005      	movs	r5, r0
 800bcf6:	000c      	movs	r4, r1
 800bcf8:	2e00      	cmp	r6, #0
 800bcfa:	d10e      	bne.n	800bd1a <_Bfree+0x2a>
 800bcfc:	2010      	movs	r0, #16
 800bcfe:	f7ff ff95 	bl	800bc2c <malloc>
 800bd02:	1e02      	subs	r2, r0, #0
 800bd04:	6268      	str	r0, [r5, #36]	; 0x24
 800bd06:	d104      	bne.n	800bd12 <_Bfree+0x22>
 800bd08:	218a      	movs	r1, #138	; 0x8a
 800bd0a:	4b09      	ldr	r3, [pc, #36]	; (800bd30 <_Bfree+0x40>)
 800bd0c:	4809      	ldr	r0, [pc, #36]	; (800bd34 <_Bfree+0x44>)
 800bd0e:	f000 fd73 	bl	800c7f8 <__assert_func>
 800bd12:	6046      	str	r6, [r0, #4]
 800bd14:	6086      	str	r6, [r0, #8]
 800bd16:	6006      	str	r6, [r0, #0]
 800bd18:	60c6      	str	r6, [r0, #12]
 800bd1a:	2c00      	cmp	r4, #0
 800bd1c:	d007      	beq.n	800bd2e <_Bfree+0x3e>
 800bd1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bd20:	6862      	ldr	r2, [r4, #4]
 800bd22:	68db      	ldr	r3, [r3, #12]
 800bd24:	0092      	lsls	r2, r2, #2
 800bd26:	189b      	adds	r3, r3, r2
 800bd28:	681a      	ldr	r2, [r3, #0]
 800bd2a:	6022      	str	r2, [r4, #0]
 800bd2c:	601c      	str	r4, [r3, #0]
 800bd2e:	bd70      	pop	{r4, r5, r6, pc}
 800bd30:	080100b9 	.word	0x080100b9
 800bd34:	08010140 	.word	0x08010140

0800bd38 <__multadd>:
 800bd38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd3a:	000e      	movs	r6, r1
 800bd3c:	9001      	str	r0, [sp, #4]
 800bd3e:	000c      	movs	r4, r1
 800bd40:	001d      	movs	r5, r3
 800bd42:	2000      	movs	r0, #0
 800bd44:	690f      	ldr	r7, [r1, #16]
 800bd46:	3614      	adds	r6, #20
 800bd48:	6833      	ldr	r3, [r6, #0]
 800bd4a:	3001      	adds	r0, #1
 800bd4c:	b299      	uxth	r1, r3
 800bd4e:	4351      	muls	r1, r2
 800bd50:	0c1b      	lsrs	r3, r3, #16
 800bd52:	4353      	muls	r3, r2
 800bd54:	1949      	adds	r1, r1, r5
 800bd56:	0c0d      	lsrs	r5, r1, #16
 800bd58:	195b      	adds	r3, r3, r5
 800bd5a:	0c1d      	lsrs	r5, r3, #16
 800bd5c:	b289      	uxth	r1, r1
 800bd5e:	041b      	lsls	r3, r3, #16
 800bd60:	185b      	adds	r3, r3, r1
 800bd62:	c608      	stmia	r6!, {r3}
 800bd64:	4287      	cmp	r7, r0
 800bd66:	dcef      	bgt.n	800bd48 <__multadd+0x10>
 800bd68:	2d00      	cmp	r5, #0
 800bd6a:	d022      	beq.n	800bdb2 <__multadd+0x7a>
 800bd6c:	68a3      	ldr	r3, [r4, #8]
 800bd6e:	42bb      	cmp	r3, r7
 800bd70:	dc19      	bgt.n	800bda6 <__multadd+0x6e>
 800bd72:	6863      	ldr	r3, [r4, #4]
 800bd74:	9801      	ldr	r0, [sp, #4]
 800bd76:	1c59      	adds	r1, r3, #1
 800bd78:	f7ff ff76 	bl	800bc68 <_Balloc>
 800bd7c:	1e06      	subs	r6, r0, #0
 800bd7e:	d105      	bne.n	800bd8c <__multadd+0x54>
 800bd80:	0002      	movs	r2, r0
 800bd82:	21b5      	movs	r1, #181	; 0xb5
 800bd84:	4b0c      	ldr	r3, [pc, #48]	; (800bdb8 <__multadd+0x80>)
 800bd86:	480d      	ldr	r0, [pc, #52]	; (800bdbc <__multadd+0x84>)
 800bd88:	f000 fd36 	bl	800c7f8 <__assert_func>
 800bd8c:	0021      	movs	r1, r4
 800bd8e:	6923      	ldr	r3, [r4, #16]
 800bd90:	310c      	adds	r1, #12
 800bd92:	1c9a      	adds	r2, r3, #2
 800bd94:	0092      	lsls	r2, r2, #2
 800bd96:	300c      	adds	r0, #12
 800bd98:	f7ff ff5d 	bl	800bc56 <memcpy>
 800bd9c:	0021      	movs	r1, r4
 800bd9e:	9801      	ldr	r0, [sp, #4]
 800bda0:	f7ff ffa6 	bl	800bcf0 <_Bfree>
 800bda4:	0034      	movs	r4, r6
 800bda6:	1d3b      	adds	r3, r7, #4
 800bda8:	009b      	lsls	r3, r3, #2
 800bdaa:	18e3      	adds	r3, r4, r3
 800bdac:	605d      	str	r5, [r3, #4]
 800bdae:	1c7b      	adds	r3, r7, #1
 800bdb0:	6123      	str	r3, [r4, #16]
 800bdb2:	0020      	movs	r0, r4
 800bdb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bdb6:	46c0      	nop			; (mov r8, r8)
 800bdb8:	0801012f 	.word	0x0801012f
 800bdbc:	08010140 	.word	0x08010140

0800bdc0 <__hi0bits>:
 800bdc0:	0003      	movs	r3, r0
 800bdc2:	0c02      	lsrs	r2, r0, #16
 800bdc4:	2000      	movs	r0, #0
 800bdc6:	4282      	cmp	r2, r0
 800bdc8:	d101      	bne.n	800bdce <__hi0bits+0xe>
 800bdca:	041b      	lsls	r3, r3, #16
 800bdcc:	3010      	adds	r0, #16
 800bdce:	0e1a      	lsrs	r2, r3, #24
 800bdd0:	d101      	bne.n	800bdd6 <__hi0bits+0x16>
 800bdd2:	3008      	adds	r0, #8
 800bdd4:	021b      	lsls	r3, r3, #8
 800bdd6:	0f1a      	lsrs	r2, r3, #28
 800bdd8:	d101      	bne.n	800bdde <__hi0bits+0x1e>
 800bdda:	3004      	adds	r0, #4
 800bddc:	011b      	lsls	r3, r3, #4
 800bdde:	0f9a      	lsrs	r2, r3, #30
 800bde0:	d101      	bne.n	800bde6 <__hi0bits+0x26>
 800bde2:	3002      	adds	r0, #2
 800bde4:	009b      	lsls	r3, r3, #2
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	db03      	blt.n	800bdf2 <__hi0bits+0x32>
 800bdea:	3001      	adds	r0, #1
 800bdec:	005b      	lsls	r3, r3, #1
 800bdee:	d400      	bmi.n	800bdf2 <__hi0bits+0x32>
 800bdf0:	2020      	movs	r0, #32
 800bdf2:	4770      	bx	lr

0800bdf4 <__lo0bits>:
 800bdf4:	6803      	ldr	r3, [r0, #0]
 800bdf6:	0002      	movs	r2, r0
 800bdf8:	2107      	movs	r1, #7
 800bdfa:	0018      	movs	r0, r3
 800bdfc:	4008      	ands	r0, r1
 800bdfe:	420b      	tst	r3, r1
 800be00:	d00d      	beq.n	800be1e <__lo0bits+0x2a>
 800be02:	3906      	subs	r1, #6
 800be04:	2000      	movs	r0, #0
 800be06:	420b      	tst	r3, r1
 800be08:	d105      	bne.n	800be16 <__lo0bits+0x22>
 800be0a:	3002      	adds	r0, #2
 800be0c:	4203      	tst	r3, r0
 800be0e:	d003      	beq.n	800be18 <__lo0bits+0x24>
 800be10:	40cb      	lsrs	r3, r1
 800be12:	0008      	movs	r0, r1
 800be14:	6013      	str	r3, [r2, #0]
 800be16:	4770      	bx	lr
 800be18:	089b      	lsrs	r3, r3, #2
 800be1a:	6013      	str	r3, [r2, #0]
 800be1c:	e7fb      	b.n	800be16 <__lo0bits+0x22>
 800be1e:	b299      	uxth	r1, r3
 800be20:	2900      	cmp	r1, #0
 800be22:	d101      	bne.n	800be28 <__lo0bits+0x34>
 800be24:	2010      	movs	r0, #16
 800be26:	0c1b      	lsrs	r3, r3, #16
 800be28:	b2d9      	uxtb	r1, r3
 800be2a:	2900      	cmp	r1, #0
 800be2c:	d101      	bne.n	800be32 <__lo0bits+0x3e>
 800be2e:	3008      	adds	r0, #8
 800be30:	0a1b      	lsrs	r3, r3, #8
 800be32:	0719      	lsls	r1, r3, #28
 800be34:	d101      	bne.n	800be3a <__lo0bits+0x46>
 800be36:	3004      	adds	r0, #4
 800be38:	091b      	lsrs	r3, r3, #4
 800be3a:	0799      	lsls	r1, r3, #30
 800be3c:	d101      	bne.n	800be42 <__lo0bits+0x4e>
 800be3e:	3002      	adds	r0, #2
 800be40:	089b      	lsrs	r3, r3, #2
 800be42:	07d9      	lsls	r1, r3, #31
 800be44:	d4e9      	bmi.n	800be1a <__lo0bits+0x26>
 800be46:	3001      	adds	r0, #1
 800be48:	085b      	lsrs	r3, r3, #1
 800be4a:	d1e6      	bne.n	800be1a <__lo0bits+0x26>
 800be4c:	2020      	movs	r0, #32
 800be4e:	e7e2      	b.n	800be16 <__lo0bits+0x22>

0800be50 <__i2b>:
 800be50:	b510      	push	{r4, lr}
 800be52:	000c      	movs	r4, r1
 800be54:	2101      	movs	r1, #1
 800be56:	f7ff ff07 	bl	800bc68 <_Balloc>
 800be5a:	2800      	cmp	r0, #0
 800be5c:	d106      	bne.n	800be6c <__i2b+0x1c>
 800be5e:	21a0      	movs	r1, #160	; 0xa0
 800be60:	0002      	movs	r2, r0
 800be62:	4b04      	ldr	r3, [pc, #16]	; (800be74 <__i2b+0x24>)
 800be64:	4804      	ldr	r0, [pc, #16]	; (800be78 <__i2b+0x28>)
 800be66:	0049      	lsls	r1, r1, #1
 800be68:	f000 fcc6 	bl	800c7f8 <__assert_func>
 800be6c:	2301      	movs	r3, #1
 800be6e:	6144      	str	r4, [r0, #20]
 800be70:	6103      	str	r3, [r0, #16]
 800be72:	bd10      	pop	{r4, pc}
 800be74:	0801012f 	.word	0x0801012f
 800be78:	08010140 	.word	0x08010140

0800be7c <__multiply>:
 800be7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be7e:	690b      	ldr	r3, [r1, #16]
 800be80:	0014      	movs	r4, r2
 800be82:	6912      	ldr	r2, [r2, #16]
 800be84:	000d      	movs	r5, r1
 800be86:	b089      	sub	sp, #36	; 0x24
 800be88:	4293      	cmp	r3, r2
 800be8a:	da01      	bge.n	800be90 <__multiply+0x14>
 800be8c:	0025      	movs	r5, r4
 800be8e:	000c      	movs	r4, r1
 800be90:	692f      	ldr	r7, [r5, #16]
 800be92:	6926      	ldr	r6, [r4, #16]
 800be94:	6869      	ldr	r1, [r5, #4]
 800be96:	19bb      	adds	r3, r7, r6
 800be98:	9302      	str	r3, [sp, #8]
 800be9a:	68ab      	ldr	r3, [r5, #8]
 800be9c:	19ba      	adds	r2, r7, r6
 800be9e:	4293      	cmp	r3, r2
 800bea0:	da00      	bge.n	800bea4 <__multiply+0x28>
 800bea2:	3101      	adds	r1, #1
 800bea4:	f7ff fee0 	bl	800bc68 <_Balloc>
 800bea8:	9001      	str	r0, [sp, #4]
 800beaa:	2800      	cmp	r0, #0
 800beac:	d106      	bne.n	800bebc <__multiply+0x40>
 800beae:	215e      	movs	r1, #94	; 0x5e
 800beb0:	0002      	movs	r2, r0
 800beb2:	4b48      	ldr	r3, [pc, #288]	; (800bfd4 <__multiply+0x158>)
 800beb4:	4848      	ldr	r0, [pc, #288]	; (800bfd8 <__multiply+0x15c>)
 800beb6:	31ff      	adds	r1, #255	; 0xff
 800beb8:	f000 fc9e 	bl	800c7f8 <__assert_func>
 800bebc:	9b01      	ldr	r3, [sp, #4]
 800bebe:	2200      	movs	r2, #0
 800bec0:	3314      	adds	r3, #20
 800bec2:	469c      	mov	ip, r3
 800bec4:	19bb      	adds	r3, r7, r6
 800bec6:	009b      	lsls	r3, r3, #2
 800bec8:	4463      	add	r3, ip
 800beca:	9303      	str	r3, [sp, #12]
 800becc:	4663      	mov	r3, ip
 800bece:	9903      	ldr	r1, [sp, #12]
 800bed0:	428b      	cmp	r3, r1
 800bed2:	d32c      	bcc.n	800bf2e <__multiply+0xb2>
 800bed4:	002b      	movs	r3, r5
 800bed6:	0022      	movs	r2, r4
 800bed8:	3314      	adds	r3, #20
 800beda:	00bf      	lsls	r7, r7, #2
 800bedc:	3214      	adds	r2, #20
 800bede:	9306      	str	r3, [sp, #24]
 800bee0:	00b6      	lsls	r6, r6, #2
 800bee2:	19db      	adds	r3, r3, r7
 800bee4:	9304      	str	r3, [sp, #16]
 800bee6:	1993      	adds	r3, r2, r6
 800bee8:	9307      	str	r3, [sp, #28]
 800beea:	2304      	movs	r3, #4
 800beec:	9305      	str	r3, [sp, #20]
 800beee:	002b      	movs	r3, r5
 800bef0:	9904      	ldr	r1, [sp, #16]
 800bef2:	3315      	adds	r3, #21
 800bef4:	9200      	str	r2, [sp, #0]
 800bef6:	4299      	cmp	r1, r3
 800bef8:	d305      	bcc.n	800bf06 <__multiply+0x8a>
 800befa:	1b4b      	subs	r3, r1, r5
 800befc:	3b15      	subs	r3, #21
 800befe:	089b      	lsrs	r3, r3, #2
 800bf00:	3301      	adds	r3, #1
 800bf02:	009b      	lsls	r3, r3, #2
 800bf04:	9305      	str	r3, [sp, #20]
 800bf06:	9b07      	ldr	r3, [sp, #28]
 800bf08:	9a00      	ldr	r2, [sp, #0]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d311      	bcc.n	800bf32 <__multiply+0xb6>
 800bf0e:	9b02      	ldr	r3, [sp, #8]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	dd06      	ble.n	800bf22 <__multiply+0xa6>
 800bf14:	9b03      	ldr	r3, [sp, #12]
 800bf16:	3b04      	subs	r3, #4
 800bf18:	9303      	str	r3, [sp, #12]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	9300      	str	r3, [sp, #0]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d054      	beq.n	800bfcc <__multiply+0x150>
 800bf22:	9b01      	ldr	r3, [sp, #4]
 800bf24:	9a02      	ldr	r2, [sp, #8]
 800bf26:	0018      	movs	r0, r3
 800bf28:	611a      	str	r2, [r3, #16]
 800bf2a:	b009      	add	sp, #36	; 0x24
 800bf2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf2e:	c304      	stmia	r3!, {r2}
 800bf30:	e7cd      	b.n	800bece <__multiply+0x52>
 800bf32:	9b00      	ldr	r3, [sp, #0]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	b298      	uxth	r0, r3
 800bf38:	2800      	cmp	r0, #0
 800bf3a:	d01c      	beq.n	800bf76 <__multiply+0xfa>
 800bf3c:	4667      	mov	r7, ip
 800bf3e:	2400      	movs	r4, #0
 800bf40:	9e06      	ldr	r6, [sp, #24]
 800bf42:	ce02      	ldmia	r6!, {r1}
 800bf44:	683a      	ldr	r2, [r7, #0]
 800bf46:	b28b      	uxth	r3, r1
 800bf48:	4343      	muls	r3, r0
 800bf4a:	0c09      	lsrs	r1, r1, #16
 800bf4c:	4341      	muls	r1, r0
 800bf4e:	b292      	uxth	r2, r2
 800bf50:	189b      	adds	r3, r3, r2
 800bf52:	191b      	adds	r3, r3, r4
 800bf54:	000c      	movs	r4, r1
 800bf56:	683a      	ldr	r2, [r7, #0]
 800bf58:	0c11      	lsrs	r1, r2, #16
 800bf5a:	1861      	adds	r1, r4, r1
 800bf5c:	0c1c      	lsrs	r4, r3, #16
 800bf5e:	1909      	adds	r1, r1, r4
 800bf60:	0c0c      	lsrs	r4, r1, #16
 800bf62:	b29b      	uxth	r3, r3
 800bf64:	0409      	lsls	r1, r1, #16
 800bf66:	430b      	orrs	r3, r1
 800bf68:	c708      	stmia	r7!, {r3}
 800bf6a:	9b04      	ldr	r3, [sp, #16]
 800bf6c:	42b3      	cmp	r3, r6
 800bf6e:	d8e8      	bhi.n	800bf42 <__multiply+0xc6>
 800bf70:	4663      	mov	r3, ip
 800bf72:	9a05      	ldr	r2, [sp, #20]
 800bf74:	509c      	str	r4, [r3, r2]
 800bf76:	9b00      	ldr	r3, [sp, #0]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	0c1e      	lsrs	r6, r3, #16
 800bf7c:	d020      	beq.n	800bfc0 <__multiply+0x144>
 800bf7e:	4663      	mov	r3, ip
 800bf80:	002c      	movs	r4, r5
 800bf82:	4660      	mov	r0, ip
 800bf84:	2700      	movs	r7, #0
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	3414      	adds	r4, #20
 800bf8a:	6822      	ldr	r2, [r4, #0]
 800bf8c:	b29b      	uxth	r3, r3
 800bf8e:	b291      	uxth	r1, r2
 800bf90:	4371      	muls	r1, r6
 800bf92:	6802      	ldr	r2, [r0, #0]
 800bf94:	0c12      	lsrs	r2, r2, #16
 800bf96:	1889      	adds	r1, r1, r2
 800bf98:	19cf      	adds	r7, r1, r7
 800bf9a:	0439      	lsls	r1, r7, #16
 800bf9c:	430b      	orrs	r3, r1
 800bf9e:	6003      	str	r3, [r0, #0]
 800bfa0:	cc02      	ldmia	r4!, {r1}
 800bfa2:	6843      	ldr	r3, [r0, #4]
 800bfa4:	0c09      	lsrs	r1, r1, #16
 800bfa6:	4371      	muls	r1, r6
 800bfa8:	b29b      	uxth	r3, r3
 800bfaa:	0c3f      	lsrs	r7, r7, #16
 800bfac:	18cb      	adds	r3, r1, r3
 800bfae:	9a04      	ldr	r2, [sp, #16]
 800bfb0:	19db      	adds	r3, r3, r7
 800bfb2:	0c1f      	lsrs	r7, r3, #16
 800bfb4:	3004      	adds	r0, #4
 800bfb6:	42a2      	cmp	r2, r4
 800bfb8:	d8e7      	bhi.n	800bf8a <__multiply+0x10e>
 800bfba:	4662      	mov	r2, ip
 800bfbc:	9905      	ldr	r1, [sp, #20]
 800bfbe:	5053      	str	r3, [r2, r1]
 800bfc0:	9b00      	ldr	r3, [sp, #0]
 800bfc2:	3304      	adds	r3, #4
 800bfc4:	9300      	str	r3, [sp, #0]
 800bfc6:	2304      	movs	r3, #4
 800bfc8:	449c      	add	ip, r3
 800bfca:	e79c      	b.n	800bf06 <__multiply+0x8a>
 800bfcc:	9b02      	ldr	r3, [sp, #8]
 800bfce:	3b01      	subs	r3, #1
 800bfd0:	9302      	str	r3, [sp, #8]
 800bfd2:	e79c      	b.n	800bf0e <__multiply+0x92>
 800bfd4:	0801012f 	.word	0x0801012f
 800bfd8:	08010140 	.word	0x08010140

0800bfdc <__pow5mult>:
 800bfdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfde:	2303      	movs	r3, #3
 800bfe0:	0015      	movs	r5, r2
 800bfe2:	0007      	movs	r7, r0
 800bfe4:	000e      	movs	r6, r1
 800bfe6:	401a      	ands	r2, r3
 800bfe8:	421d      	tst	r5, r3
 800bfea:	d008      	beq.n	800bffe <__pow5mult+0x22>
 800bfec:	4925      	ldr	r1, [pc, #148]	; (800c084 <__pow5mult+0xa8>)
 800bfee:	3a01      	subs	r2, #1
 800bff0:	0092      	lsls	r2, r2, #2
 800bff2:	5852      	ldr	r2, [r2, r1]
 800bff4:	2300      	movs	r3, #0
 800bff6:	0031      	movs	r1, r6
 800bff8:	f7ff fe9e 	bl	800bd38 <__multadd>
 800bffc:	0006      	movs	r6, r0
 800bffe:	10ad      	asrs	r5, r5, #2
 800c000:	d03d      	beq.n	800c07e <__pow5mult+0xa2>
 800c002:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800c004:	2c00      	cmp	r4, #0
 800c006:	d10f      	bne.n	800c028 <__pow5mult+0x4c>
 800c008:	2010      	movs	r0, #16
 800c00a:	f7ff fe0f 	bl	800bc2c <malloc>
 800c00e:	1e02      	subs	r2, r0, #0
 800c010:	6278      	str	r0, [r7, #36]	; 0x24
 800c012:	d105      	bne.n	800c020 <__pow5mult+0x44>
 800c014:	21d7      	movs	r1, #215	; 0xd7
 800c016:	4b1c      	ldr	r3, [pc, #112]	; (800c088 <__pow5mult+0xac>)
 800c018:	481c      	ldr	r0, [pc, #112]	; (800c08c <__pow5mult+0xb0>)
 800c01a:	0049      	lsls	r1, r1, #1
 800c01c:	f000 fbec 	bl	800c7f8 <__assert_func>
 800c020:	6044      	str	r4, [r0, #4]
 800c022:	6084      	str	r4, [r0, #8]
 800c024:	6004      	str	r4, [r0, #0]
 800c026:	60c4      	str	r4, [r0, #12]
 800c028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c02a:	689c      	ldr	r4, [r3, #8]
 800c02c:	9301      	str	r3, [sp, #4]
 800c02e:	2c00      	cmp	r4, #0
 800c030:	d108      	bne.n	800c044 <__pow5mult+0x68>
 800c032:	0038      	movs	r0, r7
 800c034:	4916      	ldr	r1, [pc, #88]	; (800c090 <__pow5mult+0xb4>)
 800c036:	f7ff ff0b 	bl	800be50 <__i2b>
 800c03a:	9b01      	ldr	r3, [sp, #4]
 800c03c:	0004      	movs	r4, r0
 800c03e:	6098      	str	r0, [r3, #8]
 800c040:	2300      	movs	r3, #0
 800c042:	6003      	str	r3, [r0, #0]
 800c044:	2301      	movs	r3, #1
 800c046:	421d      	tst	r5, r3
 800c048:	d00a      	beq.n	800c060 <__pow5mult+0x84>
 800c04a:	0031      	movs	r1, r6
 800c04c:	0022      	movs	r2, r4
 800c04e:	0038      	movs	r0, r7
 800c050:	f7ff ff14 	bl	800be7c <__multiply>
 800c054:	0031      	movs	r1, r6
 800c056:	9001      	str	r0, [sp, #4]
 800c058:	0038      	movs	r0, r7
 800c05a:	f7ff fe49 	bl	800bcf0 <_Bfree>
 800c05e:	9e01      	ldr	r6, [sp, #4]
 800c060:	106d      	asrs	r5, r5, #1
 800c062:	d00c      	beq.n	800c07e <__pow5mult+0xa2>
 800c064:	6820      	ldr	r0, [r4, #0]
 800c066:	2800      	cmp	r0, #0
 800c068:	d107      	bne.n	800c07a <__pow5mult+0x9e>
 800c06a:	0022      	movs	r2, r4
 800c06c:	0021      	movs	r1, r4
 800c06e:	0038      	movs	r0, r7
 800c070:	f7ff ff04 	bl	800be7c <__multiply>
 800c074:	2300      	movs	r3, #0
 800c076:	6020      	str	r0, [r4, #0]
 800c078:	6003      	str	r3, [r0, #0]
 800c07a:	0004      	movs	r4, r0
 800c07c:	e7e2      	b.n	800c044 <__pow5mult+0x68>
 800c07e:	0030      	movs	r0, r6
 800c080:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c082:	46c0      	nop			; (mov r8, r8)
 800c084:	08010290 	.word	0x08010290
 800c088:	080100b9 	.word	0x080100b9
 800c08c:	08010140 	.word	0x08010140
 800c090:	00000271 	.word	0x00000271

0800c094 <__lshift>:
 800c094:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c096:	000c      	movs	r4, r1
 800c098:	0017      	movs	r7, r2
 800c09a:	6923      	ldr	r3, [r4, #16]
 800c09c:	1155      	asrs	r5, r2, #5
 800c09e:	b087      	sub	sp, #28
 800c0a0:	18eb      	adds	r3, r5, r3
 800c0a2:	9302      	str	r3, [sp, #8]
 800c0a4:	3301      	adds	r3, #1
 800c0a6:	9301      	str	r3, [sp, #4]
 800c0a8:	6849      	ldr	r1, [r1, #4]
 800c0aa:	68a3      	ldr	r3, [r4, #8]
 800c0ac:	9004      	str	r0, [sp, #16]
 800c0ae:	9a01      	ldr	r2, [sp, #4]
 800c0b0:	4293      	cmp	r3, r2
 800c0b2:	db11      	blt.n	800c0d8 <__lshift+0x44>
 800c0b4:	9804      	ldr	r0, [sp, #16]
 800c0b6:	f7ff fdd7 	bl	800bc68 <_Balloc>
 800c0ba:	0002      	movs	r2, r0
 800c0bc:	2300      	movs	r3, #0
 800c0be:	3214      	adds	r2, #20
 800c0c0:	0006      	movs	r6, r0
 800c0c2:	0011      	movs	r1, r2
 800c0c4:	9203      	str	r2, [sp, #12]
 800c0c6:	4298      	cmp	r0, r3
 800c0c8:	d10d      	bne.n	800c0e6 <__lshift+0x52>
 800c0ca:	21da      	movs	r1, #218	; 0xda
 800c0cc:	0002      	movs	r2, r0
 800c0ce:	4b27      	ldr	r3, [pc, #156]	; (800c16c <__lshift+0xd8>)
 800c0d0:	4827      	ldr	r0, [pc, #156]	; (800c170 <__lshift+0xdc>)
 800c0d2:	31ff      	adds	r1, #255	; 0xff
 800c0d4:	f000 fb90 	bl	800c7f8 <__assert_func>
 800c0d8:	3101      	adds	r1, #1
 800c0da:	005b      	lsls	r3, r3, #1
 800c0dc:	e7e7      	b.n	800c0ae <__lshift+0x1a>
 800c0de:	2200      	movs	r2, #0
 800c0e0:	0098      	lsls	r0, r3, #2
 800c0e2:	500a      	str	r2, [r1, r0]
 800c0e4:	3301      	adds	r3, #1
 800c0e6:	42ab      	cmp	r3, r5
 800c0e8:	dbf9      	blt.n	800c0de <__lshift+0x4a>
 800c0ea:	43eb      	mvns	r3, r5
 800c0ec:	17db      	asrs	r3, r3, #31
 800c0ee:	401d      	ands	r5, r3
 800c0f0:	9b03      	ldr	r3, [sp, #12]
 800c0f2:	00ad      	lsls	r5, r5, #2
 800c0f4:	211f      	movs	r1, #31
 800c0f6:	0038      	movs	r0, r7
 800c0f8:	195d      	adds	r5, r3, r5
 800c0fa:	0023      	movs	r3, r4
 800c0fc:	6922      	ldr	r2, [r4, #16]
 800c0fe:	3314      	adds	r3, #20
 800c100:	0092      	lsls	r2, r2, #2
 800c102:	4008      	ands	r0, r1
 800c104:	4684      	mov	ip, r0
 800c106:	189a      	adds	r2, r3, r2
 800c108:	420f      	tst	r7, r1
 800c10a:	d02a      	beq.n	800c162 <__lshift+0xce>
 800c10c:	3101      	adds	r1, #1
 800c10e:	1a09      	subs	r1, r1, r0
 800c110:	9105      	str	r1, [sp, #20]
 800c112:	2100      	movs	r1, #0
 800c114:	9503      	str	r5, [sp, #12]
 800c116:	4667      	mov	r7, ip
 800c118:	6818      	ldr	r0, [r3, #0]
 800c11a:	40b8      	lsls	r0, r7
 800c11c:	4301      	orrs	r1, r0
 800c11e:	9803      	ldr	r0, [sp, #12]
 800c120:	c002      	stmia	r0!, {r1}
 800c122:	cb02      	ldmia	r3!, {r1}
 800c124:	9003      	str	r0, [sp, #12]
 800c126:	9805      	ldr	r0, [sp, #20]
 800c128:	40c1      	lsrs	r1, r0
 800c12a:	429a      	cmp	r2, r3
 800c12c:	d8f3      	bhi.n	800c116 <__lshift+0x82>
 800c12e:	0020      	movs	r0, r4
 800c130:	3015      	adds	r0, #21
 800c132:	2304      	movs	r3, #4
 800c134:	4282      	cmp	r2, r0
 800c136:	d304      	bcc.n	800c142 <__lshift+0xae>
 800c138:	1b13      	subs	r3, r2, r4
 800c13a:	3b15      	subs	r3, #21
 800c13c:	089b      	lsrs	r3, r3, #2
 800c13e:	3301      	adds	r3, #1
 800c140:	009b      	lsls	r3, r3, #2
 800c142:	50e9      	str	r1, [r5, r3]
 800c144:	2900      	cmp	r1, #0
 800c146:	d002      	beq.n	800c14e <__lshift+0xba>
 800c148:	9b02      	ldr	r3, [sp, #8]
 800c14a:	3302      	adds	r3, #2
 800c14c:	9301      	str	r3, [sp, #4]
 800c14e:	9b01      	ldr	r3, [sp, #4]
 800c150:	9804      	ldr	r0, [sp, #16]
 800c152:	3b01      	subs	r3, #1
 800c154:	0021      	movs	r1, r4
 800c156:	6133      	str	r3, [r6, #16]
 800c158:	f7ff fdca 	bl	800bcf0 <_Bfree>
 800c15c:	0030      	movs	r0, r6
 800c15e:	b007      	add	sp, #28
 800c160:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c162:	cb02      	ldmia	r3!, {r1}
 800c164:	c502      	stmia	r5!, {r1}
 800c166:	429a      	cmp	r2, r3
 800c168:	d8fb      	bhi.n	800c162 <__lshift+0xce>
 800c16a:	e7f0      	b.n	800c14e <__lshift+0xba>
 800c16c:	0801012f 	.word	0x0801012f
 800c170:	08010140 	.word	0x08010140

0800c174 <__mcmp>:
 800c174:	6902      	ldr	r2, [r0, #16]
 800c176:	690b      	ldr	r3, [r1, #16]
 800c178:	b530      	push	{r4, r5, lr}
 800c17a:	0004      	movs	r4, r0
 800c17c:	1ad0      	subs	r0, r2, r3
 800c17e:	429a      	cmp	r2, r3
 800c180:	d10d      	bne.n	800c19e <__mcmp+0x2a>
 800c182:	009b      	lsls	r3, r3, #2
 800c184:	3414      	adds	r4, #20
 800c186:	3114      	adds	r1, #20
 800c188:	18e2      	adds	r2, r4, r3
 800c18a:	18c9      	adds	r1, r1, r3
 800c18c:	3a04      	subs	r2, #4
 800c18e:	3904      	subs	r1, #4
 800c190:	6815      	ldr	r5, [r2, #0]
 800c192:	680b      	ldr	r3, [r1, #0]
 800c194:	429d      	cmp	r5, r3
 800c196:	d003      	beq.n	800c1a0 <__mcmp+0x2c>
 800c198:	2001      	movs	r0, #1
 800c19a:	429d      	cmp	r5, r3
 800c19c:	d303      	bcc.n	800c1a6 <__mcmp+0x32>
 800c19e:	bd30      	pop	{r4, r5, pc}
 800c1a0:	4294      	cmp	r4, r2
 800c1a2:	d3f3      	bcc.n	800c18c <__mcmp+0x18>
 800c1a4:	e7fb      	b.n	800c19e <__mcmp+0x2a>
 800c1a6:	4240      	negs	r0, r0
 800c1a8:	e7f9      	b.n	800c19e <__mcmp+0x2a>
	...

0800c1ac <__mdiff>:
 800c1ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1ae:	000e      	movs	r6, r1
 800c1b0:	0007      	movs	r7, r0
 800c1b2:	0011      	movs	r1, r2
 800c1b4:	0030      	movs	r0, r6
 800c1b6:	b087      	sub	sp, #28
 800c1b8:	0014      	movs	r4, r2
 800c1ba:	f7ff ffdb 	bl	800c174 <__mcmp>
 800c1be:	1e05      	subs	r5, r0, #0
 800c1c0:	d110      	bne.n	800c1e4 <__mdiff+0x38>
 800c1c2:	0001      	movs	r1, r0
 800c1c4:	0038      	movs	r0, r7
 800c1c6:	f7ff fd4f 	bl	800bc68 <_Balloc>
 800c1ca:	1e02      	subs	r2, r0, #0
 800c1cc:	d104      	bne.n	800c1d8 <__mdiff+0x2c>
 800c1ce:	4b40      	ldr	r3, [pc, #256]	; (800c2d0 <__mdiff+0x124>)
 800c1d0:	4940      	ldr	r1, [pc, #256]	; (800c2d4 <__mdiff+0x128>)
 800c1d2:	4841      	ldr	r0, [pc, #260]	; (800c2d8 <__mdiff+0x12c>)
 800c1d4:	f000 fb10 	bl	800c7f8 <__assert_func>
 800c1d8:	2301      	movs	r3, #1
 800c1da:	6145      	str	r5, [r0, #20]
 800c1dc:	6103      	str	r3, [r0, #16]
 800c1de:	0010      	movs	r0, r2
 800c1e0:	b007      	add	sp, #28
 800c1e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	9301      	str	r3, [sp, #4]
 800c1e8:	2800      	cmp	r0, #0
 800c1ea:	db04      	blt.n	800c1f6 <__mdiff+0x4a>
 800c1ec:	0023      	movs	r3, r4
 800c1ee:	0034      	movs	r4, r6
 800c1f0:	001e      	movs	r6, r3
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	9301      	str	r3, [sp, #4]
 800c1f6:	0038      	movs	r0, r7
 800c1f8:	6861      	ldr	r1, [r4, #4]
 800c1fa:	f7ff fd35 	bl	800bc68 <_Balloc>
 800c1fe:	1e02      	subs	r2, r0, #0
 800c200:	d103      	bne.n	800c20a <__mdiff+0x5e>
 800c202:	2190      	movs	r1, #144	; 0x90
 800c204:	4b32      	ldr	r3, [pc, #200]	; (800c2d0 <__mdiff+0x124>)
 800c206:	0089      	lsls	r1, r1, #2
 800c208:	e7e3      	b.n	800c1d2 <__mdiff+0x26>
 800c20a:	9b01      	ldr	r3, [sp, #4]
 800c20c:	2700      	movs	r7, #0
 800c20e:	60c3      	str	r3, [r0, #12]
 800c210:	6920      	ldr	r0, [r4, #16]
 800c212:	3414      	adds	r4, #20
 800c214:	9401      	str	r4, [sp, #4]
 800c216:	9b01      	ldr	r3, [sp, #4]
 800c218:	0084      	lsls	r4, r0, #2
 800c21a:	191b      	adds	r3, r3, r4
 800c21c:	0034      	movs	r4, r6
 800c21e:	9302      	str	r3, [sp, #8]
 800c220:	6933      	ldr	r3, [r6, #16]
 800c222:	3414      	adds	r4, #20
 800c224:	0099      	lsls	r1, r3, #2
 800c226:	1863      	adds	r3, r4, r1
 800c228:	9303      	str	r3, [sp, #12]
 800c22a:	0013      	movs	r3, r2
 800c22c:	3314      	adds	r3, #20
 800c22e:	469c      	mov	ip, r3
 800c230:	9305      	str	r3, [sp, #20]
 800c232:	9b01      	ldr	r3, [sp, #4]
 800c234:	9304      	str	r3, [sp, #16]
 800c236:	9b04      	ldr	r3, [sp, #16]
 800c238:	cc02      	ldmia	r4!, {r1}
 800c23a:	cb20      	ldmia	r3!, {r5}
 800c23c:	9304      	str	r3, [sp, #16]
 800c23e:	b2ab      	uxth	r3, r5
 800c240:	19df      	adds	r7, r3, r7
 800c242:	b28b      	uxth	r3, r1
 800c244:	1afb      	subs	r3, r7, r3
 800c246:	0c2d      	lsrs	r5, r5, #16
 800c248:	0c09      	lsrs	r1, r1, #16
 800c24a:	1a69      	subs	r1, r5, r1
 800c24c:	141d      	asrs	r5, r3, #16
 800c24e:	1949      	adds	r1, r1, r5
 800c250:	140f      	asrs	r7, r1, #16
 800c252:	b29b      	uxth	r3, r3
 800c254:	0409      	lsls	r1, r1, #16
 800c256:	430b      	orrs	r3, r1
 800c258:	4661      	mov	r1, ip
 800c25a:	c108      	stmia	r1!, {r3}
 800c25c:	9b03      	ldr	r3, [sp, #12]
 800c25e:	468c      	mov	ip, r1
 800c260:	42a3      	cmp	r3, r4
 800c262:	d8e8      	bhi.n	800c236 <__mdiff+0x8a>
 800c264:	0031      	movs	r1, r6
 800c266:	9c03      	ldr	r4, [sp, #12]
 800c268:	3115      	adds	r1, #21
 800c26a:	2304      	movs	r3, #4
 800c26c:	428c      	cmp	r4, r1
 800c26e:	d304      	bcc.n	800c27a <__mdiff+0xce>
 800c270:	1ba3      	subs	r3, r4, r6
 800c272:	3b15      	subs	r3, #21
 800c274:	089b      	lsrs	r3, r3, #2
 800c276:	3301      	adds	r3, #1
 800c278:	009b      	lsls	r3, r3, #2
 800c27a:	9901      	ldr	r1, [sp, #4]
 800c27c:	18cc      	adds	r4, r1, r3
 800c27e:	9905      	ldr	r1, [sp, #20]
 800c280:	0026      	movs	r6, r4
 800c282:	18cb      	adds	r3, r1, r3
 800c284:	469c      	mov	ip, r3
 800c286:	9902      	ldr	r1, [sp, #8]
 800c288:	428e      	cmp	r6, r1
 800c28a:	d310      	bcc.n	800c2ae <__mdiff+0x102>
 800c28c:	9e02      	ldr	r6, [sp, #8]
 800c28e:	1ee5      	subs	r5, r4, #3
 800c290:	2100      	movs	r1, #0
 800c292:	42ae      	cmp	r6, r5
 800c294:	d304      	bcc.n	800c2a0 <__mdiff+0xf4>
 800c296:	0031      	movs	r1, r6
 800c298:	3103      	adds	r1, #3
 800c29a:	1b09      	subs	r1, r1, r4
 800c29c:	0889      	lsrs	r1, r1, #2
 800c29e:	0089      	lsls	r1, r1, #2
 800c2a0:	185b      	adds	r3, r3, r1
 800c2a2:	3b04      	subs	r3, #4
 800c2a4:	6819      	ldr	r1, [r3, #0]
 800c2a6:	2900      	cmp	r1, #0
 800c2a8:	d00f      	beq.n	800c2ca <__mdiff+0x11e>
 800c2aa:	6110      	str	r0, [r2, #16]
 800c2ac:	e797      	b.n	800c1de <__mdiff+0x32>
 800c2ae:	ce02      	ldmia	r6!, {r1}
 800c2b0:	b28d      	uxth	r5, r1
 800c2b2:	19ed      	adds	r5, r5, r7
 800c2b4:	0c0f      	lsrs	r7, r1, #16
 800c2b6:	1429      	asrs	r1, r5, #16
 800c2b8:	1879      	adds	r1, r7, r1
 800c2ba:	140f      	asrs	r7, r1, #16
 800c2bc:	b2ad      	uxth	r5, r5
 800c2be:	0409      	lsls	r1, r1, #16
 800c2c0:	430d      	orrs	r5, r1
 800c2c2:	4661      	mov	r1, ip
 800c2c4:	c120      	stmia	r1!, {r5}
 800c2c6:	468c      	mov	ip, r1
 800c2c8:	e7dd      	b.n	800c286 <__mdiff+0xda>
 800c2ca:	3801      	subs	r0, #1
 800c2cc:	e7e9      	b.n	800c2a2 <__mdiff+0xf6>
 800c2ce:	46c0      	nop			; (mov r8, r8)
 800c2d0:	0801012f 	.word	0x0801012f
 800c2d4:	00000232 	.word	0x00000232
 800c2d8:	08010140 	.word	0x08010140

0800c2dc <__d2b>:
 800c2dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c2de:	2101      	movs	r1, #1
 800c2e0:	0014      	movs	r4, r2
 800c2e2:	001e      	movs	r6, r3
 800c2e4:	9f08      	ldr	r7, [sp, #32]
 800c2e6:	f7ff fcbf 	bl	800bc68 <_Balloc>
 800c2ea:	1e05      	subs	r5, r0, #0
 800c2ec:	d105      	bne.n	800c2fa <__d2b+0x1e>
 800c2ee:	0002      	movs	r2, r0
 800c2f0:	4b26      	ldr	r3, [pc, #152]	; (800c38c <__d2b+0xb0>)
 800c2f2:	4927      	ldr	r1, [pc, #156]	; (800c390 <__d2b+0xb4>)
 800c2f4:	4827      	ldr	r0, [pc, #156]	; (800c394 <__d2b+0xb8>)
 800c2f6:	f000 fa7f 	bl	800c7f8 <__assert_func>
 800c2fa:	0333      	lsls	r3, r6, #12
 800c2fc:	0076      	lsls	r6, r6, #1
 800c2fe:	0b1b      	lsrs	r3, r3, #12
 800c300:	0d76      	lsrs	r6, r6, #21
 800c302:	d124      	bne.n	800c34e <__d2b+0x72>
 800c304:	9301      	str	r3, [sp, #4]
 800c306:	2c00      	cmp	r4, #0
 800c308:	d027      	beq.n	800c35a <__d2b+0x7e>
 800c30a:	4668      	mov	r0, sp
 800c30c:	9400      	str	r4, [sp, #0]
 800c30e:	f7ff fd71 	bl	800bdf4 <__lo0bits>
 800c312:	9c00      	ldr	r4, [sp, #0]
 800c314:	2800      	cmp	r0, #0
 800c316:	d01e      	beq.n	800c356 <__d2b+0x7a>
 800c318:	9b01      	ldr	r3, [sp, #4]
 800c31a:	2120      	movs	r1, #32
 800c31c:	001a      	movs	r2, r3
 800c31e:	1a09      	subs	r1, r1, r0
 800c320:	408a      	lsls	r2, r1
 800c322:	40c3      	lsrs	r3, r0
 800c324:	4322      	orrs	r2, r4
 800c326:	616a      	str	r2, [r5, #20]
 800c328:	9301      	str	r3, [sp, #4]
 800c32a:	9c01      	ldr	r4, [sp, #4]
 800c32c:	61ac      	str	r4, [r5, #24]
 800c32e:	1e63      	subs	r3, r4, #1
 800c330:	419c      	sbcs	r4, r3
 800c332:	3401      	adds	r4, #1
 800c334:	612c      	str	r4, [r5, #16]
 800c336:	2e00      	cmp	r6, #0
 800c338:	d018      	beq.n	800c36c <__d2b+0x90>
 800c33a:	4b17      	ldr	r3, [pc, #92]	; (800c398 <__d2b+0xbc>)
 800c33c:	18f6      	adds	r6, r6, r3
 800c33e:	2335      	movs	r3, #53	; 0x35
 800c340:	1836      	adds	r6, r6, r0
 800c342:	1a18      	subs	r0, r3, r0
 800c344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c346:	603e      	str	r6, [r7, #0]
 800c348:	6018      	str	r0, [r3, #0]
 800c34a:	0028      	movs	r0, r5
 800c34c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c34e:	2280      	movs	r2, #128	; 0x80
 800c350:	0352      	lsls	r2, r2, #13
 800c352:	4313      	orrs	r3, r2
 800c354:	e7d6      	b.n	800c304 <__d2b+0x28>
 800c356:	616c      	str	r4, [r5, #20]
 800c358:	e7e7      	b.n	800c32a <__d2b+0x4e>
 800c35a:	a801      	add	r0, sp, #4
 800c35c:	f7ff fd4a 	bl	800bdf4 <__lo0bits>
 800c360:	2401      	movs	r4, #1
 800c362:	9b01      	ldr	r3, [sp, #4]
 800c364:	612c      	str	r4, [r5, #16]
 800c366:	616b      	str	r3, [r5, #20]
 800c368:	3020      	adds	r0, #32
 800c36a:	e7e4      	b.n	800c336 <__d2b+0x5a>
 800c36c:	4b0b      	ldr	r3, [pc, #44]	; (800c39c <__d2b+0xc0>)
 800c36e:	18c0      	adds	r0, r0, r3
 800c370:	4b0b      	ldr	r3, [pc, #44]	; (800c3a0 <__d2b+0xc4>)
 800c372:	6038      	str	r0, [r7, #0]
 800c374:	18e3      	adds	r3, r4, r3
 800c376:	009b      	lsls	r3, r3, #2
 800c378:	18eb      	adds	r3, r5, r3
 800c37a:	6958      	ldr	r0, [r3, #20]
 800c37c:	f7ff fd20 	bl	800bdc0 <__hi0bits>
 800c380:	0164      	lsls	r4, r4, #5
 800c382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c384:	1a24      	subs	r4, r4, r0
 800c386:	601c      	str	r4, [r3, #0]
 800c388:	e7df      	b.n	800c34a <__d2b+0x6e>
 800c38a:	46c0      	nop			; (mov r8, r8)
 800c38c:	0801012f 	.word	0x0801012f
 800c390:	0000030a 	.word	0x0000030a
 800c394:	08010140 	.word	0x08010140
 800c398:	fffffbcd 	.word	0xfffffbcd
 800c39c:	fffffbce 	.word	0xfffffbce
 800c3a0:	3fffffff 	.word	0x3fffffff

0800c3a4 <_calloc_r>:
 800c3a4:	434a      	muls	r2, r1
 800c3a6:	b570      	push	{r4, r5, r6, lr}
 800c3a8:	0011      	movs	r1, r2
 800c3aa:	0015      	movs	r5, r2
 800c3ac:	f000 f852 	bl	800c454 <_malloc_r>
 800c3b0:	1e04      	subs	r4, r0, #0
 800c3b2:	d003      	beq.n	800c3bc <_calloc_r+0x18>
 800c3b4:	002a      	movs	r2, r5
 800c3b6:	2100      	movs	r1, #0
 800c3b8:	f7fe f8e8 	bl	800a58c <memset>
 800c3bc:	0020      	movs	r0, r4
 800c3be:	bd70      	pop	{r4, r5, r6, pc}

0800c3c0 <_free_r>:
 800c3c0:	b570      	push	{r4, r5, r6, lr}
 800c3c2:	0005      	movs	r5, r0
 800c3c4:	2900      	cmp	r1, #0
 800c3c6:	d010      	beq.n	800c3ea <_free_r+0x2a>
 800c3c8:	1f0c      	subs	r4, r1, #4
 800c3ca:	6823      	ldr	r3, [r4, #0]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	da00      	bge.n	800c3d2 <_free_r+0x12>
 800c3d0:	18e4      	adds	r4, r4, r3
 800c3d2:	0028      	movs	r0, r5
 800c3d4:	f000 fa64 	bl	800c8a0 <__malloc_lock>
 800c3d8:	4a1d      	ldr	r2, [pc, #116]	; (800c450 <_free_r+0x90>)
 800c3da:	6813      	ldr	r3, [r2, #0]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d105      	bne.n	800c3ec <_free_r+0x2c>
 800c3e0:	6063      	str	r3, [r4, #4]
 800c3e2:	6014      	str	r4, [r2, #0]
 800c3e4:	0028      	movs	r0, r5
 800c3e6:	f000 fa63 	bl	800c8b0 <__malloc_unlock>
 800c3ea:	bd70      	pop	{r4, r5, r6, pc}
 800c3ec:	42a3      	cmp	r3, r4
 800c3ee:	d908      	bls.n	800c402 <_free_r+0x42>
 800c3f0:	6821      	ldr	r1, [r4, #0]
 800c3f2:	1860      	adds	r0, r4, r1
 800c3f4:	4283      	cmp	r3, r0
 800c3f6:	d1f3      	bne.n	800c3e0 <_free_r+0x20>
 800c3f8:	6818      	ldr	r0, [r3, #0]
 800c3fa:	685b      	ldr	r3, [r3, #4]
 800c3fc:	1841      	adds	r1, r0, r1
 800c3fe:	6021      	str	r1, [r4, #0]
 800c400:	e7ee      	b.n	800c3e0 <_free_r+0x20>
 800c402:	001a      	movs	r2, r3
 800c404:	685b      	ldr	r3, [r3, #4]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d001      	beq.n	800c40e <_free_r+0x4e>
 800c40a:	42a3      	cmp	r3, r4
 800c40c:	d9f9      	bls.n	800c402 <_free_r+0x42>
 800c40e:	6811      	ldr	r1, [r2, #0]
 800c410:	1850      	adds	r0, r2, r1
 800c412:	42a0      	cmp	r0, r4
 800c414:	d10b      	bne.n	800c42e <_free_r+0x6e>
 800c416:	6820      	ldr	r0, [r4, #0]
 800c418:	1809      	adds	r1, r1, r0
 800c41a:	1850      	adds	r0, r2, r1
 800c41c:	6011      	str	r1, [r2, #0]
 800c41e:	4283      	cmp	r3, r0
 800c420:	d1e0      	bne.n	800c3e4 <_free_r+0x24>
 800c422:	6818      	ldr	r0, [r3, #0]
 800c424:	685b      	ldr	r3, [r3, #4]
 800c426:	1841      	adds	r1, r0, r1
 800c428:	6011      	str	r1, [r2, #0]
 800c42a:	6053      	str	r3, [r2, #4]
 800c42c:	e7da      	b.n	800c3e4 <_free_r+0x24>
 800c42e:	42a0      	cmp	r0, r4
 800c430:	d902      	bls.n	800c438 <_free_r+0x78>
 800c432:	230c      	movs	r3, #12
 800c434:	602b      	str	r3, [r5, #0]
 800c436:	e7d5      	b.n	800c3e4 <_free_r+0x24>
 800c438:	6821      	ldr	r1, [r4, #0]
 800c43a:	1860      	adds	r0, r4, r1
 800c43c:	4283      	cmp	r3, r0
 800c43e:	d103      	bne.n	800c448 <_free_r+0x88>
 800c440:	6818      	ldr	r0, [r3, #0]
 800c442:	685b      	ldr	r3, [r3, #4]
 800c444:	1841      	adds	r1, r0, r1
 800c446:	6021      	str	r1, [r4, #0]
 800c448:	6063      	str	r3, [r4, #4]
 800c44a:	6054      	str	r4, [r2, #4]
 800c44c:	e7ca      	b.n	800c3e4 <_free_r+0x24>
 800c44e:	46c0      	nop			; (mov r8, r8)
 800c450:	20000204 	.word	0x20000204

0800c454 <_malloc_r>:
 800c454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c456:	2303      	movs	r3, #3
 800c458:	1ccd      	adds	r5, r1, #3
 800c45a:	439d      	bics	r5, r3
 800c45c:	3508      	adds	r5, #8
 800c45e:	0006      	movs	r6, r0
 800c460:	2d0c      	cmp	r5, #12
 800c462:	d21f      	bcs.n	800c4a4 <_malloc_r+0x50>
 800c464:	250c      	movs	r5, #12
 800c466:	42a9      	cmp	r1, r5
 800c468:	d81e      	bhi.n	800c4a8 <_malloc_r+0x54>
 800c46a:	0030      	movs	r0, r6
 800c46c:	f000 fa18 	bl	800c8a0 <__malloc_lock>
 800c470:	4925      	ldr	r1, [pc, #148]	; (800c508 <_malloc_r+0xb4>)
 800c472:	680a      	ldr	r2, [r1, #0]
 800c474:	0014      	movs	r4, r2
 800c476:	2c00      	cmp	r4, #0
 800c478:	d11a      	bne.n	800c4b0 <_malloc_r+0x5c>
 800c47a:	4f24      	ldr	r7, [pc, #144]	; (800c50c <_malloc_r+0xb8>)
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d104      	bne.n	800c48c <_malloc_r+0x38>
 800c482:	0021      	movs	r1, r4
 800c484:	0030      	movs	r0, r6
 800c486:	f000 f9a5 	bl	800c7d4 <_sbrk_r>
 800c48a:	6038      	str	r0, [r7, #0]
 800c48c:	0029      	movs	r1, r5
 800c48e:	0030      	movs	r0, r6
 800c490:	f000 f9a0 	bl	800c7d4 <_sbrk_r>
 800c494:	1c43      	adds	r3, r0, #1
 800c496:	d12b      	bne.n	800c4f0 <_malloc_r+0x9c>
 800c498:	230c      	movs	r3, #12
 800c49a:	0030      	movs	r0, r6
 800c49c:	6033      	str	r3, [r6, #0]
 800c49e:	f000 fa07 	bl	800c8b0 <__malloc_unlock>
 800c4a2:	e003      	b.n	800c4ac <_malloc_r+0x58>
 800c4a4:	2d00      	cmp	r5, #0
 800c4a6:	dade      	bge.n	800c466 <_malloc_r+0x12>
 800c4a8:	230c      	movs	r3, #12
 800c4aa:	6033      	str	r3, [r6, #0]
 800c4ac:	2000      	movs	r0, #0
 800c4ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4b0:	6823      	ldr	r3, [r4, #0]
 800c4b2:	1b5b      	subs	r3, r3, r5
 800c4b4:	d419      	bmi.n	800c4ea <_malloc_r+0x96>
 800c4b6:	2b0b      	cmp	r3, #11
 800c4b8:	d903      	bls.n	800c4c2 <_malloc_r+0x6e>
 800c4ba:	6023      	str	r3, [r4, #0]
 800c4bc:	18e4      	adds	r4, r4, r3
 800c4be:	6025      	str	r5, [r4, #0]
 800c4c0:	e003      	b.n	800c4ca <_malloc_r+0x76>
 800c4c2:	6863      	ldr	r3, [r4, #4]
 800c4c4:	42a2      	cmp	r2, r4
 800c4c6:	d10e      	bne.n	800c4e6 <_malloc_r+0x92>
 800c4c8:	600b      	str	r3, [r1, #0]
 800c4ca:	0030      	movs	r0, r6
 800c4cc:	f000 f9f0 	bl	800c8b0 <__malloc_unlock>
 800c4d0:	0020      	movs	r0, r4
 800c4d2:	2207      	movs	r2, #7
 800c4d4:	300b      	adds	r0, #11
 800c4d6:	1d23      	adds	r3, r4, #4
 800c4d8:	4390      	bics	r0, r2
 800c4da:	1ac2      	subs	r2, r0, r3
 800c4dc:	4298      	cmp	r0, r3
 800c4de:	d0e6      	beq.n	800c4ae <_malloc_r+0x5a>
 800c4e0:	1a1b      	subs	r3, r3, r0
 800c4e2:	50a3      	str	r3, [r4, r2]
 800c4e4:	e7e3      	b.n	800c4ae <_malloc_r+0x5a>
 800c4e6:	6053      	str	r3, [r2, #4]
 800c4e8:	e7ef      	b.n	800c4ca <_malloc_r+0x76>
 800c4ea:	0022      	movs	r2, r4
 800c4ec:	6864      	ldr	r4, [r4, #4]
 800c4ee:	e7c2      	b.n	800c476 <_malloc_r+0x22>
 800c4f0:	2303      	movs	r3, #3
 800c4f2:	1cc4      	adds	r4, r0, #3
 800c4f4:	439c      	bics	r4, r3
 800c4f6:	42a0      	cmp	r0, r4
 800c4f8:	d0e1      	beq.n	800c4be <_malloc_r+0x6a>
 800c4fa:	1a21      	subs	r1, r4, r0
 800c4fc:	0030      	movs	r0, r6
 800c4fe:	f000 f969 	bl	800c7d4 <_sbrk_r>
 800c502:	1c43      	adds	r3, r0, #1
 800c504:	d1db      	bne.n	800c4be <_malloc_r+0x6a>
 800c506:	e7c7      	b.n	800c498 <_malloc_r+0x44>
 800c508:	20000204 	.word	0x20000204
 800c50c:	20000208 	.word	0x20000208

0800c510 <__ssputs_r>:
 800c510:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c512:	688e      	ldr	r6, [r1, #8]
 800c514:	b085      	sub	sp, #20
 800c516:	0007      	movs	r7, r0
 800c518:	000c      	movs	r4, r1
 800c51a:	9203      	str	r2, [sp, #12]
 800c51c:	9301      	str	r3, [sp, #4]
 800c51e:	429e      	cmp	r6, r3
 800c520:	d83c      	bhi.n	800c59c <__ssputs_r+0x8c>
 800c522:	2390      	movs	r3, #144	; 0x90
 800c524:	898a      	ldrh	r2, [r1, #12]
 800c526:	00db      	lsls	r3, r3, #3
 800c528:	421a      	tst	r2, r3
 800c52a:	d034      	beq.n	800c596 <__ssputs_r+0x86>
 800c52c:	2503      	movs	r5, #3
 800c52e:	6909      	ldr	r1, [r1, #16]
 800c530:	6823      	ldr	r3, [r4, #0]
 800c532:	1a5b      	subs	r3, r3, r1
 800c534:	9302      	str	r3, [sp, #8]
 800c536:	6963      	ldr	r3, [r4, #20]
 800c538:	9802      	ldr	r0, [sp, #8]
 800c53a:	435d      	muls	r5, r3
 800c53c:	0feb      	lsrs	r3, r5, #31
 800c53e:	195d      	adds	r5, r3, r5
 800c540:	9b01      	ldr	r3, [sp, #4]
 800c542:	106d      	asrs	r5, r5, #1
 800c544:	3301      	adds	r3, #1
 800c546:	181b      	adds	r3, r3, r0
 800c548:	42ab      	cmp	r3, r5
 800c54a:	d900      	bls.n	800c54e <__ssputs_r+0x3e>
 800c54c:	001d      	movs	r5, r3
 800c54e:	0553      	lsls	r3, r2, #21
 800c550:	d532      	bpl.n	800c5b8 <__ssputs_r+0xa8>
 800c552:	0029      	movs	r1, r5
 800c554:	0038      	movs	r0, r7
 800c556:	f7ff ff7d 	bl	800c454 <_malloc_r>
 800c55a:	1e06      	subs	r6, r0, #0
 800c55c:	d109      	bne.n	800c572 <__ssputs_r+0x62>
 800c55e:	230c      	movs	r3, #12
 800c560:	603b      	str	r3, [r7, #0]
 800c562:	2340      	movs	r3, #64	; 0x40
 800c564:	2001      	movs	r0, #1
 800c566:	89a2      	ldrh	r2, [r4, #12]
 800c568:	4240      	negs	r0, r0
 800c56a:	4313      	orrs	r3, r2
 800c56c:	81a3      	strh	r3, [r4, #12]
 800c56e:	b005      	add	sp, #20
 800c570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c572:	9a02      	ldr	r2, [sp, #8]
 800c574:	6921      	ldr	r1, [r4, #16]
 800c576:	f7ff fb6e 	bl	800bc56 <memcpy>
 800c57a:	89a3      	ldrh	r3, [r4, #12]
 800c57c:	4a14      	ldr	r2, [pc, #80]	; (800c5d0 <__ssputs_r+0xc0>)
 800c57e:	401a      	ands	r2, r3
 800c580:	2380      	movs	r3, #128	; 0x80
 800c582:	4313      	orrs	r3, r2
 800c584:	81a3      	strh	r3, [r4, #12]
 800c586:	9b02      	ldr	r3, [sp, #8]
 800c588:	6126      	str	r6, [r4, #16]
 800c58a:	18f6      	adds	r6, r6, r3
 800c58c:	6026      	str	r6, [r4, #0]
 800c58e:	6165      	str	r5, [r4, #20]
 800c590:	9e01      	ldr	r6, [sp, #4]
 800c592:	1aed      	subs	r5, r5, r3
 800c594:	60a5      	str	r5, [r4, #8]
 800c596:	9b01      	ldr	r3, [sp, #4]
 800c598:	429e      	cmp	r6, r3
 800c59a:	d900      	bls.n	800c59e <__ssputs_r+0x8e>
 800c59c:	9e01      	ldr	r6, [sp, #4]
 800c59e:	0032      	movs	r2, r6
 800c5a0:	9903      	ldr	r1, [sp, #12]
 800c5a2:	6820      	ldr	r0, [r4, #0]
 800c5a4:	f000 f968 	bl	800c878 <memmove>
 800c5a8:	68a3      	ldr	r3, [r4, #8]
 800c5aa:	2000      	movs	r0, #0
 800c5ac:	1b9b      	subs	r3, r3, r6
 800c5ae:	60a3      	str	r3, [r4, #8]
 800c5b0:	6823      	ldr	r3, [r4, #0]
 800c5b2:	199e      	adds	r6, r3, r6
 800c5b4:	6026      	str	r6, [r4, #0]
 800c5b6:	e7da      	b.n	800c56e <__ssputs_r+0x5e>
 800c5b8:	002a      	movs	r2, r5
 800c5ba:	0038      	movs	r0, r7
 800c5bc:	f000 f980 	bl	800c8c0 <_realloc_r>
 800c5c0:	1e06      	subs	r6, r0, #0
 800c5c2:	d1e0      	bne.n	800c586 <__ssputs_r+0x76>
 800c5c4:	0038      	movs	r0, r7
 800c5c6:	6921      	ldr	r1, [r4, #16]
 800c5c8:	f7ff fefa 	bl	800c3c0 <_free_r>
 800c5cc:	e7c7      	b.n	800c55e <__ssputs_r+0x4e>
 800c5ce:	46c0      	nop			; (mov r8, r8)
 800c5d0:	fffffb7f 	.word	0xfffffb7f

0800c5d4 <_svfiprintf_r>:
 800c5d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5d6:	b0a1      	sub	sp, #132	; 0x84
 800c5d8:	9003      	str	r0, [sp, #12]
 800c5da:	001d      	movs	r5, r3
 800c5dc:	898b      	ldrh	r3, [r1, #12]
 800c5de:	000f      	movs	r7, r1
 800c5e0:	0016      	movs	r6, r2
 800c5e2:	061b      	lsls	r3, r3, #24
 800c5e4:	d511      	bpl.n	800c60a <_svfiprintf_r+0x36>
 800c5e6:	690b      	ldr	r3, [r1, #16]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d10e      	bne.n	800c60a <_svfiprintf_r+0x36>
 800c5ec:	2140      	movs	r1, #64	; 0x40
 800c5ee:	f7ff ff31 	bl	800c454 <_malloc_r>
 800c5f2:	6038      	str	r0, [r7, #0]
 800c5f4:	6138      	str	r0, [r7, #16]
 800c5f6:	2800      	cmp	r0, #0
 800c5f8:	d105      	bne.n	800c606 <_svfiprintf_r+0x32>
 800c5fa:	230c      	movs	r3, #12
 800c5fc:	9a03      	ldr	r2, [sp, #12]
 800c5fe:	3801      	subs	r0, #1
 800c600:	6013      	str	r3, [r2, #0]
 800c602:	b021      	add	sp, #132	; 0x84
 800c604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c606:	2340      	movs	r3, #64	; 0x40
 800c608:	617b      	str	r3, [r7, #20]
 800c60a:	2300      	movs	r3, #0
 800c60c:	ac08      	add	r4, sp, #32
 800c60e:	6163      	str	r3, [r4, #20]
 800c610:	3320      	adds	r3, #32
 800c612:	7663      	strb	r3, [r4, #25]
 800c614:	3310      	adds	r3, #16
 800c616:	76a3      	strb	r3, [r4, #26]
 800c618:	9507      	str	r5, [sp, #28]
 800c61a:	0035      	movs	r5, r6
 800c61c:	782b      	ldrb	r3, [r5, #0]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d001      	beq.n	800c626 <_svfiprintf_r+0x52>
 800c622:	2b25      	cmp	r3, #37	; 0x25
 800c624:	d147      	bne.n	800c6b6 <_svfiprintf_r+0xe2>
 800c626:	1bab      	subs	r3, r5, r6
 800c628:	9305      	str	r3, [sp, #20]
 800c62a:	42b5      	cmp	r5, r6
 800c62c:	d00c      	beq.n	800c648 <_svfiprintf_r+0x74>
 800c62e:	0032      	movs	r2, r6
 800c630:	0039      	movs	r1, r7
 800c632:	9803      	ldr	r0, [sp, #12]
 800c634:	f7ff ff6c 	bl	800c510 <__ssputs_r>
 800c638:	1c43      	adds	r3, r0, #1
 800c63a:	d100      	bne.n	800c63e <_svfiprintf_r+0x6a>
 800c63c:	e0ae      	b.n	800c79c <_svfiprintf_r+0x1c8>
 800c63e:	6962      	ldr	r2, [r4, #20]
 800c640:	9b05      	ldr	r3, [sp, #20]
 800c642:	4694      	mov	ip, r2
 800c644:	4463      	add	r3, ip
 800c646:	6163      	str	r3, [r4, #20]
 800c648:	782b      	ldrb	r3, [r5, #0]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d100      	bne.n	800c650 <_svfiprintf_r+0x7c>
 800c64e:	e0a5      	b.n	800c79c <_svfiprintf_r+0x1c8>
 800c650:	2201      	movs	r2, #1
 800c652:	2300      	movs	r3, #0
 800c654:	4252      	negs	r2, r2
 800c656:	6062      	str	r2, [r4, #4]
 800c658:	a904      	add	r1, sp, #16
 800c65a:	3254      	adds	r2, #84	; 0x54
 800c65c:	1852      	adds	r2, r2, r1
 800c65e:	1c6e      	adds	r6, r5, #1
 800c660:	6023      	str	r3, [r4, #0]
 800c662:	60e3      	str	r3, [r4, #12]
 800c664:	60a3      	str	r3, [r4, #8]
 800c666:	7013      	strb	r3, [r2, #0]
 800c668:	65a3      	str	r3, [r4, #88]	; 0x58
 800c66a:	2205      	movs	r2, #5
 800c66c:	7831      	ldrb	r1, [r6, #0]
 800c66e:	4854      	ldr	r0, [pc, #336]	; (800c7c0 <_svfiprintf_r+0x1ec>)
 800c670:	f7ff fae6 	bl	800bc40 <memchr>
 800c674:	1c75      	adds	r5, r6, #1
 800c676:	2800      	cmp	r0, #0
 800c678:	d11f      	bne.n	800c6ba <_svfiprintf_r+0xe6>
 800c67a:	6822      	ldr	r2, [r4, #0]
 800c67c:	06d3      	lsls	r3, r2, #27
 800c67e:	d504      	bpl.n	800c68a <_svfiprintf_r+0xb6>
 800c680:	2353      	movs	r3, #83	; 0x53
 800c682:	a904      	add	r1, sp, #16
 800c684:	185b      	adds	r3, r3, r1
 800c686:	2120      	movs	r1, #32
 800c688:	7019      	strb	r1, [r3, #0]
 800c68a:	0713      	lsls	r3, r2, #28
 800c68c:	d504      	bpl.n	800c698 <_svfiprintf_r+0xc4>
 800c68e:	2353      	movs	r3, #83	; 0x53
 800c690:	a904      	add	r1, sp, #16
 800c692:	185b      	adds	r3, r3, r1
 800c694:	212b      	movs	r1, #43	; 0x2b
 800c696:	7019      	strb	r1, [r3, #0]
 800c698:	7833      	ldrb	r3, [r6, #0]
 800c69a:	2b2a      	cmp	r3, #42	; 0x2a
 800c69c:	d016      	beq.n	800c6cc <_svfiprintf_r+0xf8>
 800c69e:	0035      	movs	r5, r6
 800c6a0:	2100      	movs	r1, #0
 800c6a2:	200a      	movs	r0, #10
 800c6a4:	68e3      	ldr	r3, [r4, #12]
 800c6a6:	782a      	ldrb	r2, [r5, #0]
 800c6a8:	1c6e      	adds	r6, r5, #1
 800c6aa:	3a30      	subs	r2, #48	; 0x30
 800c6ac:	2a09      	cmp	r2, #9
 800c6ae:	d94e      	bls.n	800c74e <_svfiprintf_r+0x17a>
 800c6b0:	2900      	cmp	r1, #0
 800c6b2:	d111      	bne.n	800c6d8 <_svfiprintf_r+0x104>
 800c6b4:	e017      	b.n	800c6e6 <_svfiprintf_r+0x112>
 800c6b6:	3501      	adds	r5, #1
 800c6b8:	e7b0      	b.n	800c61c <_svfiprintf_r+0x48>
 800c6ba:	4b41      	ldr	r3, [pc, #260]	; (800c7c0 <_svfiprintf_r+0x1ec>)
 800c6bc:	6822      	ldr	r2, [r4, #0]
 800c6be:	1ac0      	subs	r0, r0, r3
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	4083      	lsls	r3, r0
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	002e      	movs	r6, r5
 800c6c8:	6023      	str	r3, [r4, #0]
 800c6ca:	e7ce      	b.n	800c66a <_svfiprintf_r+0x96>
 800c6cc:	9b07      	ldr	r3, [sp, #28]
 800c6ce:	1d19      	adds	r1, r3, #4
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	9107      	str	r1, [sp, #28]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	db01      	blt.n	800c6dc <_svfiprintf_r+0x108>
 800c6d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6da:	e004      	b.n	800c6e6 <_svfiprintf_r+0x112>
 800c6dc:	425b      	negs	r3, r3
 800c6de:	60e3      	str	r3, [r4, #12]
 800c6e0:	2302      	movs	r3, #2
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	6023      	str	r3, [r4, #0]
 800c6e6:	782b      	ldrb	r3, [r5, #0]
 800c6e8:	2b2e      	cmp	r3, #46	; 0x2e
 800c6ea:	d10a      	bne.n	800c702 <_svfiprintf_r+0x12e>
 800c6ec:	786b      	ldrb	r3, [r5, #1]
 800c6ee:	2b2a      	cmp	r3, #42	; 0x2a
 800c6f0:	d135      	bne.n	800c75e <_svfiprintf_r+0x18a>
 800c6f2:	9b07      	ldr	r3, [sp, #28]
 800c6f4:	3502      	adds	r5, #2
 800c6f6:	1d1a      	adds	r2, r3, #4
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	9207      	str	r2, [sp, #28]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	db2b      	blt.n	800c758 <_svfiprintf_r+0x184>
 800c700:	9309      	str	r3, [sp, #36]	; 0x24
 800c702:	4e30      	ldr	r6, [pc, #192]	; (800c7c4 <_svfiprintf_r+0x1f0>)
 800c704:	2203      	movs	r2, #3
 800c706:	0030      	movs	r0, r6
 800c708:	7829      	ldrb	r1, [r5, #0]
 800c70a:	f7ff fa99 	bl	800bc40 <memchr>
 800c70e:	2800      	cmp	r0, #0
 800c710:	d006      	beq.n	800c720 <_svfiprintf_r+0x14c>
 800c712:	2340      	movs	r3, #64	; 0x40
 800c714:	1b80      	subs	r0, r0, r6
 800c716:	4083      	lsls	r3, r0
 800c718:	6822      	ldr	r2, [r4, #0]
 800c71a:	3501      	adds	r5, #1
 800c71c:	4313      	orrs	r3, r2
 800c71e:	6023      	str	r3, [r4, #0]
 800c720:	7829      	ldrb	r1, [r5, #0]
 800c722:	2206      	movs	r2, #6
 800c724:	4828      	ldr	r0, [pc, #160]	; (800c7c8 <_svfiprintf_r+0x1f4>)
 800c726:	1c6e      	adds	r6, r5, #1
 800c728:	7621      	strb	r1, [r4, #24]
 800c72a:	f7ff fa89 	bl	800bc40 <memchr>
 800c72e:	2800      	cmp	r0, #0
 800c730:	d03c      	beq.n	800c7ac <_svfiprintf_r+0x1d8>
 800c732:	4b26      	ldr	r3, [pc, #152]	; (800c7cc <_svfiprintf_r+0x1f8>)
 800c734:	2b00      	cmp	r3, #0
 800c736:	d125      	bne.n	800c784 <_svfiprintf_r+0x1b0>
 800c738:	2207      	movs	r2, #7
 800c73a:	9b07      	ldr	r3, [sp, #28]
 800c73c:	3307      	adds	r3, #7
 800c73e:	4393      	bics	r3, r2
 800c740:	3308      	adds	r3, #8
 800c742:	9307      	str	r3, [sp, #28]
 800c744:	6963      	ldr	r3, [r4, #20]
 800c746:	9a04      	ldr	r2, [sp, #16]
 800c748:	189b      	adds	r3, r3, r2
 800c74a:	6163      	str	r3, [r4, #20]
 800c74c:	e765      	b.n	800c61a <_svfiprintf_r+0x46>
 800c74e:	4343      	muls	r3, r0
 800c750:	0035      	movs	r5, r6
 800c752:	2101      	movs	r1, #1
 800c754:	189b      	adds	r3, r3, r2
 800c756:	e7a6      	b.n	800c6a6 <_svfiprintf_r+0xd2>
 800c758:	2301      	movs	r3, #1
 800c75a:	425b      	negs	r3, r3
 800c75c:	e7d0      	b.n	800c700 <_svfiprintf_r+0x12c>
 800c75e:	2300      	movs	r3, #0
 800c760:	200a      	movs	r0, #10
 800c762:	001a      	movs	r2, r3
 800c764:	3501      	adds	r5, #1
 800c766:	6063      	str	r3, [r4, #4]
 800c768:	7829      	ldrb	r1, [r5, #0]
 800c76a:	1c6e      	adds	r6, r5, #1
 800c76c:	3930      	subs	r1, #48	; 0x30
 800c76e:	2909      	cmp	r1, #9
 800c770:	d903      	bls.n	800c77a <_svfiprintf_r+0x1a6>
 800c772:	2b00      	cmp	r3, #0
 800c774:	d0c5      	beq.n	800c702 <_svfiprintf_r+0x12e>
 800c776:	9209      	str	r2, [sp, #36]	; 0x24
 800c778:	e7c3      	b.n	800c702 <_svfiprintf_r+0x12e>
 800c77a:	4342      	muls	r2, r0
 800c77c:	0035      	movs	r5, r6
 800c77e:	2301      	movs	r3, #1
 800c780:	1852      	adds	r2, r2, r1
 800c782:	e7f1      	b.n	800c768 <_svfiprintf_r+0x194>
 800c784:	ab07      	add	r3, sp, #28
 800c786:	9300      	str	r3, [sp, #0]
 800c788:	003a      	movs	r2, r7
 800c78a:	0021      	movs	r1, r4
 800c78c:	4b10      	ldr	r3, [pc, #64]	; (800c7d0 <_svfiprintf_r+0x1fc>)
 800c78e:	9803      	ldr	r0, [sp, #12]
 800c790:	f7fd ffae 	bl	800a6f0 <_printf_float>
 800c794:	9004      	str	r0, [sp, #16]
 800c796:	9b04      	ldr	r3, [sp, #16]
 800c798:	3301      	adds	r3, #1
 800c79a:	d1d3      	bne.n	800c744 <_svfiprintf_r+0x170>
 800c79c:	89bb      	ldrh	r3, [r7, #12]
 800c79e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c7a0:	065b      	lsls	r3, r3, #25
 800c7a2:	d400      	bmi.n	800c7a6 <_svfiprintf_r+0x1d2>
 800c7a4:	e72d      	b.n	800c602 <_svfiprintf_r+0x2e>
 800c7a6:	2001      	movs	r0, #1
 800c7a8:	4240      	negs	r0, r0
 800c7aa:	e72a      	b.n	800c602 <_svfiprintf_r+0x2e>
 800c7ac:	ab07      	add	r3, sp, #28
 800c7ae:	9300      	str	r3, [sp, #0]
 800c7b0:	003a      	movs	r2, r7
 800c7b2:	0021      	movs	r1, r4
 800c7b4:	4b06      	ldr	r3, [pc, #24]	; (800c7d0 <_svfiprintf_r+0x1fc>)
 800c7b6:	9803      	ldr	r0, [sp, #12]
 800c7b8:	f7fe fa58 	bl	800ac6c <_printf_i>
 800c7bc:	e7ea      	b.n	800c794 <_svfiprintf_r+0x1c0>
 800c7be:	46c0      	nop			; (mov r8, r8)
 800c7c0:	0801029c 	.word	0x0801029c
 800c7c4:	080102a2 	.word	0x080102a2
 800c7c8:	080102a6 	.word	0x080102a6
 800c7cc:	0800a6f1 	.word	0x0800a6f1
 800c7d0:	0800c511 	.word	0x0800c511

0800c7d4 <_sbrk_r>:
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	b570      	push	{r4, r5, r6, lr}
 800c7d8:	4d06      	ldr	r5, [pc, #24]	; (800c7f4 <_sbrk_r+0x20>)
 800c7da:	0004      	movs	r4, r0
 800c7dc:	0008      	movs	r0, r1
 800c7de:	602b      	str	r3, [r5, #0]
 800c7e0:	f7fa fcea 	bl	80071b8 <_sbrk>
 800c7e4:	1c43      	adds	r3, r0, #1
 800c7e6:	d103      	bne.n	800c7f0 <_sbrk_r+0x1c>
 800c7e8:	682b      	ldr	r3, [r5, #0]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d000      	beq.n	800c7f0 <_sbrk_r+0x1c>
 800c7ee:	6023      	str	r3, [r4, #0]
 800c7f0:	bd70      	pop	{r4, r5, r6, pc}
 800c7f2:	46c0      	nop			; (mov r8, r8)
 800c7f4:	200005c8 	.word	0x200005c8

0800c7f8 <__assert_func>:
 800c7f8:	b530      	push	{r4, r5, lr}
 800c7fa:	0014      	movs	r4, r2
 800c7fc:	001a      	movs	r2, r3
 800c7fe:	4b09      	ldr	r3, [pc, #36]	; (800c824 <__assert_func+0x2c>)
 800c800:	0005      	movs	r5, r0
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	b085      	sub	sp, #20
 800c806:	68d8      	ldr	r0, [r3, #12]
 800c808:	4b07      	ldr	r3, [pc, #28]	; (800c828 <__assert_func+0x30>)
 800c80a:	2c00      	cmp	r4, #0
 800c80c:	d101      	bne.n	800c812 <__assert_func+0x1a>
 800c80e:	4b07      	ldr	r3, [pc, #28]	; (800c82c <__assert_func+0x34>)
 800c810:	001c      	movs	r4, r3
 800c812:	9301      	str	r3, [sp, #4]
 800c814:	9100      	str	r1, [sp, #0]
 800c816:	002b      	movs	r3, r5
 800c818:	4905      	ldr	r1, [pc, #20]	; (800c830 <__assert_func+0x38>)
 800c81a:	9402      	str	r4, [sp, #8]
 800c81c:	f000 f80a 	bl	800c834 <fiprintf>
 800c820:	f000 fab2 	bl	800cd88 <abort>
 800c824:	20000010 	.word	0x20000010
 800c828:	080102ad 	.word	0x080102ad
 800c82c:	080102e8 	.word	0x080102e8
 800c830:	080102ba 	.word	0x080102ba

0800c834 <fiprintf>:
 800c834:	b40e      	push	{r1, r2, r3}
 800c836:	b503      	push	{r0, r1, lr}
 800c838:	0001      	movs	r1, r0
 800c83a:	ab03      	add	r3, sp, #12
 800c83c:	4804      	ldr	r0, [pc, #16]	; (800c850 <fiprintf+0x1c>)
 800c83e:	cb04      	ldmia	r3!, {r2}
 800c840:	6800      	ldr	r0, [r0, #0]
 800c842:	9301      	str	r3, [sp, #4]
 800c844:	f000 f88a 	bl	800c95c <_vfiprintf_r>
 800c848:	b002      	add	sp, #8
 800c84a:	bc08      	pop	{r3}
 800c84c:	b003      	add	sp, #12
 800c84e:	4718      	bx	r3
 800c850:	20000010 	.word	0x20000010

0800c854 <__ascii_mbtowc>:
 800c854:	b082      	sub	sp, #8
 800c856:	2900      	cmp	r1, #0
 800c858:	d100      	bne.n	800c85c <__ascii_mbtowc+0x8>
 800c85a:	a901      	add	r1, sp, #4
 800c85c:	1e10      	subs	r0, r2, #0
 800c85e:	d006      	beq.n	800c86e <__ascii_mbtowc+0x1a>
 800c860:	2b00      	cmp	r3, #0
 800c862:	d006      	beq.n	800c872 <__ascii_mbtowc+0x1e>
 800c864:	7813      	ldrb	r3, [r2, #0]
 800c866:	600b      	str	r3, [r1, #0]
 800c868:	7810      	ldrb	r0, [r2, #0]
 800c86a:	1e43      	subs	r3, r0, #1
 800c86c:	4198      	sbcs	r0, r3
 800c86e:	b002      	add	sp, #8
 800c870:	4770      	bx	lr
 800c872:	2002      	movs	r0, #2
 800c874:	4240      	negs	r0, r0
 800c876:	e7fa      	b.n	800c86e <__ascii_mbtowc+0x1a>

0800c878 <memmove>:
 800c878:	b510      	push	{r4, lr}
 800c87a:	4288      	cmp	r0, r1
 800c87c:	d902      	bls.n	800c884 <memmove+0xc>
 800c87e:	188b      	adds	r3, r1, r2
 800c880:	4298      	cmp	r0, r3
 800c882:	d303      	bcc.n	800c88c <memmove+0x14>
 800c884:	2300      	movs	r3, #0
 800c886:	e007      	b.n	800c898 <memmove+0x20>
 800c888:	5c8b      	ldrb	r3, [r1, r2]
 800c88a:	5483      	strb	r3, [r0, r2]
 800c88c:	3a01      	subs	r2, #1
 800c88e:	d2fb      	bcs.n	800c888 <memmove+0x10>
 800c890:	bd10      	pop	{r4, pc}
 800c892:	5ccc      	ldrb	r4, [r1, r3]
 800c894:	54c4      	strb	r4, [r0, r3]
 800c896:	3301      	adds	r3, #1
 800c898:	429a      	cmp	r2, r3
 800c89a:	d1fa      	bne.n	800c892 <memmove+0x1a>
 800c89c:	e7f8      	b.n	800c890 <memmove+0x18>
	...

0800c8a0 <__malloc_lock>:
 800c8a0:	b510      	push	{r4, lr}
 800c8a2:	4802      	ldr	r0, [pc, #8]	; (800c8ac <__malloc_lock+0xc>)
 800c8a4:	f000 fc47 	bl	800d136 <__retarget_lock_acquire_recursive>
 800c8a8:	bd10      	pop	{r4, pc}
 800c8aa:	46c0      	nop			; (mov r8, r8)
 800c8ac:	200005d0 	.word	0x200005d0

0800c8b0 <__malloc_unlock>:
 800c8b0:	b510      	push	{r4, lr}
 800c8b2:	4802      	ldr	r0, [pc, #8]	; (800c8bc <__malloc_unlock+0xc>)
 800c8b4:	f000 fc40 	bl	800d138 <__retarget_lock_release_recursive>
 800c8b8:	bd10      	pop	{r4, pc}
 800c8ba:	46c0      	nop			; (mov r8, r8)
 800c8bc:	200005d0 	.word	0x200005d0

0800c8c0 <_realloc_r>:
 800c8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8c2:	0007      	movs	r7, r0
 800c8c4:	000d      	movs	r5, r1
 800c8c6:	0016      	movs	r6, r2
 800c8c8:	2900      	cmp	r1, #0
 800c8ca:	d105      	bne.n	800c8d8 <_realloc_r+0x18>
 800c8cc:	0011      	movs	r1, r2
 800c8ce:	f7ff fdc1 	bl	800c454 <_malloc_r>
 800c8d2:	0004      	movs	r4, r0
 800c8d4:	0020      	movs	r0, r4
 800c8d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8d8:	2a00      	cmp	r2, #0
 800c8da:	d103      	bne.n	800c8e4 <_realloc_r+0x24>
 800c8dc:	f7ff fd70 	bl	800c3c0 <_free_r>
 800c8e0:	0034      	movs	r4, r6
 800c8e2:	e7f7      	b.n	800c8d4 <_realloc_r+0x14>
 800c8e4:	f000 fc96 	bl	800d214 <_malloc_usable_size_r>
 800c8e8:	002c      	movs	r4, r5
 800c8ea:	42b0      	cmp	r0, r6
 800c8ec:	d2f2      	bcs.n	800c8d4 <_realloc_r+0x14>
 800c8ee:	0031      	movs	r1, r6
 800c8f0:	0038      	movs	r0, r7
 800c8f2:	f7ff fdaf 	bl	800c454 <_malloc_r>
 800c8f6:	1e04      	subs	r4, r0, #0
 800c8f8:	d0ec      	beq.n	800c8d4 <_realloc_r+0x14>
 800c8fa:	0029      	movs	r1, r5
 800c8fc:	0032      	movs	r2, r6
 800c8fe:	f7ff f9aa 	bl	800bc56 <memcpy>
 800c902:	0029      	movs	r1, r5
 800c904:	0038      	movs	r0, r7
 800c906:	f7ff fd5b 	bl	800c3c0 <_free_r>
 800c90a:	e7e3      	b.n	800c8d4 <_realloc_r+0x14>

0800c90c <__sfputc_r>:
 800c90c:	6893      	ldr	r3, [r2, #8]
 800c90e:	b510      	push	{r4, lr}
 800c910:	3b01      	subs	r3, #1
 800c912:	6093      	str	r3, [r2, #8]
 800c914:	2b00      	cmp	r3, #0
 800c916:	da04      	bge.n	800c922 <__sfputc_r+0x16>
 800c918:	6994      	ldr	r4, [r2, #24]
 800c91a:	42a3      	cmp	r3, r4
 800c91c:	db07      	blt.n	800c92e <__sfputc_r+0x22>
 800c91e:	290a      	cmp	r1, #10
 800c920:	d005      	beq.n	800c92e <__sfputc_r+0x22>
 800c922:	6813      	ldr	r3, [r2, #0]
 800c924:	1c58      	adds	r0, r3, #1
 800c926:	6010      	str	r0, [r2, #0]
 800c928:	7019      	strb	r1, [r3, #0]
 800c92a:	0008      	movs	r0, r1
 800c92c:	bd10      	pop	{r4, pc}
 800c92e:	f000 f94f 	bl	800cbd0 <__swbuf_r>
 800c932:	0001      	movs	r1, r0
 800c934:	e7f9      	b.n	800c92a <__sfputc_r+0x1e>

0800c936 <__sfputs_r>:
 800c936:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c938:	0006      	movs	r6, r0
 800c93a:	000f      	movs	r7, r1
 800c93c:	0014      	movs	r4, r2
 800c93e:	18d5      	adds	r5, r2, r3
 800c940:	42ac      	cmp	r4, r5
 800c942:	d101      	bne.n	800c948 <__sfputs_r+0x12>
 800c944:	2000      	movs	r0, #0
 800c946:	e007      	b.n	800c958 <__sfputs_r+0x22>
 800c948:	7821      	ldrb	r1, [r4, #0]
 800c94a:	003a      	movs	r2, r7
 800c94c:	0030      	movs	r0, r6
 800c94e:	f7ff ffdd 	bl	800c90c <__sfputc_r>
 800c952:	3401      	adds	r4, #1
 800c954:	1c43      	adds	r3, r0, #1
 800c956:	d1f3      	bne.n	800c940 <__sfputs_r+0xa>
 800c958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c95c <_vfiprintf_r>:
 800c95c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c95e:	b0a1      	sub	sp, #132	; 0x84
 800c960:	0006      	movs	r6, r0
 800c962:	000c      	movs	r4, r1
 800c964:	001f      	movs	r7, r3
 800c966:	9203      	str	r2, [sp, #12]
 800c968:	2800      	cmp	r0, #0
 800c96a:	d004      	beq.n	800c976 <_vfiprintf_r+0x1a>
 800c96c:	6983      	ldr	r3, [r0, #24]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d101      	bne.n	800c976 <_vfiprintf_r+0x1a>
 800c972:	f000 fb3f 	bl	800cff4 <__sinit>
 800c976:	4b8e      	ldr	r3, [pc, #568]	; (800cbb0 <_vfiprintf_r+0x254>)
 800c978:	429c      	cmp	r4, r3
 800c97a:	d11c      	bne.n	800c9b6 <_vfiprintf_r+0x5a>
 800c97c:	6874      	ldr	r4, [r6, #4]
 800c97e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c980:	07db      	lsls	r3, r3, #31
 800c982:	d405      	bmi.n	800c990 <_vfiprintf_r+0x34>
 800c984:	89a3      	ldrh	r3, [r4, #12]
 800c986:	059b      	lsls	r3, r3, #22
 800c988:	d402      	bmi.n	800c990 <_vfiprintf_r+0x34>
 800c98a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c98c:	f000 fbd3 	bl	800d136 <__retarget_lock_acquire_recursive>
 800c990:	89a3      	ldrh	r3, [r4, #12]
 800c992:	071b      	lsls	r3, r3, #28
 800c994:	d502      	bpl.n	800c99c <_vfiprintf_r+0x40>
 800c996:	6923      	ldr	r3, [r4, #16]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d11d      	bne.n	800c9d8 <_vfiprintf_r+0x7c>
 800c99c:	0021      	movs	r1, r4
 800c99e:	0030      	movs	r0, r6
 800c9a0:	f000 f97a 	bl	800cc98 <__swsetup_r>
 800c9a4:	2800      	cmp	r0, #0
 800c9a6:	d017      	beq.n	800c9d8 <_vfiprintf_r+0x7c>
 800c9a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c9aa:	07db      	lsls	r3, r3, #31
 800c9ac:	d50d      	bpl.n	800c9ca <_vfiprintf_r+0x6e>
 800c9ae:	2001      	movs	r0, #1
 800c9b0:	4240      	negs	r0, r0
 800c9b2:	b021      	add	sp, #132	; 0x84
 800c9b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9b6:	4b7f      	ldr	r3, [pc, #508]	; (800cbb4 <_vfiprintf_r+0x258>)
 800c9b8:	429c      	cmp	r4, r3
 800c9ba:	d101      	bne.n	800c9c0 <_vfiprintf_r+0x64>
 800c9bc:	68b4      	ldr	r4, [r6, #8]
 800c9be:	e7de      	b.n	800c97e <_vfiprintf_r+0x22>
 800c9c0:	4b7d      	ldr	r3, [pc, #500]	; (800cbb8 <_vfiprintf_r+0x25c>)
 800c9c2:	429c      	cmp	r4, r3
 800c9c4:	d1db      	bne.n	800c97e <_vfiprintf_r+0x22>
 800c9c6:	68f4      	ldr	r4, [r6, #12]
 800c9c8:	e7d9      	b.n	800c97e <_vfiprintf_r+0x22>
 800c9ca:	89a3      	ldrh	r3, [r4, #12]
 800c9cc:	059b      	lsls	r3, r3, #22
 800c9ce:	d4ee      	bmi.n	800c9ae <_vfiprintf_r+0x52>
 800c9d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9d2:	f000 fbb1 	bl	800d138 <__retarget_lock_release_recursive>
 800c9d6:	e7ea      	b.n	800c9ae <_vfiprintf_r+0x52>
 800c9d8:	2300      	movs	r3, #0
 800c9da:	ad08      	add	r5, sp, #32
 800c9dc:	616b      	str	r3, [r5, #20]
 800c9de:	3320      	adds	r3, #32
 800c9e0:	766b      	strb	r3, [r5, #25]
 800c9e2:	3310      	adds	r3, #16
 800c9e4:	76ab      	strb	r3, [r5, #26]
 800c9e6:	9707      	str	r7, [sp, #28]
 800c9e8:	9f03      	ldr	r7, [sp, #12]
 800c9ea:	783b      	ldrb	r3, [r7, #0]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d001      	beq.n	800c9f4 <_vfiprintf_r+0x98>
 800c9f0:	2b25      	cmp	r3, #37	; 0x25
 800c9f2:	d14e      	bne.n	800ca92 <_vfiprintf_r+0x136>
 800c9f4:	9b03      	ldr	r3, [sp, #12]
 800c9f6:	1afb      	subs	r3, r7, r3
 800c9f8:	9305      	str	r3, [sp, #20]
 800c9fa:	9b03      	ldr	r3, [sp, #12]
 800c9fc:	429f      	cmp	r7, r3
 800c9fe:	d00d      	beq.n	800ca1c <_vfiprintf_r+0xc0>
 800ca00:	9b05      	ldr	r3, [sp, #20]
 800ca02:	0021      	movs	r1, r4
 800ca04:	0030      	movs	r0, r6
 800ca06:	9a03      	ldr	r2, [sp, #12]
 800ca08:	f7ff ff95 	bl	800c936 <__sfputs_r>
 800ca0c:	1c43      	adds	r3, r0, #1
 800ca0e:	d100      	bne.n	800ca12 <_vfiprintf_r+0xb6>
 800ca10:	e0b5      	b.n	800cb7e <_vfiprintf_r+0x222>
 800ca12:	696a      	ldr	r2, [r5, #20]
 800ca14:	9b05      	ldr	r3, [sp, #20]
 800ca16:	4694      	mov	ip, r2
 800ca18:	4463      	add	r3, ip
 800ca1a:	616b      	str	r3, [r5, #20]
 800ca1c:	783b      	ldrb	r3, [r7, #0]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d100      	bne.n	800ca24 <_vfiprintf_r+0xc8>
 800ca22:	e0ac      	b.n	800cb7e <_vfiprintf_r+0x222>
 800ca24:	2201      	movs	r2, #1
 800ca26:	1c7b      	adds	r3, r7, #1
 800ca28:	9303      	str	r3, [sp, #12]
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	4252      	negs	r2, r2
 800ca2e:	606a      	str	r2, [r5, #4]
 800ca30:	a904      	add	r1, sp, #16
 800ca32:	3254      	adds	r2, #84	; 0x54
 800ca34:	1852      	adds	r2, r2, r1
 800ca36:	602b      	str	r3, [r5, #0]
 800ca38:	60eb      	str	r3, [r5, #12]
 800ca3a:	60ab      	str	r3, [r5, #8]
 800ca3c:	7013      	strb	r3, [r2, #0]
 800ca3e:	65ab      	str	r3, [r5, #88]	; 0x58
 800ca40:	9b03      	ldr	r3, [sp, #12]
 800ca42:	2205      	movs	r2, #5
 800ca44:	7819      	ldrb	r1, [r3, #0]
 800ca46:	485d      	ldr	r0, [pc, #372]	; (800cbbc <_vfiprintf_r+0x260>)
 800ca48:	f7ff f8fa 	bl	800bc40 <memchr>
 800ca4c:	9b03      	ldr	r3, [sp, #12]
 800ca4e:	1c5f      	adds	r7, r3, #1
 800ca50:	2800      	cmp	r0, #0
 800ca52:	d120      	bne.n	800ca96 <_vfiprintf_r+0x13a>
 800ca54:	682a      	ldr	r2, [r5, #0]
 800ca56:	06d3      	lsls	r3, r2, #27
 800ca58:	d504      	bpl.n	800ca64 <_vfiprintf_r+0x108>
 800ca5a:	2353      	movs	r3, #83	; 0x53
 800ca5c:	a904      	add	r1, sp, #16
 800ca5e:	185b      	adds	r3, r3, r1
 800ca60:	2120      	movs	r1, #32
 800ca62:	7019      	strb	r1, [r3, #0]
 800ca64:	0713      	lsls	r3, r2, #28
 800ca66:	d504      	bpl.n	800ca72 <_vfiprintf_r+0x116>
 800ca68:	2353      	movs	r3, #83	; 0x53
 800ca6a:	a904      	add	r1, sp, #16
 800ca6c:	185b      	adds	r3, r3, r1
 800ca6e:	212b      	movs	r1, #43	; 0x2b
 800ca70:	7019      	strb	r1, [r3, #0]
 800ca72:	9b03      	ldr	r3, [sp, #12]
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	2b2a      	cmp	r3, #42	; 0x2a
 800ca78:	d016      	beq.n	800caa8 <_vfiprintf_r+0x14c>
 800ca7a:	2100      	movs	r1, #0
 800ca7c:	68eb      	ldr	r3, [r5, #12]
 800ca7e:	9f03      	ldr	r7, [sp, #12]
 800ca80:	783a      	ldrb	r2, [r7, #0]
 800ca82:	1c78      	adds	r0, r7, #1
 800ca84:	3a30      	subs	r2, #48	; 0x30
 800ca86:	4684      	mov	ip, r0
 800ca88:	2a09      	cmp	r2, #9
 800ca8a:	d94f      	bls.n	800cb2c <_vfiprintf_r+0x1d0>
 800ca8c:	2900      	cmp	r1, #0
 800ca8e:	d111      	bne.n	800cab4 <_vfiprintf_r+0x158>
 800ca90:	e017      	b.n	800cac2 <_vfiprintf_r+0x166>
 800ca92:	3701      	adds	r7, #1
 800ca94:	e7a9      	b.n	800c9ea <_vfiprintf_r+0x8e>
 800ca96:	4b49      	ldr	r3, [pc, #292]	; (800cbbc <_vfiprintf_r+0x260>)
 800ca98:	682a      	ldr	r2, [r5, #0]
 800ca9a:	1ac0      	subs	r0, r0, r3
 800ca9c:	2301      	movs	r3, #1
 800ca9e:	4083      	lsls	r3, r0
 800caa0:	4313      	orrs	r3, r2
 800caa2:	602b      	str	r3, [r5, #0]
 800caa4:	9703      	str	r7, [sp, #12]
 800caa6:	e7cb      	b.n	800ca40 <_vfiprintf_r+0xe4>
 800caa8:	9b07      	ldr	r3, [sp, #28]
 800caaa:	1d19      	adds	r1, r3, #4
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	9107      	str	r1, [sp, #28]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	db01      	blt.n	800cab8 <_vfiprintf_r+0x15c>
 800cab4:	930b      	str	r3, [sp, #44]	; 0x2c
 800cab6:	e004      	b.n	800cac2 <_vfiprintf_r+0x166>
 800cab8:	425b      	negs	r3, r3
 800caba:	60eb      	str	r3, [r5, #12]
 800cabc:	2302      	movs	r3, #2
 800cabe:	4313      	orrs	r3, r2
 800cac0:	602b      	str	r3, [r5, #0]
 800cac2:	783b      	ldrb	r3, [r7, #0]
 800cac4:	2b2e      	cmp	r3, #46	; 0x2e
 800cac6:	d10a      	bne.n	800cade <_vfiprintf_r+0x182>
 800cac8:	787b      	ldrb	r3, [r7, #1]
 800caca:	2b2a      	cmp	r3, #42	; 0x2a
 800cacc:	d137      	bne.n	800cb3e <_vfiprintf_r+0x1e2>
 800cace:	9b07      	ldr	r3, [sp, #28]
 800cad0:	3702      	adds	r7, #2
 800cad2:	1d1a      	adds	r2, r3, #4
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	9207      	str	r2, [sp, #28]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	db2d      	blt.n	800cb38 <_vfiprintf_r+0x1dc>
 800cadc:	9309      	str	r3, [sp, #36]	; 0x24
 800cade:	2203      	movs	r2, #3
 800cae0:	7839      	ldrb	r1, [r7, #0]
 800cae2:	4837      	ldr	r0, [pc, #220]	; (800cbc0 <_vfiprintf_r+0x264>)
 800cae4:	f7ff f8ac 	bl	800bc40 <memchr>
 800cae8:	2800      	cmp	r0, #0
 800caea:	d007      	beq.n	800cafc <_vfiprintf_r+0x1a0>
 800caec:	4b34      	ldr	r3, [pc, #208]	; (800cbc0 <_vfiprintf_r+0x264>)
 800caee:	682a      	ldr	r2, [r5, #0]
 800caf0:	1ac0      	subs	r0, r0, r3
 800caf2:	2340      	movs	r3, #64	; 0x40
 800caf4:	4083      	lsls	r3, r0
 800caf6:	4313      	orrs	r3, r2
 800caf8:	3701      	adds	r7, #1
 800cafa:	602b      	str	r3, [r5, #0]
 800cafc:	7839      	ldrb	r1, [r7, #0]
 800cafe:	1c7b      	adds	r3, r7, #1
 800cb00:	2206      	movs	r2, #6
 800cb02:	4830      	ldr	r0, [pc, #192]	; (800cbc4 <_vfiprintf_r+0x268>)
 800cb04:	9303      	str	r3, [sp, #12]
 800cb06:	7629      	strb	r1, [r5, #24]
 800cb08:	f7ff f89a 	bl	800bc40 <memchr>
 800cb0c:	2800      	cmp	r0, #0
 800cb0e:	d045      	beq.n	800cb9c <_vfiprintf_r+0x240>
 800cb10:	4b2d      	ldr	r3, [pc, #180]	; (800cbc8 <_vfiprintf_r+0x26c>)
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d127      	bne.n	800cb66 <_vfiprintf_r+0x20a>
 800cb16:	2207      	movs	r2, #7
 800cb18:	9b07      	ldr	r3, [sp, #28]
 800cb1a:	3307      	adds	r3, #7
 800cb1c:	4393      	bics	r3, r2
 800cb1e:	3308      	adds	r3, #8
 800cb20:	9307      	str	r3, [sp, #28]
 800cb22:	696b      	ldr	r3, [r5, #20]
 800cb24:	9a04      	ldr	r2, [sp, #16]
 800cb26:	189b      	adds	r3, r3, r2
 800cb28:	616b      	str	r3, [r5, #20]
 800cb2a:	e75d      	b.n	800c9e8 <_vfiprintf_r+0x8c>
 800cb2c:	210a      	movs	r1, #10
 800cb2e:	434b      	muls	r3, r1
 800cb30:	4667      	mov	r7, ip
 800cb32:	189b      	adds	r3, r3, r2
 800cb34:	3909      	subs	r1, #9
 800cb36:	e7a3      	b.n	800ca80 <_vfiprintf_r+0x124>
 800cb38:	2301      	movs	r3, #1
 800cb3a:	425b      	negs	r3, r3
 800cb3c:	e7ce      	b.n	800cadc <_vfiprintf_r+0x180>
 800cb3e:	2300      	movs	r3, #0
 800cb40:	001a      	movs	r2, r3
 800cb42:	3701      	adds	r7, #1
 800cb44:	606b      	str	r3, [r5, #4]
 800cb46:	7839      	ldrb	r1, [r7, #0]
 800cb48:	1c78      	adds	r0, r7, #1
 800cb4a:	3930      	subs	r1, #48	; 0x30
 800cb4c:	4684      	mov	ip, r0
 800cb4e:	2909      	cmp	r1, #9
 800cb50:	d903      	bls.n	800cb5a <_vfiprintf_r+0x1fe>
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d0c3      	beq.n	800cade <_vfiprintf_r+0x182>
 800cb56:	9209      	str	r2, [sp, #36]	; 0x24
 800cb58:	e7c1      	b.n	800cade <_vfiprintf_r+0x182>
 800cb5a:	230a      	movs	r3, #10
 800cb5c:	435a      	muls	r2, r3
 800cb5e:	4667      	mov	r7, ip
 800cb60:	1852      	adds	r2, r2, r1
 800cb62:	3b09      	subs	r3, #9
 800cb64:	e7ef      	b.n	800cb46 <_vfiprintf_r+0x1ea>
 800cb66:	ab07      	add	r3, sp, #28
 800cb68:	9300      	str	r3, [sp, #0]
 800cb6a:	0022      	movs	r2, r4
 800cb6c:	0029      	movs	r1, r5
 800cb6e:	0030      	movs	r0, r6
 800cb70:	4b16      	ldr	r3, [pc, #88]	; (800cbcc <_vfiprintf_r+0x270>)
 800cb72:	f7fd fdbd 	bl	800a6f0 <_printf_float>
 800cb76:	9004      	str	r0, [sp, #16]
 800cb78:	9b04      	ldr	r3, [sp, #16]
 800cb7a:	3301      	adds	r3, #1
 800cb7c:	d1d1      	bne.n	800cb22 <_vfiprintf_r+0x1c6>
 800cb7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cb80:	07db      	lsls	r3, r3, #31
 800cb82:	d405      	bmi.n	800cb90 <_vfiprintf_r+0x234>
 800cb84:	89a3      	ldrh	r3, [r4, #12]
 800cb86:	059b      	lsls	r3, r3, #22
 800cb88:	d402      	bmi.n	800cb90 <_vfiprintf_r+0x234>
 800cb8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb8c:	f000 fad4 	bl	800d138 <__retarget_lock_release_recursive>
 800cb90:	89a3      	ldrh	r3, [r4, #12]
 800cb92:	065b      	lsls	r3, r3, #25
 800cb94:	d500      	bpl.n	800cb98 <_vfiprintf_r+0x23c>
 800cb96:	e70a      	b.n	800c9ae <_vfiprintf_r+0x52>
 800cb98:	980d      	ldr	r0, [sp, #52]	; 0x34
 800cb9a:	e70a      	b.n	800c9b2 <_vfiprintf_r+0x56>
 800cb9c:	ab07      	add	r3, sp, #28
 800cb9e:	9300      	str	r3, [sp, #0]
 800cba0:	0022      	movs	r2, r4
 800cba2:	0029      	movs	r1, r5
 800cba4:	0030      	movs	r0, r6
 800cba6:	4b09      	ldr	r3, [pc, #36]	; (800cbcc <_vfiprintf_r+0x270>)
 800cba8:	f7fe f860 	bl	800ac6c <_printf_i>
 800cbac:	e7e3      	b.n	800cb76 <_vfiprintf_r+0x21a>
 800cbae:	46c0      	nop			; (mov r8, r8)
 800cbb0:	08010414 	.word	0x08010414
 800cbb4:	08010434 	.word	0x08010434
 800cbb8:	080103f4 	.word	0x080103f4
 800cbbc:	0801029c 	.word	0x0801029c
 800cbc0:	080102a2 	.word	0x080102a2
 800cbc4:	080102a6 	.word	0x080102a6
 800cbc8:	0800a6f1 	.word	0x0800a6f1
 800cbcc:	0800c937 	.word	0x0800c937

0800cbd0 <__swbuf_r>:
 800cbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbd2:	0005      	movs	r5, r0
 800cbd4:	000e      	movs	r6, r1
 800cbd6:	0014      	movs	r4, r2
 800cbd8:	2800      	cmp	r0, #0
 800cbda:	d004      	beq.n	800cbe6 <__swbuf_r+0x16>
 800cbdc:	6983      	ldr	r3, [r0, #24]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d101      	bne.n	800cbe6 <__swbuf_r+0x16>
 800cbe2:	f000 fa07 	bl	800cff4 <__sinit>
 800cbe6:	4b22      	ldr	r3, [pc, #136]	; (800cc70 <__swbuf_r+0xa0>)
 800cbe8:	429c      	cmp	r4, r3
 800cbea:	d12e      	bne.n	800cc4a <__swbuf_r+0x7a>
 800cbec:	686c      	ldr	r4, [r5, #4]
 800cbee:	69a3      	ldr	r3, [r4, #24]
 800cbf0:	60a3      	str	r3, [r4, #8]
 800cbf2:	89a3      	ldrh	r3, [r4, #12]
 800cbf4:	071b      	lsls	r3, r3, #28
 800cbf6:	d532      	bpl.n	800cc5e <__swbuf_r+0x8e>
 800cbf8:	6923      	ldr	r3, [r4, #16]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d02f      	beq.n	800cc5e <__swbuf_r+0x8e>
 800cbfe:	6823      	ldr	r3, [r4, #0]
 800cc00:	6922      	ldr	r2, [r4, #16]
 800cc02:	b2f7      	uxtb	r7, r6
 800cc04:	1a98      	subs	r0, r3, r2
 800cc06:	6963      	ldr	r3, [r4, #20]
 800cc08:	b2f6      	uxtb	r6, r6
 800cc0a:	4283      	cmp	r3, r0
 800cc0c:	dc05      	bgt.n	800cc1a <__swbuf_r+0x4a>
 800cc0e:	0021      	movs	r1, r4
 800cc10:	0028      	movs	r0, r5
 800cc12:	f000 f94d 	bl	800ceb0 <_fflush_r>
 800cc16:	2800      	cmp	r0, #0
 800cc18:	d127      	bne.n	800cc6a <__swbuf_r+0x9a>
 800cc1a:	68a3      	ldr	r3, [r4, #8]
 800cc1c:	3001      	adds	r0, #1
 800cc1e:	3b01      	subs	r3, #1
 800cc20:	60a3      	str	r3, [r4, #8]
 800cc22:	6823      	ldr	r3, [r4, #0]
 800cc24:	1c5a      	adds	r2, r3, #1
 800cc26:	6022      	str	r2, [r4, #0]
 800cc28:	701f      	strb	r7, [r3, #0]
 800cc2a:	6963      	ldr	r3, [r4, #20]
 800cc2c:	4283      	cmp	r3, r0
 800cc2e:	d004      	beq.n	800cc3a <__swbuf_r+0x6a>
 800cc30:	89a3      	ldrh	r3, [r4, #12]
 800cc32:	07db      	lsls	r3, r3, #31
 800cc34:	d507      	bpl.n	800cc46 <__swbuf_r+0x76>
 800cc36:	2e0a      	cmp	r6, #10
 800cc38:	d105      	bne.n	800cc46 <__swbuf_r+0x76>
 800cc3a:	0021      	movs	r1, r4
 800cc3c:	0028      	movs	r0, r5
 800cc3e:	f000 f937 	bl	800ceb0 <_fflush_r>
 800cc42:	2800      	cmp	r0, #0
 800cc44:	d111      	bne.n	800cc6a <__swbuf_r+0x9a>
 800cc46:	0030      	movs	r0, r6
 800cc48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc4a:	4b0a      	ldr	r3, [pc, #40]	; (800cc74 <__swbuf_r+0xa4>)
 800cc4c:	429c      	cmp	r4, r3
 800cc4e:	d101      	bne.n	800cc54 <__swbuf_r+0x84>
 800cc50:	68ac      	ldr	r4, [r5, #8]
 800cc52:	e7cc      	b.n	800cbee <__swbuf_r+0x1e>
 800cc54:	4b08      	ldr	r3, [pc, #32]	; (800cc78 <__swbuf_r+0xa8>)
 800cc56:	429c      	cmp	r4, r3
 800cc58:	d1c9      	bne.n	800cbee <__swbuf_r+0x1e>
 800cc5a:	68ec      	ldr	r4, [r5, #12]
 800cc5c:	e7c7      	b.n	800cbee <__swbuf_r+0x1e>
 800cc5e:	0021      	movs	r1, r4
 800cc60:	0028      	movs	r0, r5
 800cc62:	f000 f819 	bl	800cc98 <__swsetup_r>
 800cc66:	2800      	cmp	r0, #0
 800cc68:	d0c9      	beq.n	800cbfe <__swbuf_r+0x2e>
 800cc6a:	2601      	movs	r6, #1
 800cc6c:	4276      	negs	r6, r6
 800cc6e:	e7ea      	b.n	800cc46 <__swbuf_r+0x76>
 800cc70:	08010414 	.word	0x08010414
 800cc74:	08010434 	.word	0x08010434
 800cc78:	080103f4 	.word	0x080103f4

0800cc7c <__ascii_wctomb>:
 800cc7c:	0003      	movs	r3, r0
 800cc7e:	1e08      	subs	r0, r1, #0
 800cc80:	d005      	beq.n	800cc8e <__ascii_wctomb+0x12>
 800cc82:	2aff      	cmp	r2, #255	; 0xff
 800cc84:	d904      	bls.n	800cc90 <__ascii_wctomb+0x14>
 800cc86:	228a      	movs	r2, #138	; 0x8a
 800cc88:	2001      	movs	r0, #1
 800cc8a:	601a      	str	r2, [r3, #0]
 800cc8c:	4240      	negs	r0, r0
 800cc8e:	4770      	bx	lr
 800cc90:	2001      	movs	r0, #1
 800cc92:	700a      	strb	r2, [r1, #0]
 800cc94:	e7fb      	b.n	800cc8e <__ascii_wctomb+0x12>
	...

0800cc98 <__swsetup_r>:
 800cc98:	4b37      	ldr	r3, [pc, #220]	; (800cd78 <__swsetup_r+0xe0>)
 800cc9a:	b570      	push	{r4, r5, r6, lr}
 800cc9c:	681d      	ldr	r5, [r3, #0]
 800cc9e:	0006      	movs	r6, r0
 800cca0:	000c      	movs	r4, r1
 800cca2:	2d00      	cmp	r5, #0
 800cca4:	d005      	beq.n	800ccb2 <__swsetup_r+0x1a>
 800cca6:	69ab      	ldr	r3, [r5, #24]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d102      	bne.n	800ccb2 <__swsetup_r+0x1a>
 800ccac:	0028      	movs	r0, r5
 800ccae:	f000 f9a1 	bl	800cff4 <__sinit>
 800ccb2:	4b32      	ldr	r3, [pc, #200]	; (800cd7c <__swsetup_r+0xe4>)
 800ccb4:	429c      	cmp	r4, r3
 800ccb6:	d10f      	bne.n	800ccd8 <__swsetup_r+0x40>
 800ccb8:	686c      	ldr	r4, [r5, #4]
 800ccba:	230c      	movs	r3, #12
 800ccbc:	5ee2      	ldrsh	r2, [r4, r3]
 800ccbe:	b293      	uxth	r3, r2
 800ccc0:	0711      	lsls	r1, r2, #28
 800ccc2:	d42d      	bmi.n	800cd20 <__swsetup_r+0x88>
 800ccc4:	06d9      	lsls	r1, r3, #27
 800ccc6:	d411      	bmi.n	800ccec <__swsetup_r+0x54>
 800ccc8:	2309      	movs	r3, #9
 800ccca:	2001      	movs	r0, #1
 800cccc:	6033      	str	r3, [r6, #0]
 800ccce:	3337      	adds	r3, #55	; 0x37
 800ccd0:	4313      	orrs	r3, r2
 800ccd2:	81a3      	strh	r3, [r4, #12]
 800ccd4:	4240      	negs	r0, r0
 800ccd6:	bd70      	pop	{r4, r5, r6, pc}
 800ccd8:	4b29      	ldr	r3, [pc, #164]	; (800cd80 <__swsetup_r+0xe8>)
 800ccda:	429c      	cmp	r4, r3
 800ccdc:	d101      	bne.n	800cce2 <__swsetup_r+0x4a>
 800ccde:	68ac      	ldr	r4, [r5, #8]
 800cce0:	e7eb      	b.n	800ccba <__swsetup_r+0x22>
 800cce2:	4b28      	ldr	r3, [pc, #160]	; (800cd84 <__swsetup_r+0xec>)
 800cce4:	429c      	cmp	r4, r3
 800cce6:	d1e8      	bne.n	800ccba <__swsetup_r+0x22>
 800cce8:	68ec      	ldr	r4, [r5, #12]
 800ccea:	e7e6      	b.n	800ccba <__swsetup_r+0x22>
 800ccec:	075b      	lsls	r3, r3, #29
 800ccee:	d513      	bpl.n	800cd18 <__swsetup_r+0x80>
 800ccf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccf2:	2900      	cmp	r1, #0
 800ccf4:	d008      	beq.n	800cd08 <__swsetup_r+0x70>
 800ccf6:	0023      	movs	r3, r4
 800ccf8:	3344      	adds	r3, #68	; 0x44
 800ccfa:	4299      	cmp	r1, r3
 800ccfc:	d002      	beq.n	800cd04 <__swsetup_r+0x6c>
 800ccfe:	0030      	movs	r0, r6
 800cd00:	f7ff fb5e 	bl	800c3c0 <_free_r>
 800cd04:	2300      	movs	r3, #0
 800cd06:	6363      	str	r3, [r4, #52]	; 0x34
 800cd08:	2224      	movs	r2, #36	; 0x24
 800cd0a:	89a3      	ldrh	r3, [r4, #12]
 800cd0c:	4393      	bics	r3, r2
 800cd0e:	81a3      	strh	r3, [r4, #12]
 800cd10:	2300      	movs	r3, #0
 800cd12:	6063      	str	r3, [r4, #4]
 800cd14:	6923      	ldr	r3, [r4, #16]
 800cd16:	6023      	str	r3, [r4, #0]
 800cd18:	2308      	movs	r3, #8
 800cd1a:	89a2      	ldrh	r2, [r4, #12]
 800cd1c:	4313      	orrs	r3, r2
 800cd1e:	81a3      	strh	r3, [r4, #12]
 800cd20:	6923      	ldr	r3, [r4, #16]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d10b      	bne.n	800cd3e <__swsetup_r+0xa6>
 800cd26:	21a0      	movs	r1, #160	; 0xa0
 800cd28:	2280      	movs	r2, #128	; 0x80
 800cd2a:	89a3      	ldrh	r3, [r4, #12]
 800cd2c:	0089      	lsls	r1, r1, #2
 800cd2e:	0092      	lsls	r2, r2, #2
 800cd30:	400b      	ands	r3, r1
 800cd32:	4293      	cmp	r3, r2
 800cd34:	d003      	beq.n	800cd3e <__swsetup_r+0xa6>
 800cd36:	0021      	movs	r1, r4
 800cd38:	0030      	movs	r0, r6
 800cd3a:	f000 fa27 	bl	800d18c <__smakebuf_r>
 800cd3e:	220c      	movs	r2, #12
 800cd40:	5ea3      	ldrsh	r3, [r4, r2]
 800cd42:	2001      	movs	r0, #1
 800cd44:	001a      	movs	r2, r3
 800cd46:	b299      	uxth	r1, r3
 800cd48:	4002      	ands	r2, r0
 800cd4a:	4203      	tst	r3, r0
 800cd4c:	d00f      	beq.n	800cd6e <__swsetup_r+0xd6>
 800cd4e:	2200      	movs	r2, #0
 800cd50:	60a2      	str	r2, [r4, #8]
 800cd52:	6962      	ldr	r2, [r4, #20]
 800cd54:	4252      	negs	r2, r2
 800cd56:	61a2      	str	r2, [r4, #24]
 800cd58:	2000      	movs	r0, #0
 800cd5a:	6922      	ldr	r2, [r4, #16]
 800cd5c:	4282      	cmp	r2, r0
 800cd5e:	d1ba      	bne.n	800ccd6 <__swsetup_r+0x3e>
 800cd60:	060a      	lsls	r2, r1, #24
 800cd62:	d5b8      	bpl.n	800ccd6 <__swsetup_r+0x3e>
 800cd64:	2240      	movs	r2, #64	; 0x40
 800cd66:	4313      	orrs	r3, r2
 800cd68:	81a3      	strh	r3, [r4, #12]
 800cd6a:	3801      	subs	r0, #1
 800cd6c:	e7b3      	b.n	800ccd6 <__swsetup_r+0x3e>
 800cd6e:	0788      	lsls	r0, r1, #30
 800cd70:	d400      	bmi.n	800cd74 <__swsetup_r+0xdc>
 800cd72:	6962      	ldr	r2, [r4, #20]
 800cd74:	60a2      	str	r2, [r4, #8]
 800cd76:	e7ef      	b.n	800cd58 <__swsetup_r+0xc0>
 800cd78:	20000010 	.word	0x20000010
 800cd7c:	08010414 	.word	0x08010414
 800cd80:	08010434 	.word	0x08010434
 800cd84:	080103f4 	.word	0x080103f4

0800cd88 <abort>:
 800cd88:	2006      	movs	r0, #6
 800cd8a:	b510      	push	{r4, lr}
 800cd8c:	f000 fa74 	bl	800d278 <raise>
 800cd90:	2001      	movs	r0, #1
 800cd92:	f7fa f9a0 	bl	80070d6 <_exit>
	...

0800cd98 <__sflush_r>:
 800cd98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd9a:	898b      	ldrh	r3, [r1, #12]
 800cd9c:	0005      	movs	r5, r0
 800cd9e:	000c      	movs	r4, r1
 800cda0:	071a      	lsls	r2, r3, #28
 800cda2:	d45f      	bmi.n	800ce64 <__sflush_r+0xcc>
 800cda4:	684a      	ldr	r2, [r1, #4]
 800cda6:	2a00      	cmp	r2, #0
 800cda8:	dc04      	bgt.n	800cdb4 <__sflush_r+0x1c>
 800cdaa:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800cdac:	2a00      	cmp	r2, #0
 800cdae:	dc01      	bgt.n	800cdb4 <__sflush_r+0x1c>
 800cdb0:	2000      	movs	r0, #0
 800cdb2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cdb4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cdb6:	2f00      	cmp	r7, #0
 800cdb8:	d0fa      	beq.n	800cdb0 <__sflush_r+0x18>
 800cdba:	2200      	movs	r2, #0
 800cdbc:	2180      	movs	r1, #128	; 0x80
 800cdbe:	682e      	ldr	r6, [r5, #0]
 800cdc0:	602a      	str	r2, [r5, #0]
 800cdc2:	001a      	movs	r2, r3
 800cdc4:	0149      	lsls	r1, r1, #5
 800cdc6:	400a      	ands	r2, r1
 800cdc8:	420b      	tst	r3, r1
 800cdca:	d034      	beq.n	800ce36 <__sflush_r+0x9e>
 800cdcc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cdce:	89a3      	ldrh	r3, [r4, #12]
 800cdd0:	075b      	lsls	r3, r3, #29
 800cdd2:	d506      	bpl.n	800cde2 <__sflush_r+0x4a>
 800cdd4:	6863      	ldr	r3, [r4, #4]
 800cdd6:	1ac0      	subs	r0, r0, r3
 800cdd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d001      	beq.n	800cde2 <__sflush_r+0x4a>
 800cdde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cde0:	1ac0      	subs	r0, r0, r3
 800cde2:	0002      	movs	r2, r0
 800cde4:	6a21      	ldr	r1, [r4, #32]
 800cde6:	2300      	movs	r3, #0
 800cde8:	0028      	movs	r0, r5
 800cdea:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cdec:	47b8      	blx	r7
 800cdee:	89a1      	ldrh	r1, [r4, #12]
 800cdf0:	1c43      	adds	r3, r0, #1
 800cdf2:	d106      	bne.n	800ce02 <__sflush_r+0x6a>
 800cdf4:	682b      	ldr	r3, [r5, #0]
 800cdf6:	2b1d      	cmp	r3, #29
 800cdf8:	d831      	bhi.n	800ce5e <__sflush_r+0xc6>
 800cdfa:	4a2c      	ldr	r2, [pc, #176]	; (800ceac <__sflush_r+0x114>)
 800cdfc:	40da      	lsrs	r2, r3
 800cdfe:	07d3      	lsls	r3, r2, #31
 800ce00:	d52d      	bpl.n	800ce5e <__sflush_r+0xc6>
 800ce02:	2300      	movs	r3, #0
 800ce04:	6063      	str	r3, [r4, #4]
 800ce06:	6923      	ldr	r3, [r4, #16]
 800ce08:	6023      	str	r3, [r4, #0]
 800ce0a:	04cb      	lsls	r3, r1, #19
 800ce0c:	d505      	bpl.n	800ce1a <__sflush_r+0x82>
 800ce0e:	1c43      	adds	r3, r0, #1
 800ce10:	d102      	bne.n	800ce18 <__sflush_r+0x80>
 800ce12:	682b      	ldr	r3, [r5, #0]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d100      	bne.n	800ce1a <__sflush_r+0x82>
 800ce18:	6560      	str	r0, [r4, #84]	; 0x54
 800ce1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce1c:	602e      	str	r6, [r5, #0]
 800ce1e:	2900      	cmp	r1, #0
 800ce20:	d0c6      	beq.n	800cdb0 <__sflush_r+0x18>
 800ce22:	0023      	movs	r3, r4
 800ce24:	3344      	adds	r3, #68	; 0x44
 800ce26:	4299      	cmp	r1, r3
 800ce28:	d002      	beq.n	800ce30 <__sflush_r+0x98>
 800ce2a:	0028      	movs	r0, r5
 800ce2c:	f7ff fac8 	bl	800c3c0 <_free_r>
 800ce30:	2000      	movs	r0, #0
 800ce32:	6360      	str	r0, [r4, #52]	; 0x34
 800ce34:	e7bd      	b.n	800cdb2 <__sflush_r+0x1a>
 800ce36:	2301      	movs	r3, #1
 800ce38:	0028      	movs	r0, r5
 800ce3a:	6a21      	ldr	r1, [r4, #32]
 800ce3c:	47b8      	blx	r7
 800ce3e:	1c43      	adds	r3, r0, #1
 800ce40:	d1c5      	bne.n	800cdce <__sflush_r+0x36>
 800ce42:	682b      	ldr	r3, [r5, #0]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d0c2      	beq.n	800cdce <__sflush_r+0x36>
 800ce48:	2b1d      	cmp	r3, #29
 800ce4a:	d001      	beq.n	800ce50 <__sflush_r+0xb8>
 800ce4c:	2b16      	cmp	r3, #22
 800ce4e:	d101      	bne.n	800ce54 <__sflush_r+0xbc>
 800ce50:	602e      	str	r6, [r5, #0]
 800ce52:	e7ad      	b.n	800cdb0 <__sflush_r+0x18>
 800ce54:	2340      	movs	r3, #64	; 0x40
 800ce56:	89a2      	ldrh	r2, [r4, #12]
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	81a3      	strh	r3, [r4, #12]
 800ce5c:	e7a9      	b.n	800cdb2 <__sflush_r+0x1a>
 800ce5e:	2340      	movs	r3, #64	; 0x40
 800ce60:	430b      	orrs	r3, r1
 800ce62:	e7fa      	b.n	800ce5a <__sflush_r+0xc2>
 800ce64:	690f      	ldr	r7, [r1, #16]
 800ce66:	2f00      	cmp	r7, #0
 800ce68:	d0a2      	beq.n	800cdb0 <__sflush_r+0x18>
 800ce6a:	680a      	ldr	r2, [r1, #0]
 800ce6c:	600f      	str	r7, [r1, #0]
 800ce6e:	1bd2      	subs	r2, r2, r7
 800ce70:	9201      	str	r2, [sp, #4]
 800ce72:	2200      	movs	r2, #0
 800ce74:	079b      	lsls	r3, r3, #30
 800ce76:	d100      	bne.n	800ce7a <__sflush_r+0xe2>
 800ce78:	694a      	ldr	r2, [r1, #20]
 800ce7a:	60a2      	str	r2, [r4, #8]
 800ce7c:	9b01      	ldr	r3, [sp, #4]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	dc00      	bgt.n	800ce84 <__sflush_r+0xec>
 800ce82:	e795      	b.n	800cdb0 <__sflush_r+0x18>
 800ce84:	003a      	movs	r2, r7
 800ce86:	0028      	movs	r0, r5
 800ce88:	9b01      	ldr	r3, [sp, #4]
 800ce8a:	6a21      	ldr	r1, [r4, #32]
 800ce8c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ce8e:	47b0      	blx	r6
 800ce90:	2800      	cmp	r0, #0
 800ce92:	dc06      	bgt.n	800cea2 <__sflush_r+0x10a>
 800ce94:	2340      	movs	r3, #64	; 0x40
 800ce96:	2001      	movs	r0, #1
 800ce98:	89a2      	ldrh	r2, [r4, #12]
 800ce9a:	4240      	negs	r0, r0
 800ce9c:	4313      	orrs	r3, r2
 800ce9e:	81a3      	strh	r3, [r4, #12]
 800cea0:	e787      	b.n	800cdb2 <__sflush_r+0x1a>
 800cea2:	9b01      	ldr	r3, [sp, #4]
 800cea4:	183f      	adds	r7, r7, r0
 800cea6:	1a1b      	subs	r3, r3, r0
 800cea8:	9301      	str	r3, [sp, #4]
 800ceaa:	e7e7      	b.n	800ce7c <__sflush_r+0xe4>
 800ceac:	20400001 	.word	0x20400001

0800ceb0 <_fflush_r>:
 800ceb0:	690b      	ldr	r3, [r1, #16]
 800ceb2:	b570      	push	{r4, r5, r6, lr}
 800ceb4:	0005      	movs	r5, r0
 800ceb6:	000c      	movs	r4, r1
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d102      	bne.n	800cec2 <_fflush_r+0x12>
 800cebc:	2500      	movs	r5, #0
 800cebe:	0028      	movs	r0, r5
 800cec0:	bd70      	pop	{r4, r5, r6, pc}
 800cec2:	2800      	cmp	r0, #0
 800cec4:	d004      	beq.n	800ced0 <_fflush_r+0x20>
 800cec6:	6983      	ldr	r3, [r0, #24]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d101      	bne.n	800ced0 <_fflush_r+0x20>
 800cecc:	f000 f892 	bl	800cff4 <__sinit>
 800ced0:	4b14      	ldr	r3, [pc, #80]	; (800cf24 <_fflush_r+0x74>)
 800ced2:	429c      	cmp	r4, r3
 800ced4:	d11b      	bne.n	800cf0e <_fflush_r+0x5e>
 800ced6:	686c      	ldr	r4, [r5, #4]
 800ced8:	220c      	movs	r2, #12
 800ceda:	5ea3      	ldrsh	r3, [r4, r2]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d0ed      	beq.n	800cebc <_fflush_r+0xc>
 800cee0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cee2:	07d2      	lsls	r2, r2, #31
 800cee4:	d404      	bmi.n	800cef0 <_fflush_r+0x40>
 800cee6:	059b      	lsls	r3, r3, #22
 800cee8:	d402      	bmi.n	800cef0 <_fflush_r+0x40>
 800ceea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ceec:	f000 f923 	bl	800d136 <__retarget_lock_acquire_recursive>
 800cef0:	0028      	movs	r0, r5
 800cef2:	0021      	movs	r1, r4
 800cef4:	f7ff ff50 	bl	800cd98 <__sflush_r>
 800cef8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cefa:	0005      	movs	r5, r0
 800cefc:	07db      	lsls	r3, r3, #31
 800cefe:	d4de      	bmi.n	800cebe <_fflush_r+0xe>
 800cf00:	89a3      	ldrh	r3, [r4, #12]
 800cf02:	059b      	lsls	r3, r3, #22
 800cf04:	d4db      	bmi.n	800cebe <_fflush_r+0xe>
 800cf06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf08:	f000 f916 	bl	800d138 <__retarget_lock_release_recursive>
 800cf0c:	e7d7      	b.n	800cebe <_fflush_r+0xe>
 800cf0e:	4b06      	ldr	r3, [pc, #24]	; (800cf28 <_fflush_r+0x78>)
 800cf10:	429c      	cmp	r4, r3
 800cf12:	d101      	bne.n	800cf18 <_fflush_r+0x68>
 800cf14:	68ac      	ldr	r4, [r5, #8]
 800cf16:	e7df      	b.n	800ced8 <_fflush_r+0x28>
 800cf18:	4b04      	ldr	r3, [pc, #16]	; (800cf2c <_fflush_r+0x7c>)
 800cf1a:	429c      	cmp	r4, r3
 800cf1c:	d1dc      	bne.n	800ced8 <_fflush_r+0x28>
 800cf1e:	68ec      	ldr	r4, [r5, #12]
 800cf20:	e7da      	b.n	800ced8 <_fflush_r+0x28>
 800cf22:	46c0      	nop			; (mov r8, r8)
 800cf24:	08010414 	.word	0x08010414
 800cf28:	08010434 	.word	0x08010434
 800cf2c:	080103f4 	.word	0x080103f4

0800cf30 <std>:
 800cf30:	2300      	movs	r3, #0
 800cf32:	b510      	push	{r4, lr}
 800cf34:	0004      	movs	r4, r0
 800cf36:	6003      	str	r3, [r0, #0]
 800cf38:	6043      	str	r3, [r0, #4]
 800cf3a:	6083      	str	r3, [r0, #8]
 800cf3c:	8181      	strh	r1, [r0, #12]
 800cf3e:	6643      	str	r3, [r0, #100]	; 0x64
 800cf40:	0019      	movs	r1, r3
 800cf42:	81c2      	strh	r2, [r0, #14]
 800cf44:	6103      	str	r3, [r0, #16]
 800cf46:	6143      	str	r3, [r0, #20]
 800cf48:	6183      	str	r3, [r0, #24]
 800cf4a:	2208      	movs	r2, #8
 800cf4c:	305c      	adds	r0, #92	; 0x5c
 800cf4e:	f7fd fb1d 	bl	800a58c <memset>
 800cf52:	4b05      	ldr	r3, [pc, #20]	; (800cf68 <std+0x38>)
 800cf54:	6263      	str	r3, [r4, #36]	; 0x24
 800cf56:	4b05      	ldr	r3, [pc, #20]	; (800cf6c <std+0x3c>)
 800cf58:	6224      	str	r4, [r4, #32]
 800cf5a:	62a3      	str	r3, [r4, #40]	; 0x28
 800cf5c:	4b04      	ldr	r3, [pc, #16]	; (800cf70 <std+0x40>)
 800cf5e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cf60:	4b04      	ldr	r3, [pc, #16]	; (800cf74 <std+0x44>)
 800cf62:	6323      	str	r3, [r4, #48]	; 0x30
 800cf64:	bd10      	pop	{r4, pc}
 800cf66:	46c0      	nop			; (mov r8, r8)
 800cf68:	0800d2b9 	.word	0x0800d2b9
 800cf6c:	0800d2e1 	.word	0x0800d2e1
 800cf70:	0800d319 	.word	0x0800d319
 800cf74:	0800d345 	.word	0x0800d345

0800cf78 <_cleanup_r>:
 800cf78:	b510      	push	{r4, lr}
 800cf7a:	4902      	ldr	r1, [pc, #8]	; (800cf84 <_cleanup_r+0xc>)
 800cf7c:	f000 f8ba 	bl	800d0f4 <_fwalk_reent>
 800cf80:	bd10      	pop	{r4, pc}
 800cf82:	46c0      	nop			; (mov r8, r8)
 800cf84:	0800ceb1 	.word	0x0800ceb1

0800cf88 <__sfmoreglue>:
 800cf88:	b570      	push	{r4, r5, r6, lr}
 800cf8a:	2568      	movs	r5, #104	; 0x68
 800cf8c:	1e4a      	subs	r2, r1, #1
 800cf8e:	4355      	muls	r5, r2
 800cf90:	000e      	movs	r6, r1
 800cf92:	0029      	movs	r1, r5
 800cf94:	3174      	adds	r1, #116	; 0x74
 800cf96:	f7ff fa5d 	bl	800c454 <_malloc_r>
 800cf9a:	1e04      	subs	r4, r0, #0
 800cf9c:	d008      	beq.n	800cfb0 <__sfmoreglue+0x28>
 800cf9e:	2100      	movs	r1, #0
 800cfa0:	002a      	movs	r2, r5
 800cfa2:	6001      	str	r1, [r0, #0]
 800cfa4:	6046      	str	r6, [r0, #4]
 800cfa6:	300c      	adds	r0, #12
 800cfa8:	60a0      	str	r0, [r4, #8]
 800cfaa:	3268      	adds	r2, #104	; 0x68
 800cfac:	f7fd faee 	bl	800a58c <memset>
 800cfb0:	0020      	movs	r0, r4
 800cfb2:	bd70      	pop	{r4, r5, r6, pc}

0800cfb4 <__sfp_lock_acquire>:
 800cfb4:	b510      	push	{r4, lr}
 800cfb6:	4802      	ldr	r0, [pc, #8]	; (800cfc0 <__sfp_lock_acquire+0xc>)
 800cfb8:	f000 f8bd 	bl	800d136 <__retarget_lock_acquire_recursive>
 800cfbc:	bd10      	pop	{r4, pc}
 800cfbe:	46c0      	nop			; (mov r8, r8)
 800cfc0:	200005d4 	.word	0x200005d4

0800cfc4 <__sfp_lock_release>:
 800cfc4:	b510      	push	{r4, lr}
 800cfc6:	4802      	ldr	r0, [pc, #8]	; (800cfd0 <__sfp_lock_release+0xc>)
 800cfc8:	f000 f8b6 	bl	800d138 <__retarget_lock_release_recursive>
 800cfcc:	bd10      	pop	{r4, pc}
 800cfce:	46c0      	nop			; (mov r8, r8)
 800cfd0:	200005d4 	.word	0x200005d4

0800cfd4 <__sinit_lock_acquire>:
 800cfd4:	b510      	push	{r4, lr}
 800cfd6:	4802      	ldr	r0, [pc, #8]	; (800cfe0 <__sinit_lock_acquire+0xc>)
 800cfd8:	f000 f8ad 	bl	800d136 <__retarget_lock_acquire_recursive>
 800cfdc:	bd10      	pop	{r4, pc}
 800cfde:	46c0      	nop			; (mov r8, r8)
 800cfe0:	200005cf 	.word	0x200005cf

0800cfe4 <__sinit_lock_release>:
 800cfe4:	b510      	push	{r4, lr}
 800cfe6:	4802      	ldr	r0, [pc, #8]	; (800cff0 <__sinit_lock_release+0xc>)
 800cfe8:	f000 f8a6 	bl	800d138 <__retarget_lock_release_recursive>
 800cfec:	bd10      	pop	{r4, pc}
 800cfee:	46c0      	nop			; (mov r8, r8)
 800cff0:	200005cf 	.word	0x200005cf

0800cff4 <__sinit>:
 800cff4:	b513      	push	{r0, r1, r4, lr}
 800cff6:	0004      	movs	r4, r0
 800cff8:	f7ff ffec 	bl	800cfd4 <__sinit_lock_acquire>
 800cffc:	69a3      	ldr	r3, [r4, #24]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d002      	beq.n	800d008 <__sinit+0x14>
 800d002:	f7ff ffef 	bl	800cfe4 <__sinit_lock_release>
 800d006:	bd13      	pop	{r0, r1, r4, pc}
 800d008:	64a3      	str	r3, [r4, #72]	; 0x48
 800d00a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800d00c:	6523      	str	r3, [r4, #80]	; 0x50
 800d00e:	4b13      	ldr	r3, [pc, #76]	; (800d05c <__sinit+0x68>)
 800d010:	4a13      	ldr	r2, [pc, #76]	; (800d060 <__sinit+0x6c>)
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	62a2      	str	r2, [r4, #40]	; 0x28
 800d016:	9301      	str	r3, [sp, #4]
 800d018:	42a3      	cmp	r3, r4
 800d01a:	d101      	bne.n	800d020 <__sinit+0x2c>
 800d01c:	2301      	movs	r3, #1
 800d01e:	61a3      	str	r3, [r4, #24]
 800d020:	0020      	movs	r0, r4
 800d022:	f000 f81f 	bl	800d064 <__sfp>
 800d026:	6060      	str	r0, [r4, #4]
 800d028:	0020      	movs	r0, r4
 800d02a:	f000 f81b 	bl	800d064 <__sfp>
 800d02e:	60a0      	str	r0, [r4, #8]
 800d030:	0020      	movs	r0, r4
 800d032:	f000 f817 	bl	800d064 <__sfp>
 800d036:	2200      	movs	r2, #0
 800d038:	2104      	movs	r1, #4
 800d03a:	60e0      	str	r0, [r4, #12]
 800d03c:	6860      	ldr	r0, [r4, #4]
 800d03e:	f7ff ff77 	bl	800cf30 <std>
 800d042:	2201      	movs	r2, #1
 800d044:	2109      	movs	r1, #9
 800d046:	68a0      	ldr	r0, [r4, #8]
 800d048:	f7ff ff72 	bl	800cf30 <std>
 800d04c:	2202      	movs	r2, #2
 800d04e:	2112      	movs	r1, #18
 800d050:	68e0      	ldr	r0, [r4, #12]
 800d052:	f7ff ff6d 	bl	800cf30 <std>
 800d056:	2301      	movs	r3, #1
 800d058:	61a3      	str	r3, [r4, #24]
 800d05a:	e7d2      	b.n	800d002 <__sinit+0xe>
 800d05c:	08010074 	.word	0x08010074
 800d060:	0800cf79 	.word	0x0800cf79

0800d064 <__sfp>:
 800d064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d066:	0007      	movs	r7, r0
 800d068:	f7ff ffa4 	bl	800cfb4 <__sfp_lock_acquire>
 800d06c:	4b1f      	ldr	r3, [pc, #124]	; (800d0ec <__sfp+0x88>)
 800d06e:	681e      	ldr	r6, [r3, #0]
 800d070:	69b3      	ldr	r3, [r6, #24]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d102      	bne.n	800d07c <__sfp+0x18>
 800d076:	0030      	movs	r0, r6
 800d078:	f7ff ffbc 	bl	800cff4 <__sinit>
 800d07c:	3648      	adds	r6, #72	; 0x48
 800d07e:	68b4      	ldr	r4, [r6, #8]
 800d080:	6873      	ldr	r3, [r6, #4]
 800d082:	3b01      	subs	r3, #1
 800d084:	d504      	bpl.n	800d090 <__sfp+0x2c>
 800d086:	6833      	ldr	r3, [r6, #0]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d022      	beq.n	800d0d2 <__sfp+0x6e>
 800d08c:	6836      	ldr	r6, [r6, #0]
 800d08e:	e7f6      	b.n	800d07e <__sfp+0x1a>
 800d090:	220c      	movs	r2, #12
 800d092:	5ea5      	ldrsh	r5, [r4, r2]
 800d094:	2d00      	cmp	r5, #0
 800d096:	d11a      	bne.n	800d0ce <__sfp+0x6a>
 800d098:	0020      	movs	r0, r4
 800d09a:	4b15      	ldr	r3, [pc, #84]	; (800d0f0 <__sfp+0x8c>)
 800d09c:	3058      	adds	r0, #88	; 0x58
 800d09e:	60e3      	str	r3, [r4, #12]
 800d0a0:	6665      	str	r5, [r4, #100]	; 0x64
 800d0a2:	f000 f847 	bl	800d134 <__retarget_lock_init_recursive>
 800d0a6:	f7ff ff8d 	bl	800cfc4 <__sfp_lock_release>
 800d0aa:	0020      	movs	r0, r4
 800d0ac:	2208      	movs	r2, #8
 800d0ae:	0029      	movs	r1, r5
 800d0b0:	6025      	str	r5, [r4, #0]
 800d0b2:	60a5      	str	r5, [r4, #8]
 800d0b4:	6065      	str	r5, [r4, #4]
 800d0b6:	6125      	str	r5, [r4, #16]
 800d0b8:	6165      	str	r5, [r4, #20]
 800d0ba:	61a5      	str	r5, [r4, #24]
 800d0bc:	305c      	adds	r0, #92	; 0x5c
 800d0be:	f7fd fa65 	bl	800a58c <memset>
 800d0c2:	6365      	str	r5, [r4, #52]	; 0x34
 800d0c4:	63a5      	str	r5, [r4, #56]	; 0x38
 800d0c6:	64a5      	str	r5, [r4, #72]	; 0x48
 800d0c8:	64e5      	str	r5, [r4, #76]	; 0x4c
 800d0ca:	0020      	movs	r0, r4
 800d0cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0ce:	3468      	adds	r4, #104	; 0x68
 800d0d0:	e7d7      	b.n	800d082 <__sfp+0x1e>
 800d0d2:	2104      	movs	r1, #4
 800d0d4:	0038      	movs	r0, r7
 800d0d6:	f7ff ff57 	bl	800cf88 <__sfmoreglue>
 800d0da:	1e04      	subs	r4, r0, #0
 800d0dc:	6030      	str	r0, [r6, #0]
 800d0de:	d1d5      	bne.n	800d08c <__sfp+0x28>
 800d0e0:	f7ff ff70 	bl	800cfc4 <__sfp_lock_release>
 800d0e4:	230c      	movs	r3, #12
 800d0e6:	603b      	str	r3, [r7, #0]
 800d0e8:	e7ef      	b.n	800d0ca <__sfp+0x66>
 800d0ea:	46c0      	nop			; (mov r8, r8)
 800d0ec:	08010074 	.word	0x08010074
 800d0f0:	ffff0001 	.word	0xffff0001

0800d0f4 <_fwalk_reent>:
 800d0f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0f6:	0004      	movs	r4, r0
 800d0f8:	0006      	movs	r6, r0
 800d0fa:	2700      	movs	r7, #0
 800d0fc:	9101      	str	r1, [sp, #4]
 800d0fe:	3448      	adds	r4, #72	; 0x48
 800d100:	6863      	ldr	r3, [r4, #4]
 800d102:	68a5      	ldr	r5, [r4, #8]
 800d104:	9300      	str	r3, [sp, #0]
 800d106:	9b00      	ldr	r3, [sp, #0]
 800d108:	3b01      	subs	r3, #1
 800d10a:	9300      	str	r3, [sp, #0]
 800d10c:	d504      	bpl.n	800d118 <_fwalk_reent+0x24>
 800d10e:	6824      	ldr	r4, [r4, #0]
 800d110:	2c00      	cmp	r4, #0
 800d112:	d1f5      	bne.n	800d100 <_fwalk_reent+0xc>
 800d114:	0038      	movs	r0, r7
 800d116:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d118:	89ab      	ldrh	r3, [r5, #12]
 800d11a:	2b01      	cmp	r3, #1
 800d11c:	d908      	bls.n	800d130 <_fwalk_reent+0x3c>
 800d11e:	220e      	movs	r2, #14
 800d120:	5eab      	ldrsh	r3, [r5, r2]
 800d122:	3301      	adds	r3, #1
 800d124:	d004      	beq.n	800d130 <_fwalk_reent+0x3c>
 800d126:	0029      	movs	r1, r5
 800d128:	0030      	movs	r0, r6
 800d12a:	9b01      	ldr	r3, [sp, #4]
 800d12c:	4798      	blx	r3
 800d12e:	4307      	orrs	r7, r0
 800d130:	3568      	adds	r5, #104	; 0x68
 800d132:	e7e8      	b.n	800d106 <_fwalk_reent+0x12>

0800d134 <__retarget_lock_init_recursive>:
 800d134:	4770      	bx	lr

0800d136 <__retarget_lock_acquire_recursive>:
 800d136:	4770      	bx	lr

0800d138 <__retarget_lock_release_recursive>:
 800d138:	4770      	bx	lr
	...

0800d13c <__swhatbuf_r>:
 800d13c:	b570      	push	{r4, r5, r6, lr}
 800d13e:	000e      	movs	r6, r1
 800d140:	001d      	movs	r5, r3
 800d142:	230e      	movs	r3, #14
 800d144:	5ec9      	ldrsh	r1, [r1, r3]
 800d146:	0014      	movs	r4, r2
 800d148:	b096      	sub	sp, #88	; 0x58
 800d14a:	2900      	cmp	r1, #0
 800d14c:	da07      	bge.n	800d15e <__swhatbuf_r+0x22>
 800d14e:	2300      	movs	r3, #0
 800d150:	602b      	str	r3, [r5, #0]
 800d152:	89b3      	ldrh	r3, [r6, #12]
 800d154:	061b      	lsls	r3, r3, #24
 800d156:	d411      	bmi.n	800d17c <__swhatbuf_r+0x40>
 800d158:	2380      	movs	r3, #128	; 0x80
 800d15a:	00db      	lsls	r3, r3, #3
 800d15c:	e00f      	b.n	800d17e <__swhatbuf_r+0x42>
 800d15e:	466a      	mov	r2, sp
 800d160:	f000 f91c 	bl	800d39c <_fstat_r>
 800d164:	2800      	cmp	r0, #0
 800d166:	dbf2      	blt.n	800d14e <__swhatbuf_r+0x12>
 800d168:	23f0      	movs	r3, #240	; 0xf0
 800d16a:	9901      	ldr	r1, [sp, #4]
 800d16c:	021b      	lsls	r3, r3, #8
 800d16e:	4019      	ands	r1, r3
 800d170:	4b05      	ldr	r3, [pc, #20]	; (800d188 <__swhatbuf_r+0x4c>)
 800d172:	18c9      	adds	r1, r1, r3
 800d174:	424b      	negs	r3, r1
 800d176:	4159      	adcs	r1, r3
 800d178:	6029      	str	r1, [r5, #0]
 800d17a:	e7ed      	b.n	800d158 <__swhatbuf_r+0x1c>
 800d17c:	2340      	movs	r3, #64	; 0x40
 800d17e:	2000      	movs	r0, #0
 800d180:	6023      	str	r3, [r4, #0]
 800d182:	b016      	add	sp, #88	; 0x58
 800d184:	bd70      	pop	{r4, r5, r6, pc}
 800d186:	46c0      	nop			; (mov r8, r8)
 800d188:	ffffe000 	.word	0xffffe000

0800d18c <__smakebuf_r>:
 800d18c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d18e:	2602      	movs	r6, #2
 800d190:	898b      	ldrh	r3, [r1, #12]
 800d192:	0005      	movs	r5, r0
 800d194:	000c      	movs	r4, r1
 800d196:	4233      	tst	r3, r6
 800d198:	d006      	beq.n	800d1a8 <__smakebuf_r+0x1c>
 800d19a:	0023      	movs	r3, r4
 800d19c:	3347      	adds	r3, #71	; 0x47
 800d19e:	6023      	str	r3, [r4, #0]
 800d1a0:	6123      	str	r3, [r4, #16]
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	6163      	str	r3, [r4, #20]
 800d1a6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800d1a8:	466a      	mov	r2, sp
 800d1aa:	ab01      	add	r3, sp, #4
 800d1ac:	f7ff ffc6 	bl	800d13c <__swhatbuf_r>
 800d1b0:	9900      	ldr	r1, [sp, #0]
 800d1b2:	0007      	movs	r7, r0
 800d1b4:	0028      	movs	r0, r5
 800d1b6:	f7ff f94d 	bl	800c454 <_malloc_r>
 800d1ba:	2800      	cmp	r0, #0
 800d1bc:	d108      	bne.n	800d1d0 <__smakebuf_r+0x44>
 800d1be:	220c      	movs	r2, #12
 800d1c0:	5ea3      	ldrsh	r3, [r4, r2]
 800d1c2:	059a      	lsls	r2, r3, #22
 800d1c4:	d4ef      	bmi.n	800d1a6 <__smakebuf_r+0x1a>
 800d1c6:	2203      	movs	r2, #3
 800d1c8:	4393      	bics	r3, r2
 800d1ca:	431e      	orrs	r6, r3
 800d1cc:	81a6      	strh	r6, [r4, #12]
 800d1ce:	e7e4      	b.n	800d19a <__smakebuf_r+0xe>
 800d1d0:	4b0f      	ldr	r3, [pc, #60]	; (800d210 <__smakebuf_r+0x84>)
 800d1d2:	62ab      	str	r3, [r5, #40]	; 0x28
 800d1d4:	2380      	movs	r3, #128	; 0x80
 800d1d6:	89a2      	ldrh	r2, [r4, #12]
 800d1d8:	6020      	str	r0, [r4, #0]
 800d1da:	4313      	orrs	r3, r2
 800d1dc:	81a3      	strh	r3, [r4, #12]
 800d1de:	9b00      	ldr	r3, [sp, #0]
 800d1e0:	6120      	str	r0, [r4, #16]
 800d1e2:	6163      	str	r3, [r4, #20]
 800d1e4:	9b01      	ldr	r3, [sp, #4]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d00d      	beq.n	800d206 <__smakebuf_r+0x7a>
 800d1ea:	0028      	movs	r0, r5
 800d1ec:	230e      	movs	r3, #14
 800d1ee:	5ee1      	ldrsh	r1, [r4, r3]
 800d1f0:	f000 f8e6 	bl	800d3c0 <_isatty_r>
 800d1f4:	2800      	cmp	r0, #0
 800d1f6:	d006      	beq.n	800d206 <__smakebuf_r+0x7a>
 800d1f8:	2203      	movs	r2, #3
 800d1fa:	89a3      	ldrh	r3, [r4, #12]
 800d1fc:	4393      	bics	r3, r2
 800d1fe:	001a      	movs	r2, r3
 800d200:	2301      	movs	r3, #1
 800d202:	4313      	orrs	r3, r2
 800d204:	81a3      	strh	r3, [r4, #12]
 800d206:	89a0      	ldrh	r0, [r4, #12]
 800d208:	4307      	orrs	r7, r0
 800d20a:	81a7      	strh	r7, [r4, #12]
 800d20c:	e7cb      	b.n	800d1a6 <__smakebuf_r+0x1a>
 800d20e:	46c0      	nop			; (mov r8, r8)
 800d210:	0800cf79 	.word	0x0800cf79

0800d214 <_malloc_usable_size_r>:
 800d214:	1f0b      	subs	r3, r1, #4
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	1f18      	subs	r0, r3, #4
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	da01      	bge.n	800d222 <_malloc_usable_size_r+0xe>
 800d21e:	580b      	ldr	r3, [r1, r0]
 800d220:	18c0      	adds	r0, r0, r3
 800d222:	4770      	bx	lr

0800d224 <_raise_r>:
 800d224:	b570      	push	{r4, r5, r6, lr}
 800d226:	0004      	movs	r4, r0
 800d228:	000d      	movs	r5, r1
 800d22a:	291f      	cmp	r1, #31
 800d22c:	d904      	bls.n	800d238 <_raise_r+0x14>
 800d22e:	2316      	movs	r3, #22
 800d230:	6003      	str	r3, [r0, #0]
 800d232:	2001      	movs	r0, #1
 800d234:	4240      	negs	r0, r0
 800d236:	bd70      	pop	{r4, r5, r6, pc}
 800d238:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d004      	beq.n	800d248 <_raise_r+0x24>
 800d23e:	008a      	lsls	r2, r1, #2
 800d240:	189b      	adds	r3, r3, r2
 800d242:	681a      	ldr	r2, [r3, #0]
 800d244:	2a00      	cmp	r2, #0
 800d246:	d108      	bne.n	800d25a <_raise_r+0x36>
 800d248:	0020      	movs	r0, r4
 800d24a:	f000 f831 	bl	800d2b0 <_getpid_r>
 800d24e:	002a      	movs	r2, r5
 800d250:	0001      	movs	r1, r0
 800d252:	0020      	movs	r0, r4
 800d254:	f000 f81a 	bl	800d28c <_kill_r>
 800d258:	e7ed      	b.n	800d236 <_raise_r+0x12>
 800d25a:	2000      	movs	r0, #0
 800d25c:	2a01      	cmp	r2, #1
 800d25e:	d0ea      	beq.n	800d236 <_raise_r+0x12>
 800d260:	1c51      	adds	r1, r2, #1
 800d262:	d103      	bne.n	800d26c <_raise_r+0x48>
 800d264:	2316      	movs	r3, #22
 800d266:	3001      	adds	r0, #1
 800d268:	6023      	str	r3, [r4, #0]
 800d26a:	e7e4      	b.n	800d236 <_raise_r+0x12>
 800d26c:	2400      	movs	r4, #0
 800d26e:	0028      	movs	r0, r5
 800d270:	601c      	str	r4, [r3, #0]
 800d272:	4790      	blx	r2
 800d274:	0020      	movs	r0, r4
 800d276:	e7de      	b.n	800d236 <_raise_r+0x12>

0800d278 <raise>:
 800d278:	b510      	push	{r4, lr}
 800d27a:	4b03      	ldr	r3, [pc, #12]	; (800d288 <raise+0x10>)
 800d27c:	0001      	movs	r1, r0
 800d27e:	6818      	ldr	r0, [r3, #0]
 800d280:	f7ff ffd0 	bl	800d224 <_raise_r>
 800d284:	bd10      	pop	{r4, pc}
 800d286:	46c0      	nop			; (mov r8, r8)
 800d288:	20000010 	.word	0x20000010

0800d28c <_kill_r>:
 800d28c:	2300      	movs	r3, #0
 800d28e:	b570      	push	{r4, r5, r6, lr}
 800d290:	4d06      	ldr	r5, [pc, #24]	; (800d2ac <_kill_r+0x20>)
 800d292:	0004      	movs	r4, r0
 800d294:	0008      	movs	r0, r1
 800d296:	0011      	movs	r1, r2
 800d298:	602b      	str	r3, [r5, #0]
 800d29a:	f7f9 ff0c 	bl	80070b6 <_kill>
 800d29e:	1c43      	adds	r3, r0, #1
 800d2a0:	d103      	bne.n	800d2aa <_kill_r+0x1e>
 800d2a2:	682b      	ldr	r3, [r5, #0]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d000      	beq.n	800d2aa <_kill_r+0x1e>
 800d2a8:	6023      	str	r3, [r4, #0]
 800d2aa:	bd70      	pop	{r4, r5, r6, pc}
 800d2ac:	200005c8 	.word	0x200005c8

0800d2b0 <_getpid_r>:
 800d2b0:	b510      	push	{r4, lr}
 800d2b2:	f7f9 fefa 	bl	80070aa <_getpid>
 800d2b6:	bd10      	pop	{r4, pc}

0800d2b8 <__sread>:
 800d2b8:	b570      	push	{r4, r5, r6, lr}
 800d2ba:	000c      	movs	r4, r1
 800d2bc:	250e      	movs	r5, #14
 800d2be:	5f49      	ldrsh	r1, [r1, r5]
 800d2c0:	f000 f8a4 	bl	800d40c <_read_r>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	db03      	blt.n	800d2d0 <__sread+0x18>
 800d2c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d2ca:	181b      	adds	r3, r3, r0
 800d2cc:	6563      	str	r3, [r4, #84]	; 0x54
 800d2ce:	bd70      	pop	{r4, r5, r6, pc}
 800d2d0:	89a3      	ldrh	r3, [r4, #12]
 800d2d2:	4a02      	ldr	r2, [pc, #8]	; (800d2dc <__sread+0x24>)
 800d2d4:	4013      	ands	r3, r2
 800d2d6:	81a3      	strh	r3, [r4, #12]
 800d2d8:	e7f9      	b.n	800d2ce <__sread+0x16>
 800d2da:	46c0      	nop			; (mov r8, r8)
 800d2dc:	ffffefff 	.word	0xffffefff

0800d2e0 <__swrite>:
 800d2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2e2:	001f      	movs	r7, r3
 800d2e4:	898b      	ldrh	r3, [r1, #12]
 800d2e6:	0005      	movs	r5, r0
 800d2e8:	000c      	movs	r4, r1
 800d2ea:	0016      	movs	r6, r2
 800d2ec:	05db      	lsls	r3, r3, #23
 800d2ee:	d505      	bpl.n	800d2fc <__swrite+0x1c>
 800d2f0:	230e      	movs	r3, #14
 800d2f2:	5ec9      	ldrsh	r1, [r1, r3]
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	2302      	movs	r3, #2
 800d2f8:	f000 f874 	bl	800d3e4 <_lseek_r>
 800d2fc:	89a3      	ldrh	r3, [r4, #12]
 800d2fe:	4a05      	ldr	r2, [pc, #20]	; (800d314 <__swrite+0x34>)
 800d300:	0028      	movs	r0, r5
 800d302:	4013      	ands	r3, r2
 800d304:	81a3      	strh	r3, [r4, #12]
 800d306:	0032      	movs	r2, r6
 800d308:	230e      	movs	r3, #14
 800d30a:	5ee1      	ldrsh	r1, [r4, r3]
 800d30c:	003b      	movs	r3, r7
 800d30e:	f000 f81f 	bl	800d350 <_write_r>
 800d312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d314:	ffffefff 	.word	0xffffefff

0800d318 <__sseek>:
 800d318:	b570      	push	{r4, r5, r6, lr}
 800d31a:	000c      	movs	r4, r1
 800d31c:	250e      	movs	r5, #14
 800d31e:	5f49      	ldrsh	r1, [r1, r5]
 800d320:	f000 f860 	bl	800d3e4 <_lseek_r>
 800d324:	89a3      	ldrh	r3, [r4, #12]
 800d326:	1c42      	adds	r2, r0, #1
 800d328:	d103      	bne.n	800d332 <__sseek+0x1a>
 800d32a:	4a05      	ldr	r2, [pc, #20]	; (800d340 <__sseek+0x28>)
 800d32c:	4013      	ands	r3, r2
 800d32e:	81a3      	strh	r3, [r4, #12]
 800d330:	bd70      	pop	{r4, r5, r6, pc}
 800d332:	2280      	movs	r2, #128	; 0x80
 800d334:	0152      	lsls	r2, r2, #5
 800d336:	4313      	orrs	r3, r2
 800d338:	81a3      	strh	r3, [r4, #12]
 800d33a:	6560      	str	r0, [r4, #84]	; 0x54
 800d33c:	e7f8      	b.n	800d330 <__sseek+0x18>
 800d33e:	46c0      	nop			; (mov r8, r8)
 800d340:	ffffefff 	.word	0xffffefff

0800d344 <__sclose>:
 800d344:	b510      	push	{r4, lr}
 800d346:	230e      	movs	r3, #14
 800d348:	5ec9      	ldrsh	r1, [r1, r3]
 800d34a:	f000 f815 	bl	800d378 <_close_r>
 800d34e:	bd10      	pop	{r4, pc}

0800d350 <_write_r>:
 800d350:	b570      	push	{r4, r5, r6, lr}
 800d352:	0004      	movs	r4, r0
 800d354:	0008      	movs	r0, r1
 800d356:	0011      	movs	r1, r2
 800d358:	001a      	movs	r2, r3
 800d35a:	2300      	movs	r3, #0
 800d35c:	4d05      	ldr	r5, [pc, #20]	; (800d374 <_write_r+0x24>)
 800d35e:	602b      	str	r3, [r5, #0]
 800d360:	f7f9 fee2 	bl	8007128 <_write>
 800d364:	1c43      	adds	r3, r0, #1
 800d366:	d103      	bne.n	800d370 <_write_r+0x20>
 800d368:	682b      	ldr	r3, [r5, #0]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d000      	beq.n	800d370 <_write_r+0x20>
 800d36e:	6023      	str	r3, [r4, #0]
 800d370:	bd70      	pop	{r4, r5, r6, pc}
 800d372:	46c0      	nop			; (mov r8, r8)
 800d374:	200005c8 	.word	0x200005c8

0800d378 <_close_r>:
 800d378:	2300      	movs	r3, #0
 800d37a:	b570      	push	{r4, r5, r6, lr}
 800d37c:	4d06      	ldr	r5, [pc, #24]	; (800d398 <_close_r+0x20>)
 800d37e:	0004      	movs	r4, r0
 800d380:	0008      	movs	r0, r1
 800d382:	602b      	str	r3, [r5, #0]
 800d384:	f7f9 feec 	bl	8007160 <_close>
 800d388:	1c43      	adds	r3, r0, #1
 800d38a:	d103      	bne.n	800d394 <_close_r+0x1c>
 800d38c:	682b      	ldr	r3, [r5, #0]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d000      	beq.n	800d394 <_close_r+0x1c>
 800d392:	6023      	str	r3, [r4, #0]
 800d394:	bd70      	pop	{r4, r5, r6, pc}
 800d396:	46c0      	nop			; (mov r8, r8)
 800d398:	200005c8 	.word	0x200005c8

0800d39c <_fstat_r>:
 800d39c:	2300      	movs	r3, #0
 800d39e:	b570      	push	{r4, r5, r6, lr}
 800d3a0:	4d06      	ldr	r5, [pc, #24]	; (800d3bc <_fstat_r+0x20>)
 800d3a2:	0004      	movs	r4, r0
 800d3a4:	0008      	movs	r0, r1
 800d3a6:	0011      	movs	r1, r2
 800d3a8:	602b      	str	r3, [r5, #0]
 800d3aa:	f7f9 fee3 	bl	8007174 <_fstat>
 800d3ae:	1c43      	adds	r3, r0, #1
 800d3b0:	d103      	bne.n	800d3ba <_fstat_r+0x1e>
 800d3b2:	682b      	ldr	r3, [r5, #0]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d000      	beq.n	800d3ba <_fstat_r+0x1e>
 800d3b8:	6023      	str	r3, [r4, #0]
 800d3ba:	bd70      	pop	{r4, r5, r6, pc}
 800d3bc:	200005c8 	.word	0x200005c8

0800d3c0 <_isatty_r>:
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	b570      	push	{r4, r5, r6, lr}
 800d3c4:	4d06      	ldr	r5, [pc, #24]	; (800d3e0 <_isatty_r+0x20>)
 800d3c6:	0004      	movs	r4, r0
 800d3c8:	0008      	movs	r0, r1
 800d3ca:	602b      	str	r3, [r5, #0]
 800d3cc:	f7f9 fee0 	bl	8007190 <_isatty>
 800d3d0:	1c43      	adds	r3, r0, #1
 800d3d2:	d103      	bne.n	800d3dc <_isatty_r+0x1c>
 800d3d4:	682b      	ldr	r3, [r5, #0]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d000      	beq.n	800d3dc <_isatty_r+0x1c>
 800d3da:	6023      	str	r3, [r4, #0]
 800d3dc:	bd70      	pop	{r4, r5, r6, pc}
 800d3de:	46c0      	nop			; (mov r8, r8)
 800d3e0:	200005c8 	.word	0x200005c8

0800d3e4 <_lseek_r>:
 800d3e4:	b570      	push	{r4, r5, r6, lr}
 800d3e6:	0004      	movs	r4, r0
 800d3e8:	0008      	movs	r0, r1
 800d3ea:	0011      	movs	r1, r2
 800d3ec:	001a      	movs	r2, r3
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	4d05      	ldr	r5, [pc, #20]	; (800d408 <_lseek_r+0x24>)
 800d3f2:	602b      	str	r3, [r5, #0]
 800d3f4:	f7f9 fed5 	bl	80071a2 <_lseek>
 800d3f8:	1c43      	adds	r3, r0, #1
 800d3fa:	d103      	bne.n	800d404 <_lseek_r+0x20>
 800d3fc:	682b      	ldr	r3, [r5, #0]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d000      	beq.n	800d404 <_lseek_r+0x20>
 800d402:	6023      	str	r3, [r4, #0]
 800d404:	bd70      	pop	{r4, r5, r6, pc}
 800d406:	46c0      	nop			; (mov r8, r8)
 800d408:	200005c8 	.word	0x200005c8

0800d40c <_read_r>:
 800d40c:	b570      	push	{r4, r5, r6, lr}
 800d40e:	0004      	movs	r4, r0
 800d410:	0008      	movs	r0, r1
 800d412:	0011      	movs	r1, r2
 800d414:	001a      	movs	r2, r3
 800d416:	2300      	movs	r3, #0
 800d418:	4d05      	ldr	r5, [pc, #20]	; (800d430 <_read_r+0x24>)
 800d41a:	602b      	str	r3, [r5, #0]
 800d41c:	f7f9 fe67 	bl	80070ee <_read>
 800d420:	1c43      	adds	r3, r0, #1
 800d422:	d103      	bne.n	800d42c <_read_r+0x20>
 800d424:	682b      	ldr	r3, [r5, #0]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d000      	beq.n	800d42c <_read_r+0x20>
 800d42a:	6023      	str	r3, [r4, #0]
 800d42c:	bd70      	pop	{r4, r5, r6, pc}
 800d42e:	46c0      	nop			; (mov r8, r8)
 800d430:	200005c8 	.word	0x200005c8

0800d434 <atan>:
 800d434:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d436:	4b98      	ldr	r3, [pc, #608]	; (800d698 <atan+0x264>)
 800d438:	b085      	sub	sp, #20
 800d43a:	004e      	lsls	r6, r1, #1
 800d43c:	0004      	movs	r4, r0
 800d43e:	000d      	movs	r5, r1
 800d440:	9103      	str	r1, [sp, #12]
 800d442:	0876      	lsrs	r6, r6, #1
 800d444:	429e      	cmp	r6, r3
 800d446:	dd18      	ble.n	800d47a <atan+0x46>
 800d448:	4b94      	ldr	r3, [pc, #592]	; (800d69c <atan+0x268>)
 800d44a:	429e      	cmp	r6, r3
 800d44c:	dc02      	bgt.n	800d454 <atan+0x20>
 800d44e:	d10a      	bne.n	800d466 <atan+0x32>
 800d450:	2800      	cmp	r0, #0
 800d452:	d008      	beq.n	800d466 <atan+0x32>
 800d454:	0022      	movs	r2, r4
 800d456:	002b      	movs	r3, r5
 800d458:	0020      	movs	r0, r4
 800d45a:	0029      	movs	r1, r5
 800d45c:	f7f3 ff20 	bl	80012a0 <__aeabi_dadd>
 800d460:	0004      	movs	r4, r0
 800d462:	000d      	movs	r5, r1
 800d464:	e005      	b.n	800d472 <atan+0x3e>
 800d466:	9b03      	ldr	r3, [sp, #12]
 800d468:	4c8d      	ldr	r4, [pc, #564]	; (800d6a0 <atan+0x26c>)
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	dd00      	ble.n	800d470 <atan+0x3c>
 800d46e:	e110      	b.n	800d692 <atan+0x25e>
 800d470:	4d8c      	ldr	r5, [pc, #560]	; (800d6a4 <atan+0x270>)
 800d472:	0020      	movs	r0, r4
 800d474:	0029      	movs	r1, r5
 800d476:	b005      	add	sp, #20
 800d478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d47a:	4b8b      	ldr	r3, [pc, #556]	; (800d6a8 <atan+0x274>)
 800d47c:	429e      	cmp	r6, r3
 800d47e:	dc0f      	bgt.n	800d4a0 <atan+0x6c>
 800d480:	4b8a      	ldr	r3, [pc, #552]	; (800d6ac <atan+0x278>)
 800d482:	429e      	cmp	r6, r3
 800d484:	dc09      	bgt.n	800d49a <atan+0x66>
 800d486:	4a8a      	ldr	r2, [pc, #552]	; (800d6b0 <atan+0x27c>)
 800d488:	4b8a      	ldr	r3, [pc, #552]	; (800d6b4 <atan+0x280>)
 800d48a:	f7f3 ff09 	bl	80012a0 <__aeabi_dadd>
 800d48e:	2200      	movs	r2, #0
 800d490:	4b89      	ldr	r3, [pc, #548]	; (800d6b8 <atan+0x284>)
 800d492:	f7f2 fff1 	bl	8000478 <__aeabi_dcmpgt>
 800d496:	2800      	cmp	r0, #0
 800d498:	d1eb      	bne.n	800d472 <atan+0x3e>
 800d49a:	2301      	movs	r3, #1
 800d49c:	425b      	negs	r3, r3
 800d49e:	e025      	b.n	800d4ec <atan+0xb8>
 800d4a0:	f000 f98a 	bl	800d7b8 <fabs>
 800d4a4:	4b85      	ldr	r3, [pc, #532]	; (800d6bc <atan+0x288>)
 800d4a6:	0004      	movs	r4, r0
 800d4a8:	000d      	movs	r5, r1
 800d4aa:	429e      	cmp	r6, r3
 800d4ac:	dd00      	ble.n	800d4b0 <atan+0x7c>
 800d4ae:	e0aa      	b.n	800d606 <atan+0x1d2>
 800d4b0:	4b83      	ldr	r3, [pc, #524]	; (800d6c0 <atan+0x28c>)
 800d4b2:	429e      	cmp	r6, r3
 800d4b4:	dd00      	ble.n	800d4b8 <atan+0x84>
 800d4b6:	e090      	b.n	800d5da <atan+0x1a6>
 800d4b8:	0002      	movs	r2, r0
 800d4ba:	000b      	movs	r3, r1
 800d4bc:	f7f3 fef0 	bl	80012a0 <__aeabi_dadd>
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	4b7d      	ldr	r3, [pc, #500]	; (800d6b8 <atan+0x284>)
 800d4c4:	f7f5 f8c8 	bl	8002658 <__aeabi_dsub>
 800d4c8:	2380      	movs	r3, #128	; 0x80
 800d4ca:	0006      	movs	r6, r0
 800d4cc:	000f      	movs	r7, r1
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	0020      	movs	r0, r4
 800d4d2:	0029      	movs	r1, r5
 800d4d4:	05db      	lsls	r3, r3, #23
 800d4d6:	f7f3 fee3 	bl	80012a0 <__aeabi_dadd>
 800d4da:	000b      	movs	r3, r1
 800d4dc:	0002      	movs	r2, r0
 800d4de:	0039      	movs	r1, r7
 800d4e0:	0030      	movs	r0, r6
 800d4e2:	f7f4 fa47 	bl	8001974 <__aeabi_ddiv>
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	0004      	movs	r4, r0
 800d4ea:	000d      	movs	r5, r1
 800d4ec:	0022      	movs	r2, r4
 800d4ee:	9302      	str	r3, [sp, #8]
 800d4f0:	0020      	movs	r0, r4
 800d4f2:	002b      	movs	r3, r5
 800d4f4:	0029      	movs	r1, r5
 800d4f6:	f7f4 fe43 	bl	8002180 <__aeabi_dmul>
 800d4fa:	0002      	movs	r2, r0
 800d4fc:	000b      	movs	r3, r1
 800d4fe:	9000      	str	r0, [sp, #0]
 800d500:	9101      	str	r1, [sp, #4]
 800d502:	f7f4 fe3d 	bl	8002180 <__aeabi_dmul>
 800d506:	0006      	movs	r6, r0
 800d508:	000f      	movs	r7, r1
 800d50a:	4a6e      	ldr	r2, [pc, #440]	; (800d6c4 <atan+0x290>)
 800d50c:	4b6e      	ldr	r3, [pc, #440]	; (800d6c8 <atan+0x294>)
 800d50e:	f7f4 fe37 	bl	8002180 <__aeabi_dmul>
 800d512:	4a6e      	ldr	r2, [pc, #440]	; (800d6cc <atan+0x298>)
 800d514:	4b6e      	ldr	r3, [pc, #440]	; (800d6d0 <atan+0x29c>)
 800d516:	f7f3 fec3 	bl	80012a0 <__aeabi_dadd>
 800d51a:	0032      	movs	r2, r6
 800d51c:	003b      	movs	r3, r7
 800d51e:	f7f4 fe2f 	bl	8002180 <__aeabi_dmul>
 800d522:	4a6c      	ldr	r2, [pc, #432]	; (800d6d4 <atan+0x2a0>)
 800d524:	4b6c      	ldr	r3, [pc, #432]	; (800d6d8 <atan+0x2a4>)
 800d526:	f7f3 febb 	bl	80012a0 <__aeabi_dadd>
 800d52a:	0032      	movs	r2, r6
 800d52c:	003b      	movs	r3, r7
 800d52e:	f7f4 fe27 	bl	8002180 <__aeabi_dmul>
 800d532:	4a6a      	ldr	r2, [pc, #424]	; (800d6dc <atan+0x2a8>)
 800d534:	4b6a      	ldr	r3, [pc, #424]	; (800d6e0 <atan+0x2ac>)
 800d536:	f7f3 feb3 	bl	80012a0 <__aeabi_dadd>
 800d53a:	0032      	movs	r2, r6
 800d53c:	003b      	movs	r3, r7
 800d53e:	f7f4 fe1f 	bl	8002180 <__aeabi_dmul>
 800d542:	4a68      	ldr	r2, [pc, #416]	; (800d6e4 <atan+0x2b0>)
 800d544:	4b68      	ldr	r3, [pc, #416]	; (800d6e8 <atan+0x2b4>)
 800d546:	f7f3 feab 	bl	80012a0 <__aeabi_dadd>
 800d54a:	0032      	movs	r2, r6
 800d54c:	003b      	movs	r3, r7
 800d54e:	f7f4 fe17 	bl	8002180 <__aeabi_dmul>
 800d552:	4a66      	ldr	r2, [pc, #408]	; (800d6ec <atan+0x2b8>)
 800d554:	4b66      	ldr	r3, [pc, #408]	; (800d6f0 <atan+0x2bc>)
 800d556:	f7f3 fea3 	bl	80012a0 <__aeabi_dadd>
 800d55a:	9a00      	ldr	r2, [sp, #0]
 800d55c:	9b01      	ldr	r3, [sp, #4]
 800d55e:	f7f4 fe0f 	bl	8002180 <__aeabi_dmul>
 800d562:	4a64      	ldr	r2, [pc, #400]	; (800d6f4 <atan+0x2c0>)
 800d564:	9000      	str	r0, [sp, #0]
 800d566:	9101      	str	r1, [sp, #4]
 800d568:	4b63      	ldr	r3, [pc, #396]	; (800d6f8 <atan+0x2c4>)
 800d56a:	0030      	movs	r0, r6
 800d56c:	0039      	movs	r1, r7
 800d56e:	f7f4 fe07 	bl	8002180 <__aeabi_dmul>
 800d572:	4a62      	ldr	r2, [pc, #392]	; (800d6fc <atan+0x2c8>)
 800d574:	4b62      	ldr	r3, [pc, #392]	; (800d700 <atan+0x2cc>)
 800d576:	f7f5 f86f 	bl	8002658 <__aeabi_dsub>
 800d57a:	0032      	movs	r2, r6
 800d57c:	003b      	movs	r3, r7
 800d57e:	f7f4 fdff 	bl	8002180 <__aeabi_dmul>
 800d582:	4a60      	ldr	r2, [pc, #384]	; (800d704 <atan+0x2d0>)
 800d584:	4b60      	ldr	r3, [pc, #384]	; (800d708 <atan+0x2d4>)
 800d586:	f7f5 f867 	bl	8002658 <__aeabi_dsub>
 800d58a:	0032      	movs	r2, r6
 800d58c:	003b      	movs	r3, r7
 800d58e:	f7f4 fdf7 	bl	8002180 <__aeabi_dmul>
 800d592:	4a5e      	ldr	r2, [pc, #376]	; (800d70c <atan+0x2d8>)
 800d594:	4b5e      	ldr	r3, [pc, #376]	; (800d710 <atan+0x2dc>)
 800d596:	f7f5 f85f 	bl	8002658 <__aeabi_dsub>
 800d59a:	0032      	movs	r2, r6
 800d59c:	003b      	movs	r3, r7
 800d59e:	f7f4 fdef 	bl	8002180 <__aeabi_dmul>
 800d5a2:	4a5c      	ldr	r2, [pc, #368]	; (800d714 <atan+0x2e0>)
 800d5a4:	4b5c      	ldr	r3, [pc, #368]	; (800d718 <atan+0x2e4>)
 800d5a6:	f7f5 f857 	bl	8002658 <__aeabi_dsub>
 800d5aa:	0032      	movs	r2, r6
 800d5ac:	003b      	movs	r3, r7
 800d5ae:	f7f4 fde7 	bl	8002180 <__aeabi_dmul>
 800d5b2:	0002      	movs	r2, r0
 800d5b4:	000b      	movs	r3, r1
 800d5b6:	9800      	ldr	r0, [sp, #0]
 800d5b8:	9901      	ldr	r1, [sp, #4]
 800d5ba:	f7f3 fe71 	bl	80012a0 <__aeabi_dadd>
 800d5be:	002b      	movs	r3, r5
 800d5c0:	0022      	movs	r2, r4
 800d5c2:	f7f4 fddd 	bl	8002180 <__aeabi_dmul>
 800d5c6:	9b02      	ldr	r3, [sp, #8]
 800d5c8:	3301      	adds	r3, #1
 800d5ca:	d143      	bne.n	800d654 <atan+0x220>
 800d5cc:	0002      	movs	r2, r0
 800d5ce:	000b      	movs	r3, r1
 800d5d0:	0020      	movs	r0, r4
 800d5d2:	0029      	movs	r1, r5
 800d5d4:	f7f5 f840 	bl	8002658 <__aeabi_dsub>
 800d5d8:	e742      	b.n	800d460 <atan+0x2c>
 800d5da:	2200      	movs	r2, #0
 800d5dc:	4b36      	ldr	r3, [pc, #216]	; (800d6b8 <atan+0x284>)
 800d5de:	f7f5 f83b 	bl	8002658 <__aeabi_dsub>
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	0006      	movs	r6, r0
 800d5e6:	000f      	movs	r7, r1
 800d5e8:	0020      	movs	r0, r4
 800d5ea:	0029      	movs	r1, r5
 800d5ec:	4b32      	ldr	r3, [pc, #200]	; (800d6b8 <atan+0x284>)
 800d5ee:	f7f3 fe57 	bl	80012a0 <__aeabi_dadd>
 800d5f2:	000b      	movs	r3, r1
 800d5f4:	0002      	movs	r2, r0
 800d5f6:	0039      	movs	r1, r7
 800d5f8:	0030      	movs	r0, r6
 800d5fa:	f7f4 f9bb 	bl	8001974 <__aeabi_ddiv>
 800d5fe:	2301      	movs	r3, #1
 800d600:	0004      	movs	r4, r0
 800d602:	000d      	movs	r5, r1
 800d604:	e772      	b.n	800d4ec <atan+0xb8>
 800d606:	4b45      	ldr	r3, [pc, #276]	; (800d71c <atan+0x2e8>)
 800d608:	429e      	cmp	r6, r3
 800d60a:	dc19      	bgt.n	800d640 <atan+0x20c>
 800d60c:	2200      	movs	r2, #0
 800d60e:	4b44      	ldr	r3, [pc, #272]	; (800d720 <atan+0x2ec>)
 800d610:	f7f5 f822 	bl	8002658 <__aeabi_dsub>
 800d614:	2200      	movs	r2, #0
 800d616:	0006      	movs	r6, r0
 800d618:	000f      	movs	r7, r1
 800d61a:	0020      	movs	r0, r4
 800d61c:	0029      	movs	r1, r5
 800d61e:	4b40      	ldr	r3, [pc, #256]	; (800d720 <atan+0x2ec>)
 800d620:	f7f4 fdae 	bl	8002180 <__aeabi_dmul>
 800d624:	2200      	movs	r2, #0
 800d626:	4b24      	ldr	r3, [pc, #144]	; (800d6b8 <atan+0x284>)
 800d628:	f7f3 fe3a 	bl	80012a0 <__aeabi_dadd>
 800d62c:	000b      	movs	r3, r1
 800d62e:	0002      	movs	r2, r0
 800d630:	0039      	movs	r1, r7
 800d632:	0030      	movs	r0, r6
 800d634:	f7f4 f99e 	bl	8001974 <__aeabi_ddiv>
 800d638:	2302      	movs	r3, #2
 800d63a:	0004      	movs	r4, r0
 800d63c:	000d      	movs	r5, r1
 800d63e:	e755      	b.n	800d4ec <atan+0xb8>
 800d640:	000b      	movs	r3, r1
 800d642:	0002      	movs	r2, r0
 800d644:	4937      	ldr	r1, [pc, #220]	; (800d724 <atan+0x2f0>)
 800d646:	2000      	movs	r0, #0
 800d648:	f7f4 f994 	bl	8001974 <__aeabi_ddiv>
 800d64c:	2303      	movs	r3, #3
 800d64e:	0004      	movs	r4, r0
 800d650:	000d      	movs	r5, r1
 800d652:	e74b      	b.n	800d4ec <atan+0xb8>
 800d654:	9b02      	ldr	r3, [sp, #8]
 800d656:	4f34      	ldr	r7, [pc, #208]	; (800d728 <atan+0x2f4>)
 800d658:	00de      	lsls	r6, r3, #3
 800d65a:	4b34      	ldr	r3, [pc, #208]	; (800d72c <atan+0x2f8>)
 800d65c:	19bf      	adds	r7, r7, r6
 800d65e:	199e      	adds	r6, r3, r6
 800d660:	6832      	ldr	r2, [r6, #0]
 800d662:	6873      	ldr	r3, [r6, #4]
 800d664:	f7f4 fff8 	bl	8002658 <__aeabi_dsub>
 800d668:	0022      	movs	r2, r4
 800d66a:	002b      	movs	r3, r5
 800d66c:	f7f4 fff4 	bl	8002658 <__aeabi_dsub>
 800d670:	000b      	movs	r3, r1
 800d672:	0002      	movs	r2, r0
 800d674:	6838      	ldr	r0, [r7, #0]
 800d676:	6879      	ldr	r1, [r7, #4]
 800d678:	f7f4 ffee 	bl	8002658 <__aeabi_dsub>
 800d67c:	9b03      	ldr	r3, [sp, #12]
 800d67e:	0004      	movs	r4, r0
 800d680:	000d      	movs	r5, r1
 800d682:	2b00      	cmp	r3, #0
 800d684:	db00      	blt.n	800d688 <atan+0x254>
 800d686:	e6f4      	b.n	800d472 <atan+0x3e>
 800d688:	2180      	movs	r1, #128	; 0x80
 800d68a:	0609      	lsls	r1, r1, #24
 800d68c:	186b      	adds	r3, r5, r1
 800d68e:	001d      	movs	r5, r3
 800d690:	e6ef      	b.n	800d472 <atan+0x3e>
 800d692:	4d27      	ldr	r5, [pc, #156]	; (800d730 <atan+0x2fc>)
 800d694:	e6ed      	b.n	800d472 <atan+0x3e>
 800d696:	46c0      	nop			; (mov r8, r8)
 800d698:	440fffff 	.word	0x440fffff
 800d69c:	7ff00000 	.word	0x7ff00000
 800d6a0:	54442d18 	.word	0x54442d18
 800d6a4:	bff921fb 	.word	0xbff921fb
 800d6a8:	3fdbffff 	.word	0x3fdbffff
 800d6ac:	3e1fffff 	.word	0x3e1fffff
 800d6b0:	8800759c 	.word	0x8800759c
 800d6b4:	7e37e43c 	.word	0x7e37e43c
 800d6b8:	3ff00000 	.word	0x3ff00000
 800d6bc:	3ff2ffff 	.word	0x3ff2ffff
 800d6c0:	3fe5ffff 	.word	0x3fe5ffff
 800d6c4:	e322da11 	.word	0xe322da11
 800d6c8:	3f90ad3a 	.word	0x3f90ad3a
 800d6cc:	24760deb 	.word	0x24760deb
 800d6d0:	3fa97b4b 	.word	0x3fa97b4b
 800d6d4:	a0d03d51 	.word	0xa0d03d51
 800d6d8:	3fb10d66 	.word	0x3fb10d66
 800d6dc:	c54c206e 	.word	0xc54c206e
 800d6e0:	3fb745cd 	.word	0x3fb745cd
 800d6e4:	920083ff 	.word	0x920083ff
 800d6e8:	3fc24924 	.word	0x3fc24924
 800d6ec:	5555550d 	.word	0x5555550d
 800d6f0:	3fd55555 	.word	0x3fd55555
 800d6f4:	2c6a6c2f 	.word	0x2c6a6c2f
 800d6f8:	bfa2b444 	.word	0xbfa2b444
 800d6fc:	52defd9a 	.word	0x52defd9a
 800d700:	3fadde2d 	.word	0x3fadde2d
 800d704:	af749a6d 	.word	0xaf749a6d
 800d708:	3fb3b0f2 	.word	0x3fb3b0f2
 800d70c:	fe231671 	.word	0xfe231671
 800d710:	3fbc71c6 	.word	0x3fbc71c6
 800d714:	9998ebc4 	.word	0x9998ebc4
 800d718:	3fc99999 	.word	0x3fc99999
 800d71c:	40037fff 	.word	0x40037fff
 800d720:	3ff80000 	.word	0x3ff80000
 800d724:	bff00000 	.word	0xbff00000
 800d728:	08010458 	.word	0x08010458
 800d72c:	08010478 	.word	0x08010478
 800d730:	3ff921fb 	.word	0x3ff921fb

0800d734 <cos>:
 800d734:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d736:	4a1e      	ldr	r2, [pc, #120]	; (800d7b0 <cos+0x7c>)
 800d738:	004b      	lsls	r3, r1, #1
 800d73a:	b087      	sub	sp, #28
 800d73c:	085b      	lsrs	r3, r3, #1
 800d73e:	4293      	cmp	r3, r2
 800d740:	dc04      	bgt.n	800d74c <cos+0x18>
 800d742:	2200      	movs	r2, #0
 800d744:	2300      	movs	r3, #0
 800d746:	f001 fbbf 	bl	800eec8 <__kernel_cos>
 800d74a:	e006      	b.n	800d75a <cos+0x26>
 800d74c:	4a19      	ldr	r2, [pc, #100]	; (800d7b4 <cos+0x80>)
 800d74e:	4293      	cmp	r3, r2
 800d750:	dd05      	ble.n	800d75e <cos+0x2a>
 800d752:	0002      	movs	r2, r0
 800d754:	000b      	movs	r3, r1
 800d756:	f7f4 ff7f 	bl	8002658 <__aeabi_dsub>
 800d75a:	b007      	add	sp, #28
 800d75c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d75e:	aa02      	add	r2, sp, #8
 800d760:	f001 f912 	bl	800e988 <__ieee754_rem_pio2>
 800d764:	9c04      	ldr	r4, [sp, #16]
 800d766:	9d05      	ldr	r5, [sp, #20]
 800d768:	2303      	movs	r3, #3
 800d76a:	4003      	ands	r3, r0
 800d76c:	2b01      	cmp	r3, #1
 800d76e:	d008      	beq.n	800d782 <cos+0x4e>
 800d770:	9802      	ldr	r0, [sp, #8]
 800d772:	9903      	ldr	r1, [sp, #12]
 800d774:	2b02      	cmp	r3, #2
 800d776:	d00f      	beq.n	800d798 <cos+0x64>
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d112      	bne.n	800d7a2 <cos+0x6e>
 800d77c:	0022      	movs	r2, r4
 800d77e:	002b      	movs	r3, r5
 800d780:	e7e1      	b.n	800d746 <cos+0x12>
 800d782:	9300      	str	r3, [sp, #0]
 800d784:	0022      	movs	r2, r4
 800d786:	9802      	ldr	r0, [sp, #8]
 800d788:	9903      	ldr	r1, [sp, #12]
 800d78a:	002b      	movs	r3, r5
 800d78c:	f001 ffd2 	bl	800f734 <__kernel_sin>
 800d790:	2380      	movs	r3, #128	; 0x80
 800d792:	061b      	lsls	r3, r3, #24
 800d794:	18c9      	adds	r1, r1, r3
 800d796:	e7e0      	b.n	800d75a <cos+0x26>
 800d798:	0022      	movs	r2, r4
 800d79a:	002b      	movs	r3, r5
 800d79c:	f001 fb94 	bl	800eec8 <__kernel_cos>
 800d7a0:	e7f6      	b.n	800d790 <cos+0x5c>
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	0022      	movs	r2, r4
 800d7a6:	9300      	str	r3, [sp, #0]
 800d7a8:	002b      	movs	r3, r5
 800d7aa:	f001 ffc3 	bl	800f734 <__kernel_sin>
 800d7ae:	e7d4      	b.n	800d75a <cos+0x26>
 800d7b0:	3fe921fb 	.word	0x3fe921fb
 800d7b4:	7fefffff 	.word	0x7fefffff

0800d7b8 <fabs>:
 800d7b8:	004b      	lsls	r3, r1, #1
 800d7ba:	0859      	lsrs	r1, r3, #1
 800d7bc:	4770      	bx	lr
	...

0800d7c0 <sin>:
 800d7c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7c2:	4a20      	ldr	r2, [pc, #128]	; (800d844 <sin+0x84>)
 800d7c4:	004b      	lsls	r3, r1, #1
 800d7c6:	b087      	sub	sp, #28
 800d7c8:	085b      	lsrs	r3, r3, #1
 800d7ca:	4293      	cmp	r3, r2
 800d7cc:	dc06      	bgt.n	800d7dc <sin+0x1c>
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	9300      	str	r3, [sp, #0]
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	f001 ffad 	bl	800f734 <__kernel_sin>
 800d7da:	e006      	b.n	800d7ea <sin+0x2a>
 800d7dc:	4a1a      	ldr	r2, [pc, #104]	; (800d848 <sin+0x88>)
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	dd05      	ble.n	800d7ee <sin+0x2e>
 800d7e2:	0002      	movs	r2, r0
 800d7e4:	000b      	movs	r3, r1
 800d7e6:	f7f4 ff37 	bl	8002658 <__aeabi_dsub>
 800d7ea:	b007      	add	sp, #28
 800d7ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7ee:	aa02      	add	r2, sp, #8
 800d7f0:	f001 f8ca 	bl	800e988 <__ieee754_rem_pio2>
 800d7f4:	9c04      	ldr	r4, [sp, #16]
 800d7f6:	9d05      	ldr	r5, [sp, #20]
 800d7f8:	2303      	movs	r3, #3
 800d7fa:	4003      	ands	r3, r0
 800d7fc:	2b01      	cmp	r3, #1
 800d7fe:	d00a      	beq.n	800d816 <sin+0x56>
 800d800:	9802      	ldr	r0, [sp, #8]
 800d802:	9903      	ldr	r1, [sp, #12]
 800d804:	2b02      	cmp	r3, #2
 800d806:	d00d      	beq.n	800d824 <sin+0x64>
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d115      	bne.n	800d838 <sin+0x78>
 800d80c:	3301      	adds	r3, #1
 800d80e:	9300      	str	r3, [sp, #0]
 800d810:	0022      	movs	r2, r4
 800d812:	002b      	movs	r3, r5
 800d814:	e7df      	b.n	800d7d6 <sin+0x16>
 800d816:	0022      	movs	r2, r4
 800d818:	9802      	ldr	r0, [sp, #8]
 800d81a:	9903      	ldr	r1, [sp, #12]
 800d81c:	002b      	movs	r3, r5
 800d81e:	f001 fb53 	bl	800eec8 <__kernel_cos>
 800d822:	e7e2      	b.n	800d7ea <sin+0x2a>
 800d824:	2301      	movs	r3, #1
 800d826:	0022      	movs	r2, r4
 800d828:	9300      	str	r3, [sp, #0]
 800d82a:	002b      	movs	r3, r5
 800d82c:	f001 ff82 	bl	800f734 <__kernel_sin>
 800d830:	2380      	movs	r3, #128	; 0x80
 800d832:	061b      	lsls	r3, r3, #24
 800d834:	18c9      	adds	r1, r1, r3
 800d836:	e7d8      	b.n	800d7ea <sin+0x2a>
 800d838:	0022      	movs	r2, r4
 800d83a:	002b      	movs	r3, r5
 800d83c:	f001 fb44 	bl	800eec8 <__kernel_cos>
 800d840:	e7f6      	b.n	800d830 <sin+0x70>
 800d842:	46c0      	nop			; (mov r8, r8)
 800d844:	3fe921fb 	.word	0x3fe921fb
 800d848:	7fefffff 	.word	0x7fefffff

0800d84c <asin>:
 800d84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d84e:	0004      	movs	r4, r0
 800d850:	000d      	movs	r5, r1
 800d852:	f000 f915 	bl	800da80 <__ieee754_asin>
 800d856:	4b12      	ldr	r3, [pc, #72]	; (800d8a0 <asin+0x54>)
 800d858:	0006      	movs	r6, r0
 800d85a:	781b      	ldrb	r3, [r3, #0]
 800d85c:	000f      	movs	r7, r1
 800d85e:	b25b      	sxtb	r3, r3
 800d860:	3301      	adds	r3, #1
 800d862:	d01a      	beq.n	800d89a <asin+0x4e>
 800d864:	0022      	movs	r2, r4
 800d866:	002b      	movs	r3, r5
 800d868:	0020      	movs	r0, r4
 800d86a:	0029      	movs	r1, r5
 800d86c:	f7f5 fa86 	bl	8002d7c <__aeabi_dcmpun>
 800d870:	2800      	cmp	r0, #0
 800d872:	d112      	bne.n	800d89a <asin+0x4e>
 800d874:	0020      	movs	r0, r4
 800d876:	0029      	movs	r1, r5
 800d878:	f7ff ff9e 	bl	800d7b8 <fabs>
 800d87c:	2200      	movs	r2, #0
 800d87e:	4b09      	ldr	r3, [pc, #36]	; (800d8a4 <asin+0x58>)
 800d880:	f7f2 fdfa 	bl	8000478 <__aeabi_dcmpgt>
 800d884:	2800      	cmp	r0, #0
 800d886:	d008      	beq.n	800d89a <asin+0x4e>
 800d888:	f7fc fe56 	bl	800a538 <__errno>
 800d88c:	2321      	movs	r3, #33	; 0x21
 800d88e:	6003      	str	r3, [r0, #0]
 800d890:	4805      	ldr	r0, [pc, #20]	; (800d8a8 <asin+0x5c>)
 800d892:	f002 f88d 	bl	800f9b0 <nan>
 800d896:	0006      	movs	r6, r0
 800d898:	000f      	movs	r7, r1
 800d89a:	0030      	movs	r0, r6
 800d89c:	0039      	movs	r1, r7
 800d89e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8a0:	200001e0 	.word	0x200001e0
 800d8a4:	3ff00000 	.word	0x3ff00000
 800d8a8:	080102e8 	.word	0x080102e8

0800d8ac <atan2>:
 800d8ac:	b510      	push	{r4, lr}
 800d8ae:	f000 fabf 	bl	800de30 <__ieee754_atan2>
 800d8b2:	bd10      	pop	{r4, pc}

0800d8b4 <pow>:
 800d8b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d8b6:	001d      	movs	r5, r3
 800d8b8:	0014      	movs	r4, r2
 800d8ba:	9000      	str	r0, [sp, #0]
 800d8bc:	9101      	str	r1, [sp, #4]
 800d8be:	f000 fb63 	bl	800df88 <__ieee754_pow>
 800d8c2:	4b54      	ldr	r3, [pc, #336]	; (800da14 <pow+0x160>)
 800d8c4:	0006      	movs	r6, r0
 800d8c6:	781b      	ldrb	r3, [r3, #0]
 800d8c8:	000f      	movs	r7, r1
 800d8ca:	b25b      	sxtb	r3, r3
 800d8cc:	3301      	adds	r3, #1
 800d8ce:	d018      	beq.n	800d902 <pow+0x4e>
 800d8d0:	0022      	movs	r2, r4
 800d8d2:	002b      	movs	r3, r5
 800d8d4:	0020      	movs	r0, r4
 800d8d6:	0029      	movs	r1, r5
 800d8d8:	f7f5 fa50 	bl	8002d7c <__aeabi_dcmpun>
 800d8dc:	2800      	cmp	r0, #0
 800d8de:	d110      	bne.n	800d902 <pow+0x4e>
 800d8e0:	9a00      	ldr	r2, [sp, #0]
 800d8e2:	9b01      	ldr	r3, [sp, #4]
 800d8e4:	0010      	movs	r0, r2
 800d8e6:	0019      	movs	r1, r3
 800d8e8:	f7f5 fa48 	bl	8002d7c <__aeabi_dcmpun>
 800d8ec:	2200      	movs	r2, #0
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	2800      	cmp	r0, #0
 800d8f2:	d00a      	beq.n	800d90a <pow+0x56>
 800d8f4:	0020      	movs	r0, r4
 800d8f6:	0029      	movs	r1, r5
 800d8f8:	f7f2 fda4 	bl	8000444 <__aeabi_dcmpeq>
 800d8fc:	2800      	cmp	r0, #0
 800d8fe:	d000      	beq.n	800d902 <pow+0x4e>
 800d900:	e084      	b.n	800da0c <pow+0x158>
 800d902:	0030      	movs	r0, r6
 800d904:	0039      	movs	r1, r7
 800d906:	b003      	add	sp, #12
 800d908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d90a:	9800      	ldr	r0, [sp, #0]
 800d90c:	9901      	ldr	r1, [sp, #4]
 800d90e:	f7f2 fd99 	bl	8000444 <__aeabi_dcmpeq>
 800d912:	2800      	cmp	r0, #0
 800d914:	d01c      	beq.n	800d950 <pow+0x9c>
 800d916:	2200      	movs	r2, #0
 800d918:	2300      	movs	r3, #0
 800d91a:	0020      	movs	r0, r4
 800d91c:	0029      	movs	r1, r5
 800d91e:	f7f2 fd91 	bl	8000444 <__aeabi_dcmpeq>
 800d922:	2800      	cmp	r0, #0
 800d924:	d172      	bne.n	800da0c <pow+0x158>
 800d926:	0020      	movs	r0, r4
 800d928:	0029      	movs	r1, r5
 800d92a:	f001 ffaf 	bl	800f88c <finite>
 800d92e:	2800      	cmp	r0, #0
 800d930:	d0e7      	beq.n	800d902 <pow+0x4e>
 800d932:	2200      	movs	r2, #0
 800d934:	2300      	movs	r3, #0
 800d936:	0020      	movs	r0, r4
 800d938:	0029      	movs	r1, r5
 800d93a:	f7f2 fd89 	bl	8000450 <__aeabi_dcmplt>
 800d93e:	2800      	cmp	r0, #0
 800d940:	d0df      	beq.n	800d902 <pow+0x4e>
 800d942:	f7fc fdf9 	bl	800a538 <__errno>
 800d946:	2321      	movs	r3, #33	; 0x21
 800d948:	2600      	movs	r6, #0
 800d94a:	6003      	str	r3, [r0, #0]
 800d94c:	4f32      	ldr	r7, [pc, #200]	; (800da18 <pow+0x164>)
 800d94e:	e7d8      	b.n	800d902 <pow+0x4e>
 800d950:	0030      	movs	r0, r6
 800d952:	0039      	movs	r1, r7
 800d954:	f001 ff9a 	bl	800f88c <finite>
 800d958:	2800      	cmp	r0, #0
 800d95a:	d139      	bne.n	800d9d0 <pow+0x11c>
 800d95c:	9800      	ldr	r0, [sp, #0]
 800d95e:	9901      	ldr	r1, [sp, #4]
 800d960:	f001 ff94 	bl	800f88c <finite>
 800d964:	2800      	cmp	r0, #0
 800d966:	d033      	beq.n	800d9d0 <pow+0x11c>
 800d968:	0020      	movs	r0, r4
 800d96a:	0029      	movs	r1, r5
 800d96c:	f001 ff8e 	bl	800f88c <finite>
 800d970:	2800      	cmp	r0, #0
 800d972:	d02d      	beq.n	800d9d0 <pow+0x11c>
 800d974:	0032      	movs	r2, r6
 800d976:	003b      	movs	r3, r7
 800d978:	0030      	movs	r0, r6
 800d97a:	0039      	movs	r1, r7
 800d97c:	f7f5 f9fe 	bl	8002d7c <__aeabi_dcmpun>
 800d980:	2800      	cmp	r0, #0
 800d982:	d00c      	beq.n	800d99e <pow+0xea>
 800d984:	f7fc fdd8 	bl	800a538 <__errno>
 800d988:	2321      	movs	r3, #33	; 0x21
 800d98a:	2200      	movs	r2, #0
 800d98c:	6003      	str	r3, [r0, #0]
 800d98e:	2300      	movs	r3, #0
 800d990:	0010      	movs	r0, r2
 800d992:	0019      	movs	r1, r3
 800d994:	f7f3 ffee 	bl	8001974 <__aeabi_ddiv>
 800d998:	0006      	movs	r6, r0
 800d99a:	000f      	movs	r7, r1
 800d99c:	e7b1      	b.n	800d902 <pow+0x4e>
 800d99e:	f7fc fdcb 	bl	800a538 <__errno>
 800d9a2:	2322      	movs	r3, #34	; 0x22
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	6003      	str	r3, [r0, #0]
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	9800      	ldr	r0, [sp, #0]
 800d9ac:	9901      	ldr	r1, [sp, #4]
 800d9ae:	f7f2 fd4f 	bl	8000450 <__aeabi_dcmplt>
 800d9b2:	2600      	movs	r6, #0
 800d9b4:	2800      	cmp	r0, #0
 800d9b6:	d009      	beq.n	800d9cc <pow+0x118>
 800d9b8:	0020      	movs	r0, r4
 800d9ba:	0029      	movs	r1, r5
 800d9bc:	f001 fffe 	bl	800f9bc <rint>
 800d9c0:	0022      	movs	r2, r4
 800d9c2:	002b      	movs	r3, r5
 800d9c4:	f7f2 fd3e 	bl	8000444 <__aeabi_dcmpeq>
 800d9c8:	2800      	cmp	r0, #0
 800d9ca:	d0bf      	beq.n	800d94c <pow+0x98>
 800d9cc:	4f13      	ldr	r7, [pc, #76]	; (800da1c <pow+0x168>)
 800d9ce:	e798      	b.n	800d902 <pow+0x4e>
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	0030      	movs	r0, r6
 800d9d6:	0039      	movs	r1, r7
 800d9d8:	f7f2 fd34 	bl	8000444 <__aeabi_dcmpeq>
 800d9dc:	2800      	cmp	r0, #0
 800d9de:	d100      	bne.n	800d9e2 <pow+0x12e>
 800d9e0:	e78f      	b.n	800d902 <pow+0x4e>
 800d9e2:	9800      	ldr	r0, [sp, #0]
 800d9e4:	9901      	ldr	r1, [sp, #4]
 800d9e6:	f001 ff51 	bl	800f88c <finite>
 800d9ea:	2800      	cmp	r0, #0
 800d9ec:	d100      	bne.n	800d9f0 <pow+0x13c>
 800d9ee:	e788      	b.n	800d902 <pow+0x4e>
 800d9f0:	0020      	movs	r0, r4
 800d9f2:	0029      	movs	r1, r5
 800d9f4:	f001 ff4a 	bl	800f88c <finite>
 800d9f8:	2800      	cmp	r0, #0
 800d9fa:	d100      	bne.n	800d9fe <pow+0x14a>
 800d9fc:	e781      	b.n	800d902 <pow+0x4e>
 800d9fe:	f7fc fd9b 	bl	800a538 <__errno>
 800da02:	2322      	movs	r3, #34	; 0x22
 800da04:	2600      	movs	r6, #0
 800da06:	2700      	movs	r7, #0
 800da08:	6003      	str	r3, [r0, #0]
 800da0a:	e77a      	b.n	800d902 <pow+0x4e>
 800da0c:	2600      	movs	r6, #0
 800da0e:	4f04      	ldr	r7, [pc, #16]	; (800da20 <pow+0x16c>)
 800da10:	e777      	b.n	800d902 <pow+0x4e>
 800da12:	46c0      	nop			; (mov r8, r8)
 800da14:	200001e0 	.word	0x200001e0
 800da18:	fff00000 	.word	0xfff00000
 800da1c:	7ff00000 	.word	0x7ff00000
 800da20:	3ff00000 	.word	0x3ff00000

0800da24 <sqrt>:
 800da24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da26:	0004      	movs	r4, r0
 800da28:	000d      	movs	r5, r1
 800da2a:	f001 f999 	bl	800ed60 <__ieee754_sqrt>
 800da2e:	4b13      	ldr	r3, [pc, #76]	; (800da7c <sqrt+0x58>)
 800da30:	0006      	movs	r6, r0
 800da32:	781b      	ldrb	r3, [r3, #0]
 800da34:	000f      	movs	r7, r1
 800da36:	b25b      	sxtb	r3, r3
 800da38:	3301      	adds	r3, #1
 800da3a:	d01b      	beq.n	800da74 <sqrt+0x50>
 800da3c:	0022      	movs	r2, r4
 800da3e:	002b      	movs	r3, r5
 800da40:	0020      	movs	r0, r4
 800da42:	0029      	movs	r1, r5
 800da44:	f7f5 f99a 	bl	8002d7c <__aeabi_dcmpun>
 800da48:	2800      	cmp	r0, #0
 800da4a:	d113      	bne.n	800da74 <sqrt+0x50>
 800da4c:	2200      	movs	r2, #0
 800da4e:	2300      	movs	r3, #0
 800da50:	0020      	movs	r0, r4
 800da52:	0029      	movs	r1, r5
 800da54:	f7f2 fcfc 	bl	8000450 <__aeabi_dcmplt>
 800da58:	2800      	cmp	r0, #0
 800da5a:	d00b      	beq.n	800da74 <sqrt+0x50>
 800da5c:	f7fc fd6c 	bl	800a538 <__errno>
 800da60:	2321      	movs	r3, #33	; 0x21
 800da62:	2200      	movs	r2, #0
 800da64:	6003      	str	r3, [r0, #0]
 800da66:	2300      	movs	r3, #0
 800da68:	0010      	movs	r0, r2
 800da6a:	0019      	movs	r1, r3
 800da6c:	f7f3 ff82 	bl	8001974 <__aeabi_ddiv>
 800da70:	0006      	movs	r6, r0
 800da72:	000f      	movs	r7, r1
 800da74:	0030      	movs	r0, r6
 800da76:	0039      	movs	r1, r7
 800da78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da7a:	46c0      	nop			; (mov r8, r8)
 800da7c:	200001e0 	.word	0x200001e0

0800da80 <__ieee754_asin>:
 800da80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da82:	4bca      	ldr	r3, [pc, #808]	; (800ddac <__ieee754_asin+0x32c>)
 800da84:	b08b      	sub	sp, #44	; 0x2c
 800da86:	004e      	lsls	r6, r1, #1
 800da88:	0004      	movs	r4, r0
 800da8a:	000d      	movs	r5, r1
 800da8c:	9107      	str	r1, [sp, #28]
 800da8e:	0876      	lsrs	r6, r6, #1
 800da90:	429e      	cmp	r6, r3
 800da92:	dd24      	ble.n	800dade <__ieee754_asin+0x5e>
 800da94:	4bc6      	ldr	r3, [pc, #792]	; (800ddb0 <__ieee754_asin+0x330>)
 800da96:	18f6      	adds	r6, r6, r3
 800da98:	4306      	orrs	r6, r0
 800da9a:	d112      	bne.n	800dac2 <__ieee754_asin+0x42>
 800da9c:	4ac5      	ldr	r2, [pc, #788]	; (800ddb4 <__ieee754_asin+0x334>)
 800da9e:	4bc6      	ldr	r3, [pc, #792]	; (800ddb8 <__ieee754_asin+0x338>)
 800daa0:	f7f4 fb6e 	bl	8002180 <__aeabi_dmul>
 800daa4:	4ac5      	ldr	r2, [pc, #788]	; (800ddbc <__ieee754_asin+0x33c>)
 800daa6:	0006      	movs	r6, r0
 800daa8:	000f      	movs	r7, r1
 800daaa:	4bc5      	ldr	r3, [pc, #788]	; (800ddc0 <__ieee754_asin+0x340>)
 800daac:	0020      	movs	r0, r4
 800daae:	0029      	movs	r1, r5
 800dab0:	f7f4 fb66 	bl	8002180 <__aeabi_dmul>
 800dab4:	0002      	movs	r2, r0
 800dab6:	000b      	movs	r3, r1
 800dab8:	0030      	movs	r0, r6
 800daba:	0039      	movs	r1, r7
 800dabc:	f7f3 fbf0 	bl	80012a0 <__aeabi_dadd>
 800dac0:	e007      	b.n	800dad2 <__ieee754_asin+0x52>
 800dac2:	0002      	movs	r2, r0
 800dac4:	000b      	movs	r3, r1
 800dac6:	f7f4 fdc7 	bl	8002658 <__aeabi_dsub>
 800daca:	0002      	movs	r2, r0
 800dacc:	000b      	movs	r3, r1
 800dace:	f7f3 ff51 	bl	8001974 <__aeabi_ddiv>
 800dad2:	0004      	movs	r4, r0
 800dad4:	000d      	movs	r5, r1
 800dad6:	0020      	movs	r0, r4
 800dad8:	0029      	movs	r1, r5
 800dada:	b00b      	add	sp, #44	; 0x2c
 800dadc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dade:	4bb9      	ldr	r3, [pc, #740]	; (800ddc4 <__ieee754_asin+0x344>)
 800dae0:	429e      	cmp	r6, r3
 800dae2:	dc0e      	bgt.n	800db02 <__ieee754_asin+0x82>
 800dae4:	23f9      	movs	r3, #249	; 0xf9
 800dae6:	059b      	lsls	r3, r3, #22
 800dae8:	429e      	cmp	r6, r3
 800daea:	db00      	blt.n	800daee <__ieee754_asin+0x6e>
 800daec:	e09c      	b.n	800dc28 <__ieee754_asin+0x1a8>
 800daee:	4ab6      	ldr	r2, [pc, #728]	; (800ddc8 <__ieee754_asin+0x348>)
 800daf0:	4bb6      	ldr	r3, [pc, #728]	; (800ddcc <__ieee754_asin+0x34c>)
 800daf2:	f7f3 fbd5 	bl	80012a0 <__aeabi_dadd>
 800daf6:	2200      	movs	r2, #0
 800daf8:	4bb5      	ldr	r3, [pc, #724]	; (800ddd0 <__ieee754_asin+0x350>)
 800dafa:	f7f2 fcbd 	bl	8000478 <__aeabi_dcmpgt>
 800dafe:	2800      	cmp	r0, #0
 800db00:	d1e9      	bne.n	800dad6 <__ieee754_asin+0x56>
 800db02:	0020      	movs	r0, r4
 800db04:	0029      	movs	r1, r5
 800db06:	f7ff fe57 	bl	800d7b8 <fabs>
 800db0a:	0002      	movs	r2, r0
 800db0c:	000b      	movs	r3, r1
 800db0e:	2000      	movs	r0, #0
 800db10:	49af      	ldr	r1, [pc, #700]	; (800ddd0 <__ieee754_asin+0x350>)
 800db12:	f7f4 fda1 	bl	8002658 <__aeabi_dsub>
 800db16:	2200      	movs	r2, #0
 800db18:	4bae      	ldr	r3, [pc, #696]	; (800ddd4 <__ieee754_asin+0x354>)
 800db1a:	f7f4 fb31 	bl	8002180 <__aeabi_dmul>
 800db1e:	0004      	movs	r4, r0
 800db20:	000d      	movs	r5, r1
 800db22:	4aad      	ldr	r2, [pc, #692]	; (800ddd8 <__ieee754_asin+0x358>)
 800db24:	4bad      	ldr	r3, [pc, #692]	; (800dddc <__ieee754_asin+0x35c>)
 800db26:	f7f4 fb2b 	bl	8002180 <__aeabi_dmul>
 800db2a:	4aad      	ldr	r2, [pc, #692]	; (800dde0 <__ieee754_asin+0x360>)
 800db2c:	4bad      	ldr	r3, [pc, #692]	; (800dde4 <__ieee754_asin+0x364>)
 800db2e:	f7f3 fbb7 	bl	80012a0 <__aeabi_dadd>
 800db32:	0022      	movs	r2, r4
 800db34:	002b      	movs	r3, r5
 800db36:	f7f4 fb23 	bl	8002180 <__aeabi_dmul>
 800db3a:	4aab      	ldr	r2, [pc, #684]	; (800dde8 <__ieee754_asin+0x368>)
 800db3c:	4bab      	ldr	r3, [pc, #684]	; (800ddec <__ieee754_asin+0x36c>)
 800db3e:	f7f4 fd8b 	bl	8002658 <__aeabi_dsub>
 800db42:	0022      	movs	r2, r4
 800db44:	002b      	movs	r3, r5
 800db46:	f7f4 fb1b 	bl	8002180 <__aeabi_dmul>
 800db4a:	4aa9      	ldr	r2, [pc, #676]	; (800ddf0 <__ieee754_asin+0x370>)
 800db4c:	4ba9      	ldr	r3, [pc, #676]	; (800ddf4 <__ieee754_asin+0x374>)
 800db4e:	f7f3 fba7 	bl	80012a0 <__aeabi_dadd>
 800db52:	0022      	movs	r2, r4
 800db54:	002b      	movs	r3, r5
 800db56:	f7f4 fb13 	bl	8002180 <__aeabi_dmul>
 800db5a:	4aa7      	ldr	r2, [pc, #668]	; (800ddf8 <__ieee754_asin+0x378>)
 800db5c:	4ba7      	ldr	r3, [pc, #668]	; (800ddfc <__ieee754_asin+0x37c>)
 800db5e:	f7f4 fd7b 	bl	8002658 <__aeabi_dsub>
 800db62:	0022      	movs	r2, r4
 800db64:	002b      	movs	r3, r5
 800db66:	f7f4 fb0b 	bl	8002180 <__aeabi_dmul>
 800db6a:	4aa5      	ldr	r2, [pc, #660]	; (800de00 <__ieee754_asin+0x380>)
 800db6c:	4ba5      	ldr	r3, [pc, #660]	; (800de04 <__ieee754_asin+0x384>)
 800db6e:	f7f3 fb97 	bl	80012a0 <__aeabi_dadd>
 800db72:	0022      	movs	r2, r4
 800db74:	002b      	movs	r3, r5
 800db76:	f7f4 fb03 	bl	8002180 <__aeabi_dmul>
 800db7a:	4aa3      	ldr	r2, [pc, #652]	; (800de08 <__ieee754_asin+0x388>)
 800db7c:	9002      	str	r0, [sp, #8]
 800db7e:	9103      	str	r1, [sp, #12]
 800db80:	4ba2      	ldr	r3, [pc, #648]	; (800de0c <__ieee754_asin+0x38c>)
 800db82:	0020      	movs	r0, r4
 800db84:	0029      	movs	r1, r5
 800db86:	f7f4 fafb 	bl	8002180 <__aeabi_dmul>
 800db8a:	4aa1      	ldr	r2, [pc, #644]	; (800de10 <__ieee754_asin+0x390>)
 800db8c:	4ba1      	ldr	r3, [pc, #644]	; (800de14 <__ieee754_asin+0x394>)
 800db8e:	f7f4 fd63 	bl	8002658 <__aeabi_dsub>
 800db92:	0022      	movs	r2, r4
 800db94:	002b      	movs	r3, r5
 800db96:	f7f4 faf3 	bl	8002180 <__aeabi_dmul>
 800db9a:	4a9f      	ldr	r2, [pc, #636]	; (800de18 <__ieee754_asin+0x398>)
 800db9c:	4b9f      	ldr	r3, [pc, #636]	; (800de1c <__ieee754_asin+0x39c>)
 800db9e:	f7f3 fb7f 	bl	80012a0 <__aeabi_dadd>
 800dba2:	0022      	movs	r2, r4
 800dba4:	002b      	movs	r3, r5
 800dba6:	f7f4 faeb 	bl	8002180 <__aeabi_dmul>
 800dbaa:	4a9d      	ldr	r2, [pc, #628]	; (800de20 <__ieee754_asin+0x3a0>)
 800dbac:	4b9d      	ldr	r3, [pc, #628]	; (800de24 <__ieee754_asin+0x3a4>)
 800dbae:	f7f4 fd53 	bl	8002658 <__aeabi_dsub>
 800dbb2:	0022      	movs	r2, r4
 800dbb4:	002b      	movs	r3, r5
 800dbb6:	f7f4 fae3 	bl	8002180 <__aeabi_dmul>
 800dbba:	4b85      	ldr	r3, [pc, #532]	; (800ddd0 <__ieee754_asin+0x350>)
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	f7f3 fb6f 	bl	80012a0 <__aeabi_dadd>
 800dbc2:	9004      	str	r0, [sp, #16]
 800dbc4:	9105      	str	r1, [sp, #20]
 800dbc6:	0020      	movs	r0, r4
 800dbc8:	0029      	movs	r1, r5
 800dbca:	f001 f8c9 	bl	800ed60 <__ieee754_sqrt>
 800dbce:	4b96      	ldr	r3, [pc, #600]	; (800de28 <__ieee754_asin+0x3a8>)
 800dbd0:	9000      	str	r0, [sp, #0]
 800dbd2:	9101      	str	r1, [sp, #4]
 800dbd4:	429e      	cmp	r6, r3
 800dbd6:	dc00      	bgt.n	800dbda <__ieee754_asin+0x15a>
 800dbd8:	e08b      	b.n	800dcf2 <__ieee754_asin+0x272>
 800dbda:	9a04      	ldr	r2, [sp, #16]
 800dbdc:	9b05      	ldr	r3, [sp, #20]
 800dbde:	9802      	ldr	r0, [sp, #8]
 800dbe0:	9903      	ldr	r1, [sp, #12]
 800dbe2:	f7f3 fec7 	bl	8001974 <__aeabi_ddiv>
 800dbe6:	9a00      	ldr	r2, [sp, #0]
 800dbe8:	9b01      	ldr	r3, [sp, #4]
 800dbea:	f7f4 fac9 	bl	8002180 <__aeabi_dmul>
 800dbee:	9a00      	ldr	r2, [sp, #0]
 800dbf0:	9b01      	ldr	r3, [sp, #4]
 800dbf2:	f7f3 fb55 	bl	80012a0 <__aeabi_dadd>
 800dbf6:	0002      	movs	r2, r0
 800dbf8:	000b      	movs	r3, r1
 800dbfa:	f7f3 fb51 	bl	80012a0 <__aeabi_dadd>
 800dbfe:	4a6f      	ldr	r2, [pc, #444]	; (800ddbc <__ieee754_asin+0x33c>)
 800dc00:	4b6f      	ldr	r3, [pc, #444]	; (800ddc0 <__ieee754_asin+0x340>)
 800dc02:	f7f4 fd29 	bl	8002658 <__aeabi_dsub>
 800dc06:	0002      	movs	r2, r0
 800dc08:	000b      	movs	r3, r1
 800dc0a:	486a      	ldr	r0, [pc, #424]	; (800ddb4 <__ieee754_asin+0x334>)
 800dc0c:	496a      	ldr	r1, [pc, #424]	; (800ddb8 <__ieee754_asin+0x338>)
 800dc0e:	f7f4 fd23 	bl	8002658 <__aeabi_dsub>
 800dc12:	9b07      	ldr	r3, [sp, #28]
 800dc14:	0004      	movs	r4, r0
 800dc16:	000d      	movs	r5, r1
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	dd00      	ble.n	800dc1e <__ieee754_asin+0x19e>
 800dc1c:	e75b      	b.n	800dad6 <__ieee754_asin+0x56>
 800dc1e:	2180      	movs	r1, #128	; 0x80
 800dc20:	0609      	lsls	r1, r1, #24
 800dc22:	186b      	adds	r3, r5, r1
 800dc24:	001d      	movs	r5, r3
 800dc26:	e756      	b.n	800dad6 <__ieee754_asin+0x56>
 800dc28:	0002      	movs	r2, r0
 800dc2a:	000b      	movs	r3, r1
 800dc2c:	f7f4 faa8 	bl	8002180 <__aeabi_dmul>
 800dc30:	0006      	movs	r6, r0
 800dc32:	000f      	movs	r7, r1
 800dc34:	4a68      	ldr	r2, [pc, #416]	; (800ddd8 <__ieee754_asin+0x358>)
 800dc36:	4b69      	ldr	r3, [pc, #420]	; (800dddc <__ieee754_asin+0x35c>)
 800dc38:	f7f4 faa2 	bl	8002180 <__aeabi_dmul>
 800dc3c:	4a68      	ldr	r2, [pc, #416]	; (800dde0 <__ieee754_asin+0x360>)
 800dc3e:	4b69      	ldr	r3, [pc, #420]	; (800dde4 <__ieee754_asin+0x364>)
 800dc40:	f7f3 fb2e 	bl	80012a0 <__aeabi_dadd>
 800dc44:	0032      	movs	r2, r6
 800dc46:	003b      	movs	r3, r7
 800dc48:	f7f4 fa9a 	bl	8002180 <__aeabi_dmul>
 800dc4c:	4a66      	ldr	r2, [pc, #408]	; (800dde8 <__ieee754_asin+0x368>)
 800dc4e:	4b67      	ldr	r3, [pc, #412]	; (800ddec <__ieee754_asin+0x36c>)
 800dc50:	f7f4 fd02 	bl	8002658 <__aeabi_dsub>
 800dc54:	0032      	movs	r2, r6
 800dc56:	003b      	movs	r3, r7
 800dc58:	f7f4 fa92 	bl	8002180 <__aeabi_dmul>
 800dc5c:	4a64      	ldr	r2, [pc, #400]	; (800ddf0 <__ieee754_asin+0x370>)
 800dc5e:	4b65      	ldr	r3, [pc, #404]	; (800ddf4 <__ieee754_asin+0x374>)
 800dc60:	f7f3 fb1e 	bl	80012a0 <__aeabi_dadd>
 800dc64:	0032      	movs	r2, r6
 800dc66:	003b      	movs	r3, r7
 800dc68:	f7f4 fa8a 	bl	8002180 <__aeabi_dmul>
 800dc6c:	4a62      	ldr	r2, [pc, #392]	; (800ddf8 <__ieee754_asin+0x378>)
 800dc6e:	4b63      	ldr	r3, [pc, #396]	; (800ddfc <__ieee754_asin+0x37c>)
 800dc70:	f7f4 fcf2 	bl	8002658 <__aeabi_dsub>
 800dc74:	0032      	movs	r2, r6
 800dc76:	003b      	movs	r3, r7
 800dc78:	f7f4 fa82 	bl	8002180 <__aeabi_dmul>
 800dc7c:	4a60      	ldr	r2, [pc, #384]	; (800de00 <__ieee754_asin+0x380>)
 800dc7e:	4b61      	ldr	r3, [pc, #388]	; (800de04 <__ieee754_asin+0x384>)
 800dc80:	f7f3 fb0e 	bl	80012a0 <__aeabi_dadd>
 800dc84:	0032      	movs	r2, r6
 800dc86:	003b      	movs	r3, r7
 800dc88:	f7f4 fa7a 	bl	8002180 <__aeabi_dmul>
 800dc8c:	4a5e      	ldr	r2, [pc, #376]	; (800de08 <__ieee754_asin+0x388>)
 800dc8e:	9000      	str	r0, [sp, #0]
 800dc90:	9101      	str	r1, [sp, #4]
 800dc92:	4b5e      	ldr	r3, [pc, #376]	; (800de0c <__ieee754_asin+0x38c>)
 800dc94:	0030      	movs	r0, r6
 800dc96:	0039      	movs	r1, r7
 800dc98:	f7f4 fa72 	bl	8002180 <__aeabi_dmul>
 800dc9c:	4a5c      	ldr	r2, [pc, #368]	; (800de10 <__ieee754_asin+0x390>)
 800dc9e:	4b5d      	ldr	r3, [pc, #372]	; (800de14 <__ieee754_asin+0x394>)
 800dca0:	f7f4 fcda 	bl	8002658 <__aeabi_dsub>
 800dca4:	0032      	movs	r2, r6
 800dca6:	003b      	movs	r3, r7
 800dca8:	f7f4 fa6a 	bl	8002180 <__aeabi_dmul>
 800dcac:	4a5a      	ldr	r2, [pc, #360]	; (800de18 <__ieee754_asin+0x398>)
 800dcae:	4b5b      	ldr	r3, [pc, #364]	; (800de1c <__ieee754_asin+0x39c>)
 800dcb0:	f7f3 faf6 	bl	80012a0 <__aeabi_dadd>
 800dcb4:	0032      	movs	r2, r6
 800dcb6:	003b      	movs	r3, r7
 800dcb8:	f7f4 fa62 	bl	8002180 <__aeabi_dmul>
 800dcbc:	4a58      	ldr	r2, [pc, #352]	; (800de20 <__ieee754_asin+0x3a0>)
 800dcbe:	4b59      	ldr	r3, [pc, #356]	; (800de24 <__ieee754_asin+0x3a4>)
 800dcc0:	f7f4 fcca 	bl	8002658 <__aeabi_dsub>
 800dcc4:	0032      	movs	r2, r6
 800dcc6:	003b      	movs	r3, r7
 800dcc8:	f7f4 fa5a 	bl	8002180 <__aeabi_dmul>
 800dccc:	2200      	movs	r2, #0
 800dcce:	4b40      	ldr	r3, [pc, #256]	; (800ddd0 <__ieee754_asin+0x350>)
 800dcd0:	f7f3 fae6 	bl	80012a0 <__aeabi_dadd>
 800dcd4:	0002      	movs	r2, r0
 800dcd6:	000b      	movs	r3, r1
 800dcd8:	9800      	ldr	r0, [sp, #0]
 800dcda:	9901      	ldr	r1, [sp, #4]
 800dcdc:	f7f3 fe4a 	bl	8001974 <__aeabi_ddiv>
 800dce0:	0022      	movs	r2, r4
 800dce2:	002b      	movs	r3, r5
 800dce4:	f7f4 fa4c 	bl	8002180 <__aeabi_dmul>
 800dce8:	0002      	movs	r2, r0
 800dcea:	000b      	movs	r3, r1
 800dcec:	0020      	movs	r0, r4
 800dcee:	0029      	movs	r1, r5
 800dcf0:	e6e4      	b.n	800dabc <__ieee754_asin+0x3c>
 800dcf2:	9a00      	ldr	r2, [sp, #0]
 800dcf4:	9b01      	ldr	r3, [sp, #4]
 800dcf6:	0010      	movs	r0, r2
 800dcf8:	9e00      	ldr	r6, [sp, #0]
 800dcfa:	9f01      	ldr	r7, [sp, #4]
 800dcfc:	0019      	movs	r1, r3
 800dcfe:	f7f3 facf 	bl	80012a0 <__aeabi_dadd>
 800dd02:	9a04      	ldr	r2, [sp, #16]
 800dd04:	9b05      	ldr	r3, [sp, #20]
 800dd06:	9008      	str	r0, [sp, #32]
 800dd08:	9109      	str	r1, [sp, #36]	; 0x24
 800dd0a:	9802      	ldr	r0, [sp, #8]
 800dd0c:	9903      	ldr	r1, [sp, #12]
 800dd0e:	f7f3 fe31 	bl	8001974 <__aeabi_ddiv>
 800dd12:	0002      	movs	r2, r0
 800dd14:	000b      	movs	r3, r1
 800dd16:	9808      	ldr	r0, [sp, #32]
 800dd18:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd1a:	f7f4 fa31 	bl	8002180 <__aeabi_dmul>
 800dd1e:	2600      	movs	r6, #0
 800dd20:	9002      	str	r0, [sp, #8]
 800dd22:	9103      	str	r1, [sp, #12]
 800dd24:	0032      	movs	r2, r6
 800dd26:	003b      	movs	r3, r7
 800dd28:	0030      	movs	r0, r6
 800dd2a:	0039      	movs	r1, r7
 800dd2c:	f7f4 fa28 	bl	8002180 <__aeabi_dmul>
 800dd30:	0002      	movs	r2, r0
 800dd32:	000b      	movs	r3, r1
 800dd34:	0020      	movs	r0, r4
 800dd36:	0029      	movs	r1, r5
 800dd38:	f7f4 fc8e 	bl	8002658 <__aeabi_dsub>
 800dd3c:	0032      	movs	r2, r6
 800dd3e:	0004      	movs	r4, r0
 800dd40:	000d      	movs	r5, r1
 800dd42:	9800      	ldr	r0, [sp, #0]
 800dd44:	9901      	ldr	r1, [sp, #4]
 800dd46:	003b      	movs	r3, r7
 800dd48:	f7f3 faaa 	bl	80012a0 <__aeabi_dadd>
 800dd4c:	0002      	movs	r2, r0
 800dd4e:	000b      	movs	r3, r1
 800dd50:	0020      	movs	r0, r4
 800dd52:	0029      	movs	r1, r5
 800dd54:	f7f3 fe0e 	bl	8001974 <__aeabi_ddiv>
 800dd58:	0002      	movs	r2, r0
 800dd5a:	000b      	movs	r3, r1
 800dd5c:	f7f3 faa0 	bl	80012a0 <__aeabi_dadd>
 800dd60:	0002      	movs	r2, r0
 800dd62:	000b      	movs	r3, r1
 800dd64:	4815      	ldr	r0, [pc, #84]	; (800ddbc <__ieee754_asin+0x33c>)
 800dd66:	4916      	ldr	r1, [pc, #88]	; (800ddc0 <__ieee754_asin+0x340>)
 800dd68:	f7f4 fc76 	bl	8002658 <__aeabi_dsub>
 800dd6c:	0002      	movs	r2, r0
 800dd6e:	000b      	movs	r3, r1
 800dd70:	9802      	ldr	r0, [sp, #8]
 800dd72:	9903      	ldr	r1, [sp, #12]
 800dd74:	f7f4 fc70 	bl	8002658 <__aeabi_dsub>
 800dd78:	0032      	movs	r2, r6
 800dd7a:	0004      	movs	r4, r0
 800dd7c:	000d      	movs	r5, r1
 800dd7e:	003b      	movs	r3, r7
 800dd80:	0030      	movs	r0, r6
 800dd82:	0039      	movs	r1, r7
 800dd84:	f7f3 fa8c 	bl	80012a0 <__aeabi_dadd>
 800dd88:	0002      	movs	r2, r0
 800dd8a:	000b      	movs	r3, r1
 800dd8c:	4809      	ldr	r0, [pc, #36]	; (800ddb4 <__ieee754_asin+0x334>)
 800dd8e:	4927      	ldr	r1, [pc, #156]	; (800de2c <__ieee754_asin+0x3ac>)
 800dd90:	f7f4 fc62 	bl	8002658 <__aeabi_dsub>
 800dd94:	0002      	movs	r2, r0
 800dd96:	000b      	movs	r3, r1
 800dd98:	0020      	movs	r0, r4
 800dd9a:	0029      	movs	r1, r5
 800dd9c:	f7f4 fc5c 	bl	8002658 <__aeabi_dsub>
 800dda0:	0002      	movs	r2, r0
 800dda2:	000b      	movs	r3, r1
 800dda4:	4803      	ldr	r0, [pc, #12]	; (800ddb4 <__ieee754_asin+0x334>)
 800dda6:	4921      	ldr	r1, [pc, #132]	; (800de2c <__ieee754_asin+0x3ac>)
 800dda8:	e731      	b.n	800dc0e <__ieee754_asin+0x18e>
 800ddaa:	46c0      	nop			; (mov r8, r8)
 800ddac:	3fefffff 	.word	0x3fefffff
 800ddb0:	c0100000 	.word	0xc0100000
 800ddb4:	54442d18 	.word	0x54442d18
 800ddb8:	3ff921fb 	.word	0x3ff921fb
 800ddbc:	33145c07 	.word	0x33145c07
 800ddc0:	3c91a626 	.word	0x3c91a626
 800ddc4:	3fdfffff 	.word	0x3fdfffff
 800ddc8:	8800759c 	.word	0x8800759c
 800ddcc:	7e37e43c 	.word	0x7e37e43c
 800ddd0:	3ff00000 	.word	0x3ff00000
 800ddd4:	3fe00000 	.word	0x3fe00000
 800ddd8:	0dfdf709 	.word	0x0dfdf709
 800dddc:	3f023de1 	.word	0x3f023de1
 800dde0:	7501b288 	.word	0x7501b288
 800dde4:	3f49efe0 	.word	0x3f49efe0
 800dde8:	b5688f3b 	.word	0xb5688f3b
 800ddec:	3fa48228 	.word	0x3fa48228
 800ddf0:	0e884455 	.word	0x0e884455
 800ddf4:	3fc9c155 	.word	0x3fc9c155
 800ddf8:	03eb6f7d 	.word	0x03eb6f7d
 800ddfc:	3fd4d612 	.word	0x3fd4d612
 800de00:	55555555 	.word	0x55555555
 800de04:	3fc55555 	.word	0x3fc55555
 800de08:	b12e9282 	.word	0xb12e9282
 800de0c:	3fb3b8c5 	.word	0x3fb3b8c5
 800de10:	1b8d0159 	.word	0x1b8d0159
 800de14:	3fe6066c 	.word	0x3fe6066c
 800de18:	9c598ac8 	.word	0x9c598ac8
 800de1c:	40002ae5 	.word	0x40002ae5
 800de20:	1c8a2d4b 	.word	0x1c8a2d4b
 800de24:	40033a27 	.word	0x40033a27
 800de28:	3fef3332 	.word	0x3fef3332
 800de2c:	3fe921fb 	.word	0x3fe921fb

0800de30 <__ieee754_atan2>:
 800de30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de32:	0016      	movs	r6, r2
 800de34:	001d      	movs	r5, r3
 800de36:	005a      	lsls	r2, r3, #1
 800de38:	9300      	str	r3, [sp, #0]
 800de3a:	4273      	negs	r3, r6
 800de3c:	4333      	orrs	r3, r6
 800de3e:	4f46      	ldr	r7, [pc, #280]	; (800df58 <__ieee754_atan2+0x128>)
 800de40:	0852      	lsrs	r2, r2, #1
 800de42:	0fdb      	lsrs	r3, r3, #31
 800de44:	4313      	orrs	r3, r2
 800de46:	42bb      	cmp	r3, r7
 800de48:	d809      	bhi.n	800de5e <__ieee754_atan2+0x2e>
 800de4a:	4244      	negs	r4, r0
 800de4c:	004b      	lsls	r3, r1, #1
 800de4e:	4304      	orrs	r4, r0
 800de50:	085b      	lsrs	r3, r3, #1
 800de52:	0fe4      	lsrs	r4, r4, #31
 800de54:	9100      	str	r1, [sp, #0]
 800de56:	9001      	str	r0, [sp, #4]
 800de58:	431c      	orrs	r4, r3
 800de5a:	42bc      	cmp	r4, r7
 800de5c:	d905      	bls.n	800de6a <__ieee754_atan2+0x3a>
 800de5e:	0032      	movs	r2, r6
 800de60:	002b      	movs	r3, r5
 800de62:	f7f3 fa1d 	bl	80012a0 <__aeabi_dadd>
 800de66:	b003      	add	sp, #12
 800de68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de6a:	4c3c      	ldr	r4, [pc, #240]	; (800df5c <__ieee754_atan2+0x12c>)
 800de6c:	192c      	adds	r4, r5, r4
 800de6e:	4334      	orrs	r4, r6
 800de70:	d102      	bne.n	800de78 <__ieee754_atan2+0x48>
 800de72:	f7ff fadf 	bl	800d434 <atan>
 800de76:	e7f6      	b.n	800de66 <__ieee754_atan2+0x36>
 800de78:	17ac      	asrs	r4, r5, #30
 800de7a:	46a4      	mov	ip, r4
 800de7c:	2402      	movs	r4, #2
 800de7e:	4667      	mov	r7, ip
 800de80:	403c      	ands	r4, r7
 800de82:	9f00      	ldr	r7, [sp, #0]
 800de84:	0fff      	lsrs	r7, r7, #31
 800de86:	433c      	orrs	r4, r7
 800de88:	9f01      	ldr	r7, [sp, #4]
 800de8a:	431f      	orrs	r7, r3
 800de8c:	d106      	bne.n	800de9c <__ieee754_atan2+0x6c>
 800de8e:	2c02      	cmp	r4, #2
 800de90:	d056      	beq.n	800df40 <__ieee754_atan2+0x110>
 800de92:	2c03      	cmp	r4, #3
 800de94:	d1e7      	bne.n	800de66 <__ieee754_atan2+0x36>
 800de96:	4832      	ldr	r0, [pc, #200]	; (800df60 <__ieee754_atan2+0x130>)
 800de98:	4932      	ldr	r1, [pc, #200]	; (800df64 <__ieee754_atan2+0x134>)
 800de9a:	e7e4      	b.n	800de66 <__ieee754_atan2+0x36>
 800de9c:	0017      	movs	r7, r2
 800de9e:	4337      	orrs	r7, r6
 800dea0:	d105      	bne.n	800deae <__ieee754_atan2+0x7e>
 800dea2:	9b00      	ldr	r3, [sp, #0]
 800dea4:	482e      	ldr	r0, [pc, #184]	; (800df60 <__ieee754_atan2+0x130>)
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	da53      	bge.n	800df52 <__ieee754_atan2+0x122>
 800deaa:	492f      	ldr	r1, [pc, #188]	; (800df68 <__ieee754_atan2+0x138>)
 800deac:	e7db      	b.n	800de66 <__ieee754_atan2+0x36>
 800deae:	4f2a      	ldr	r7, [pc, #168]	; (800df58 <__ieee754_atan2+0x128>)
 800deb0:	42ba      	cmp	r2, r7
 800deb2:	d10f      	bne.n	800ded4 <__ieee754_atan2+0xa4>
 800deb4:	3c01      	subs	r4, #1
 800deb6:	4293      	cmp	r3, r2
 800deb8:	d107      	bne.n	800deca <__ieee754_atan2+0x9a>
 800deba:	2c02      	cmp	r4, #2
 800debc:	d843      	bhi.n	800df46 <__ieee754_atan2+0x116>
 800debe:	4b2b      	ldr	r3, [pc, #172]	; (800df6c <__ieee754_atan2+0x13c>)
 800dec0:	00e4      	lsls	r4, r4, #3
 800dec2:	191c      	adds	r4, r3, r4
 800dec4:	6820      	ldr	r0, [r4, #0]
 800dec6:	6861      	ldr	r1, [r4, #4]
 800dec8:	e7cd      	b.n	800de66 <__ieee754_atan2+0x36>
 800deca:	2c02      	cmp	r4, #2
 800decc:	d83e      	bhi.n	800df4c <__ieee754_atan2+0x11c>
 800dece:	4b28      	ldr	r3, [pc, #160]	; (800df70 <__ieee754_atan2+0x140>)
 800ded0:	00e4      	lsls	r4, r4, #3
 800ded2:	e7f6      	b.n	800dec2 <__ieee754_atan2+0x92>
 800ded4:	4f20      	ldr	r7, [pc, #128]	; (800df58 <__ieee754_atan2+0x128>)
 800ded6:	42bb      	cmp	r3, r7
 800ded8:	d0e3      	beq.n	800dea2 <__ieee754_atan2+0x72>
 800deda:	1a9b      	subs	r3, r3, r2
 800dedc:	151b      	asrs	r3, r3, #20
 800dede:	2b3c      	cmp	r3, #60	; 0x3c
 800dee0:	dc18      	bgt.n	800df14 <__ieee754_atan2+0xe4>
 800dee2:	2d00      	cmp	r5, #0
 800dee4:	da01      	bge.n	800deea <__ieee754_atan2+0xba>
 800dee6:	333c      	adds	r3, #60	; 0x3c
 800dee8:	db17      	blt.n	800df1a <__ieee754_atan2+0xea>
 800deea:	0032      	movs	r2, r6
 800deec:	002b      	movs	r3, r5
 800deee:	f7f3 fd41 	bl	8001974 <__aeabi_ddiv>
 800def2:	f7ff fc61 	bl	800d7b8 <fabs>
 800def6:	f7ff fa9d 	bl	800d434 <atan>
 800defa:	2c01      	cmp	r4, #1
 800defc:	d010      	beq.n	800df20 <__ieee754_atan2+0xf0>
 800defe:	2c02      	cmp	r4, #2
 800df00:	d013      	beq.n	800df2a <__ieee754_atan2+0xfa>
 800df02:	2c00      	cmp	r4, #0
 800df04:	d0af      	beq.n	800de66 <__ieee754_atan2+0x36>
 800df06:	4a1b      	ldr	r2, [pc, #108]	; (800df74 <__ieee754_atan2+0x144>)
 800df08:	4b1b      	ldr	r3, [pc, #108]	; (800df78 <__ieee754_atan2+0x148>)
 800df0a:	f7f4 fba5 	bl	8002658 <__aeabi_dsub>
 800df0e:	4a14      	ldr	r2, [pc, #80]	; (800df60 <__ieee754_atan2+0x130>)
 800df10:	4b1a      	ldr	r3, [pc, #104]	; (800df7c <__ieee754_atan2+0x14c>)
 800df12:	e012      	b.n	800df3a <__ieee754_atan2+0x10a>
 800df14:	4812      	ldr	r0, [pc, #72]	; (800df60 <__ieee754_atan2+0x130>)
 800df16:	491a      	ldr	r1, [pc, #104]	; (800df80 <__ieee754_atan2+0x150>)
 800df18:	e7ef      	b.n	800defa <__ieee754_atan2+0xca>
 800df1a:	2000      	movs	r0, #0
 800df1c:	2100      	movs	r1, #0
 800df1e:	e7ec      	b.n	800defa <__ieee754_atan2+0xca>
 800df20:	2480      	movs	r4, #128	; 0x80
 800df22:	0624      	lsls	r4, r4, #24
 800df24:	190b      	adds	r3, r1, r4
 800df26:	0019      	movs	r1, r3
 800df28:	e79d      	b.n	800de66 <__ieee754_atan2+0x36>
 800df2a:	4a12      	ldr	r2, [pc, #72]	; (800df74 <__ieee754_atan2+0x144>)
 800df2c:	4b12      	ldr	r3, [pc, #72]	; (800df78 <__ieee754_atan2+0x148>)
 800df2e:	f7f4 fb93 	bl	8002658 <__aeabi_dsub>
 800df32:	0002      	movs	r2, r0
 800df34:	000b      	movs	r3, r1
 800df36:	480a      	ldr	r0, [pc, #40]	; (800df60 <__ieee754_atan2+0x130>)
 800df38:	4910      	ldr	r1, [pc, #64]	; (800df7c <__ieee754_atan2+0x14c>)
 800df3a:	f7f4 fb8d 	bl	8002658 <__aeabi_dsub>
 800df3e:	e792      	b.n	800de66 <__ieee754_atan2+0x36>
 800df40:	4807      	ldr	r0, [pc, #28]	; (800df60 <__ieee754_atan2+0x130>)
 800df42:	490e      	ldr	r1, [pc, #56]	; (800df7c <__ieee754_atan2+0x14c>)
 800df44:	e78f      	b.n	800de66 <__ieee754_atan2+0x36>
 800df46:	4806      	ldr	r0, [pc, #24]	; (800df60 <__ieee754_atan2+0x130>)
 800df48:	490e      	ldr	r1, [pc, #56]	; (800df84 <__ieee754_atan2+0x154>)
 800df4a:	e78c      	b.n	800de66 <__ieee754_atan2+0x36>
 800df4c:	2000      	movs	r0, #0
 800df4e:	2100      	movs	r1, #0
 800df50:	e789      	b.n	800de66 <__ieee754_atan2+0x36>
 800df52:	490b      	ldr	r1, [pc, #44]	; (800df80 <__ieee754_atan2+0x150>)
 800df54:	e787      	b.n	800de66 <__ieee754_atan2+0x36>
 800df56:	46c0      	nop			; (mov r8, r8)
 800df58:	7ff00000 	.word	0x7ff00000
 800df5c:	c0100000 	.word	0xc0100000
 800df60:	54442d18 	.word	0x54442d18
 800df64:	c00921fb 	.word	0xc00921fb
 800df68:	bff921fb 	.word	0xbff921fb
 800df6c:	08010498 	.word	0x08010498
 800df70:	080104b0 	.word	0x080104b0
 800df74:	33145c07 	.word	0x33145c07
 800df78:	3ca1a626 	.word	0x3ca1a626
 800df7c:	400921fb 	.word	0x400921fb
 800df80:	3ff921fb 	.word	0x3ff921fb
 800df84:	3fe921fb 	.word	0x3fe921fb

0800df88 <__ieee754_pow>:
 800df88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df8a:	b095      	sub	sp, #84	; 0x54
 800df8c:	9202      	str	r2, [sp, #8]
 800df8e:	9303      	str	r3, [sp, #12]
 800df90:	9b03      	ldr	r3, [sp, #12]
 800df92:	9a03      	ldr	r2, [sp, #12]
 800df94:	9304      	str	r3, [sp, #16]
 800df96:	9b02      	ldr	r3, [sp, #8]
 800df98:	0055      	lsls	r5, r2, #1
 800df9a:	001a      	movs	r2, r3
 800df9c:	086d      	lsrs	r5, r5, #1
 800df9e:	0007      	movs	r7, r0
 800dfa0:	000e      	movs	r6, r1
 800dfa2:	432a      	orrs	r2, r5
 800dfa4:	d101      	bne.n	800dfaa <__ieee754_pow+0x22>
 800dfa6:	f000 fcb6 	bl	800e916 <__ieee754_pow+0x98e>
 800dfaa:	4a82      	ldr	r2, [pc, #520]	; (800e1b4 <__ieee754_pow+0x22c>)
 800dfac:	004c      	lsls	r4, r1, #1
 800dfae:	9108      	str	r1, [sp, #32]
 800dfb0:	9000      	str	r0, [sp, #0]
 800dfb2:	0864      	lsrs	r4, r4, #1
 800dfb4:	4294      	cmp	r4, r2
 800dfb6:	dc0d      	bgt.n	800dfd4 <__ieee754_pow+0x4c>
 800dfb8:	d104      	bne.n	800dfc4 <__ieee754_pow+0x3c>
 800dfba:	2800      	cmp	r0, #0
 800dfbc:	d110      	bne.n	800dfe0 <__ieee754_pow+0x58>
 800dfbe:	42a5      	cmp	r5, r4
 800dfc0:	dd03      	ble.n	800dfca <__ieee754_pow+0x42>
 800dfc2:	e00d      	b.n	800dfe0 <__ieee754_pow+0x58>
 800dfc4:	4a7b      	ldr	r2, [pc, #492]	; (800e1b4 <__ieee754_pow+0x22c>)
 800dfc6:	4295      	cmp	r5, r2
 800dfc8:	dc04      	bgt.n	800dfd4 <__ieee754_pow+0x4c>
 800dfca:	4a7a      	ldr	r2, [pc, #488]	; (800e1b4 <__ieee754_pow+0x22c>)
 800dfcc:	4295      	cmp	r5, r2
 800dfce:	d10d      	bne.n	800dfec <__ieee754_pow+0x64>
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d00b      	beq.n	800dfec <__ieee754_pow+0x64>
 800dfd4:	4b78      	ldr	r3, [pc, #480]	; (800e1b8 <__ieee754_pow+0x230>)
 800dfd6:	18e4      	adds	r4, r4, r3
 800dfd8:	4327      	orrs	r7, r4
 800dfda:	d101      	bne.n	800dfe0 <__ieee754_pow+0x58>
 800dfdc:	f000 fc9b 	bl	800e916 <__ieee754_pow+0x98e>
 800dfe0:	4876      	ldr	r0, [pc, #472]	; (800e1bc <__ieee754_pow+0x234>)
 800dfe2:	f001 fce5 	bl	800f9b0 <nan>
 800dfe6:	9000      	str	r0, [sp, #0]
 800dfe8:	9101      	str	r1, [sp, #4]
 800dfea:	e092      	b.n	800e112 <__ieee754_pow+0x18a>
 800dfec:	2200      	movs	r2, #0
 800dfee:	9206      	str	r2, [sp, #24]
 800dff0:	2e00      	cmp	r6, #0
 800dff2:	da69      	bge.n	800e0c8 <__ieee754_pow+0x140>
 800dff4:	4a72      	ldr	r2, [pc, #456]	; (800e1c0 <__ieee754_pow+0x238>)
 800dff6:	4295      	cmp	r5, r2
 800dff8:	dc64      	bgt.n	800e0c4 <__ieee754_pow+0x13c>
 800dffa:	4a72      	ldr	r2, [pc, #456]	; (800e1c4 <__ieee754_pow+0x23c>)
 800dffc:	4295      	cmp	r5, r2
 800dffe:	dd11      	ble.n	800e024 <__ieee754_pow+0x9c>
 800e000:	4971      	ldr	r1, [pc, #452]	; (800e1c8 <__ieee754_pow+0x240>)
 800e002:	152a      	asrs	r2, r5, #20
 800e004:	1852      	adds	r2, r2, r1
 800e006:	2a14      	cmp	r2, #20
 800e008:	dd3c      	ble.n	800e084 <__ieee754_pow+0xfc>
 800e00a:	2134      	movs	r1, #52	; 0x34
 800e00c:	1a8a      	subs	r2, r1, r2
 800e00e:	9902      	ldr	r1, [sp, #8]
 800e010:	40d1      	lsrs	r1, r2
 800e012:	0008      	movs	r0, r1
 800e014:	4090      	lsls	r0, r2
 800e016:	4298      	cmp	r0, r3
 800e018:	d104      	bne.n	800e024 <__ieee754_pow+0x9c>
 800e01a:	2201      	movs	r2, #1
 800e01c:	4011      	ands	r1, r2
 800e01e:	1892      	adds	r2, r2, r2
 800e020:	1a52      	subs	r2, r2, r1
 800e022:	9206      	str	r2, [sp, #24]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d03c      	beq.n	800e0a2 <__ieee754_pow+0x11a>
 800e028:	0038      	movs	r0, r7
 800e02a:	0031      	movs	r1, r6
 800e02c:	f7ff fbc4 	bl	800d7b8 <fabs>
 800e030:	9000      	str	r0, [sp, #0]
 800e032:	9101      	str	r1, [sp, #4]
 800e034:	2f00      	cmp	r7, #0
 800e036:	d000      	beq.n	800e03a <__ieee754_pow+0xb2>
 800e038:	e094      	b.n	800e164 <__ieee754_pow+0x1dc>
 800e03a:	2c00      	cmp	r4, #0
 800e03c:	d005      	beq.n	800e04a <__ieee754_pow+0xc2>
 800e03e:	4a63      	ldr	r2, [pc, #396]	; (800e1cc <__ieee754_pow+0x244>)
 800e040:	00b3      	lsls	r3, r6, #2
 800e042:	089b      	lsrs	r3, r3, #2
 800e044:	4293      	cmp	r3, r2
 800e046:	d000      	beq.n	800e04a <__ieee754_pow+0xc2>
 800e048:	e08c      	b.n	800e164 <__ieee754_pow+0x1dc>
 800e04a:	9b04      	ldr	r3, [sp, #16]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	da07      	bge.n	800e060 <__ieee754_pow+0xd8>
 800e050:	9a00      	ldr	r2, [sp, #0]
 800e052:	9b01      	ldr	r3, [sp, #4]
 800e054:	2000      	movs	r0, #0
 800e056:	495d      	ldr	r1, [pc, #372]	; (800e1cc <__ieee754_pow+0x244>)
 800e058:	f7f3 fc8c 	bl	8001974 <__aeabi_ddiv>
 800e05c:	9000      	str	r0, [sp, #0]
 800e05e:	9101      	str	r1, [sp, #4]
 800e060:	9b08      	ldr	r3, [sp, #32]
 800e062:	2b00      	cmp	r3, #0
 800e064:	da55      	bge.n	800e112 <__ieee754_pow+0x18a>
 800e066:	4b54      	ldr	r3, [pc, #336]	; (800e1b8 <__ieee754_pow+0x230>)
 800e068:	18e4      	adds	r4, r4, r3
 800e06a:	9b06      	ldr	r3, [sp, #24]
 800e06c:	431c      	orrs	r4, r3
 800e06e:	d000      	beq.n	800e072 <__ieee754_pow+0xea>
 800e070:	e06c      	b.n	800e14c <__ieee754_pow+0x1c4>
 800e072:	9a00      	ldr	r2, [sp, #0]
 800e074:	9b01      	ldr	r3, [sp, #4]
 800e076:	0010      	movs	r0, r2
 800e078:	0019      	movs	r1, r3
 800e07a:	f7f4 faed 	bl	8002658 <__aeabi_dsub>
 800e07e:	0002      	movs	r2, r0
 800e080:	000b      	movs	r3, r1
 800e082:	e01c      	b.n	800e0be <__ieee754_pow+0x136>
 800e084:	2b00      	cmp	r3, #0
 800e086:	d1cf      	bne.n	800e028 <__ieee754_pow+0xa0>
 800e088:	3314      	adds	r3, #20
 800e08a:	1a9a      	subs	r2, r3, r2
 800e08c:	002b      	movs	r3, r5
 800e08e:	4113      	asrs	r3, r2
 800e090:	0019      	movs	r1, r3
 800e092:	4091      	lsls	r1, r2
 800e094:	42a9      	cmp	r1, r5
 800e096:	d104      	bne.n	800e0a2 <__ieee754_pow+0x11a>
 800e098:	2201      	movs	r2, #1
 800e09a:	4013      	ands	r3, r2
 800e09c:	1892      	adds	r2, r2, r2
 800e09e:	1ad3      	subs	r3, r2, r3
 800e0a0:	9306      	str	r3, [sp, #24]
 800e0a2:	4b4a      	ldr	r3, [pc, #296]	; (800e1cc <__ieee754_pow+0x244>)
 800e0a4:	429d      	cmp	r5, r3
 800e0a6:	d138      	bne.n	800e11a <__ieee754_pow+0x192>
 800e0a8:	0038      	movs	r0, r7
 800e0aa:	0031      	movs	r1, r6
 800e0ac:	9b04      	ldr	r3, [sp, #16]
 800e0ae:	9000      	str	r0, [sp, #0]
 800e0b0:	9101      	str	r1, [sp, #4]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	da2d      	bge.n	800e112 <__ieee754_pow+0x18a>
 800e0b6:	003a      	movs	r2, r7
 800e0b8:	0033      	movs	r3, r6
 800e0ba:	2000      	movs	r0, #0
 800e0bc:	4943      	ldr	r1, [pc, #268]	; (800e1cc <__ieee754_pow+0x244>)
 800e0be:	f7f3 fc59 	bl	8001974 <__aeabi_ddiv>
 800e0c2:	e790      	b.n	800dfe6 <__ieee754_pow+0x5e>
 800e0c4:	2202      	movs	r2, #2
 800e0c6:	9206      	str	r2, [sp, #24]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d1ad      	bne.n	800e028 <__ieee754_pow+0xa0>
 800e0cc:	4b39      	ldr	r3, [pc, #228]	; (800e1b4 <__ieee754_pow+0x22c>)
 800e0ce:	429d      	cmp	r5, r3
 800e0d0:	d1e7      	bne.n	800e0a2 <__ieee754_pow+0x11a>
 800e0d2:	4b39      	ldr	r3, [pc, #228]	; (800e1b8 <__ieee754_pow+0x230>)
 800e0d4:	18e3      	adds	r3, r4, r3
 800e0d6:	431f      	orrs	r7, r3
 800e0d8:	d101      	bne.n	800e0de <__ieee754_pow+0x156>
 800e0da:	f000 fc1c 	bl	800e916 <__ieee754_pow+0x98e>
 800e0de:	4b39      	ldr	r3, [pc, #228]	; (800e1c4 <__ieee754_pow+0x23c>)
 800e0e0:	429c      	cmp	r4, r3
 800e0e2:	dd0b      	ble.n	800e0fc <__ieee754_pow+0x174>
 800e0e4:	9b02      	ldr	r3, [sp, #8]
 800e0e6:	9c03      	ldr	r4, [sp, #12]
 800e0e8:	9300      	str	r3, [sp, #0]
 800e0ea:	9401      	str	r4, [sp, #4]
 800e0ec:	9b04      	ldr	r3, [sp, #16]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	da0f      	bge.n	800e112 <__ieee754_pow+0x18a>
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	2400      	movs	r4, #0
 800e0f6:	9300      	str	r3, [sp, #0]
 800e0f8:	9401      	str	r4, [sp, #4]
 800e0fa:	e00a      	b.n	800e112 <__ieee754_pow+0x18a>
 800e0fc:	9b04      	ldr	r3, [sp, #16]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	daf7      	bge.n	800e0f2 <__ieee754_pow+0x16a>
 800e102:	2280      	movs	r2, #128	; 0x80
 800e104:	0612      	lsls	r2, r2, #24
 800e106:	4694      	mov	ip, r2
 800e108:	9b02      	ldr	r3, [sp, #8]
 800e10a:	9300      	str	r3, [sp, #0]
 800e10c:	9b03      	ldr	r3, [sp, #12]
 800e10e:	4463      	add	r3, ip
 800e110:	9301      	str	r3, [sp, #4]
 800e112:	9800      	ldr	r0, [sp, #0]
 800e114:	9901      	ldr	r1, [sp, #4]
 800e116:	b015      	add	sp, #84	; 0x54
 800e118:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e11a:	2380      	movs	r3, #128	; 0x80
 800e11c:	9a04      	ldr	r2, [sp, #16]
 800e11e:	05db      	lsls	r3, r3, #23
 800e120:	429a      	cmp	r2, r3
 800e122:	d106      	bne.n	800e132 <__ieee754_pow+0x1aa>
 800e124:	003a      	movs	r2, r7
 800e126:	0033      	movs	r3, r6
 800e128:	0038      	movs	r0, r7
 800e12a:	0031      	movs	r1, r6
 800e12c:	f7f4 f828 	bl	8002180 <__aeabi_dmul>
 800e130:	e759      	b.n	800dfe6 <__ieee754_pow+0x5e>
 800e132:	4b27      	ldr	r3, [pc, #156]	; (800e1d0 <__ieee754_pow+0x248>)
 800e134:	9a04      	ldr	r2, [sp, #16]
 800e136:	429a      	cmp	r2, r3
 800e138:	d000      	beq.n	800e13c <__ieee754_pow+0x1b4>
 800e13a:	e775      	b.n	800e028 <__ieee754_pow+0xa0>
 800e13c:	2e00      	cmp	r6, #0
 800e13e:	da00      	bge.n	800e142 <__ieee754_pow+0x1ba>
 800e140:	e772      	b.n	800e028 <__ieee754_pow+0xa0>
 800e142:	0038      	movs	r0, r7
 800e144:	0031      	movs	r1, r6
 800e146:	f000 fe0b 	bl	800ed60 <__ieee754_sqrt>
 800e14a:	e74c      	b.n	800dfe6 <__ieee754_pow+0x5e>
 800e14c:	9b06      	ldr	r3, [sp, #24]
 800e14e:	2b01      	cmp	r3, #1
 800e150:	d1df      	bne.n	800e112 <__ieee754_pow+0x18a>
 800e152:	9800      	ldr	r0, [sp, #0]
 800e154:	2180      	movs	r1, #128	; 0x80
 800e156:	0002      	movs	r2, r0
 800e158:	9801      	ldr	r0, [sp, #4]
 800e15a:	0609      	lsls	r1, r1, #24
 800e15c:	1843      	adds	r3, r0, r1
 800e15e:	9200      	str	r2, [sp, #0]
 800e160:	9301      	str	r3, [sp, #4]
 800e162:	e7d6      	b.n	800e112 <__ieee754_pow+0x18a>
 800e164:	0ff3      	lsrs	r3, r6, #31
 800e166:	3b01      	subs	r3, #1
 800e168:	9310      	str	r3, [sp, #64]	; 0x40
 800e16a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e16c:	9b06      	ldr	r3, [sp, #24]
 800e16e:	4313      	orrs	r3, r2
 800e170:	d104      	bne.n	800e17c <__ieee754_pow+0x1f4>
 800e172:	003a      	movs	r2, r7
 800e174:	0033      	movs	r3, r6
 800e176:	0038      	movs	r0, r7
 800e178:	0031      	movs	r1, r6
 800e17a:	e77e      	b.n	800e07a <__ieee754_pow+0xf2>
 800e17c:	4b15      	ldr	r3, [pc, #84]	; (800e1d4 <__ieee754_pow+0x24c>)
 800e17e:	429d      	cmp	r5, r3
 800e180:	dc00      	bgt.n	800e184 <__ieee754_pow+0x1fc>
 800e182:	e0f5      	b.n	800e370 <__ieee754_pow+0x3e8>
 800e184:	4b14      	ldr	r3, [pc, #80]	; (800e1d8 <__ieee754_pow+0x250>)
 800e186:	429d      	cmp	r5, r3
 800e188:	dd0a      	ble.n	800e1a0 <__ieee754_pow+0x218>
 800e18a:	4b0e      	ldr	r3, [pc, #56]	; (800e1c4 <__ieee754_pow+0x23c>)
 800e18c:	429c      	cmp	r4, r3
 800e18e:	dc0d      	bgt.n	800e1ac <__ieee754_pow+0x224>
 800e190:	9b04      	ldr	r3, [sp, #16]
 800e192:	2b00      	cmp	r3, #0
 800e194:	daad      	bge.n	800e0f2 <__ieee754_pow+0x16a>
 800e196:	4a11      	ldr	r2, [pc, #68]	; (800e1dc <__ieee754_pow+0x254>)
 800e198:	4b11      	ldr	r3, [pc, #68]	; (800e1e0 <__ieee754_pow+0x258>)
 800e19a:	0010      	movs	r0, r2
 800e19c:	0019      	movs	r1, r3
 800e19e:	e7c5      	b.n	800e12c <__ieee754_pow+0x1a4>
 800e1a0:	4b10      	ldr	r3, [pc, #64]	; (800e1e4 <__ieee754_pow+0x25c>)
 800e1a2:	429c      	cmp	r4, r3
 800e1a4:	ddf4      	ble.n	800e190 <__ieee754_pow+0x208>
 800e1a6:	4b09      	ldr	r3, [pc, #36]	; (800e1cc <__ieee754_pow+0x244>)
 800e1a8:	429c      	cmp	r4, r3
 800e1aa:	dd1d      	ble.n	800e1e8 <__ieee754_pow+0x260>
 800e1ac:	9b04      	ldr	r3, [sp, #16]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	dcf1      	bgt.n	800e196 <__ieee754_pow+0x20e>
 800e1b2:	e79e      	b.n	800e0f2 <__ieee754_pow+0x16a>
 800e1b4:	7ff00000 	.word	0x7ff00000
 800e1b8:	c0100000 	.word	0xc0100000
 800e1bc:	080102e8 	.word	0x080102e8
 800e1c0:	433fffff 	.word	0x433fffff
 800e1c4:	3fefffff 	.word	0x3fefffff
 800e1c8:	fffffc01 	.word	0xfffffc01
 800e1cc:	3ff00000 	.word	0x3ff00000
 800e1d0:	3fe00000 	.word	0x3fe00000
 800e1d4:	41e00000 	.word	0x41e00000
 800e1d8:	43f00000 	.word	0x43f00000
 800e1dc:	8800759c 	.word	0x8800759c
 800e1e0:	7e37e43c 	.word	0x7e37e43c
 800e1e4:	3feffffe 	.word	0x3feffffe
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	9800      	ldr	r0, [sp, #0]
 800e1ec:	9901      	ldr	r1, [sp, #4]
 800e1ee:	4b52      	ldr	r3, [pc, #328]	; (800e338 <__ieee754_pow+0x3b0>)
 800e1f0:	f7f4 fa32 	bl	8002658 <__aeabi_dsub>
 800e1f4:	22c0      	movs	r2, #192	; 0xc0
 800e1f6:	4b51      	ldr	r3, [pc, #324]	; (800e33c <__ieee754_pow+0x3b4>)
 800e1f8:	05d2      	lsls	r2, r2, #23
 800e1fa:	0004      	movs	r4, r0
 800e1fc:	000d      	movs	r5, r1
 800e1fe:	f7f3 ffbf 	bl	8002180 <__aeabi_dmul>
 800e202:	4a4f      	ldr	r2, [pc, #316]	; (800e340 <__ieee754_pow+0x3b8>)
 800e204:	9000      	str	r0, [sp, #0]
 800e206:	9101      	str	r1, [sp, #4]
 800e208:	4b4e      	ldr	r3, [pc, #312]	; (800e344 <__ieee754_pow+0x3bc>)
 800e20a:	0020      	movs	r0, r4
 800e20c:	0029      	movs	r1, r5
 800e20e:	f7f3 ffb7 	bl	8002180 <__aeabi_dmul>
 800e212:	2200      	movs	r2, #0
 800e214:	9004      	str	r0, [sp, #16]
 800e216:	9105      	str	r1, [sp, #20]
 800e218:	4b4b      	ldr	r3, [pc, #300]	; (800e348 <__ieee754_pow+0x3c0>)
 800e21a:	0020      	movs	r0, r4
 800e21c:	0029      	movs	r1, r5
 800e21e:	f7f3 ffaf 	bl	8002180 <__aeabi_dmul>
 800e222:	0002      	movs	r2, r0
 800e224:	000b      	movs	r3, r1
 800e226:	4849      	ldr	r0, [pc, #292]	; (800e34c <__ieee754_pow+0x3c4>)
 800e228:	4949      	ldr	r1, [pc, #292]	; (800e350 <__ieee754_pow+0x3c8>)
 800e22a:	f7f4 fa15 	bl	8002658 <__aeabi_dsub>
 800e22e:	0022      	movs	r2, r4
 800e230:	002b      	movs	r3, r5
 800e232:	f7f3 ffa5 	bl	8002180 <__aeabi_dmul>
 800e236:	0002      	movs	r2, r0
 800e238:	000b      	movs	r3, r1
 800e23a:	2000      	movs	r0, #0
 800e23c:	4945      	ldr	r1, [pc, #276]	; (800e354 <__ieee754_pow+0x3cc>)
 800e23e:	f7f4 fa0b 	bl	8002658 <__aeabi_dsub>
 800e242:	0022      	movs	r2, r4
 800e244:	0006      	movs	r6, r0
 800e246:	000f      	movs	r7, r1
 800e248:	002b      	movs	r3, r5
 800e24a:	0020      	movs	r0, r4
 800e24c:	0029      	movs	r1, r5
 800e24e:	f7f3 ff97 	bl	8002180 <__aeabi_dmul>
 800e252:	0002      	movs	r2, r0
 800e254:	000b      	movs	r3, r1
 800e256:	0030      	movs	r0, r6
 800e258:	0039      	movs	r1, r7
 800e25a:	f7f3 ff91 	bl	8002180 <__aeabi_dmul>
 800e25e:	4a3e      	ldr	r2, [pc, #248]	; (800e358 <__ieee754_pow+0x3d0>)
 800e260:	4b36      	ldr	r3, [pc, #216]	; (800e33c <__ieee754_pow+0x3b4>)
 800e262:	f7f3 ff8d 	bl	8002180 <__aeabi_dmul>
 800e266:	0002      	movs	r2, r0
 800e268:	000b      	movs	r3, r1
 800e26a:	9804      	ldr	r0, [sp, #16]
 800e26c:	9905      	ldr	r1, [sp, #20]
 800e26e:	f7f4 f9f3 	bl	8002658 <__aeabi_dsub>
 800e272:	0002      	movs	r2, r0
 800e274:	000b      	movs	r3, r1
 800e276:	0004      	movs	r4, r0
 800e278:	000d      	movs	r5, r1
 800e27a:	9800      	ldr	r0, [sp, #0]
 800e27c:	9901      	ldr	r1, [sp, #4]
 800e27e:	f7f3 f80f 	bl	80012a0 <__aeabi_dadd>
 800e282:	9a00      	ldr	r2, [sp, #0]
 800e284:	9b01      	ldr	r3, [sp, #4]
 800e286:	2000      	movs	r0, #0
 800e288:	000f      	movs	r7, r1
 800e28a:	0006      	movs	r6, r0
 800e28c:	f7f4 f9e4 	bl	8002658 <__aeabi_dsub>
 800e290:	0002      	movs	r2, r0
 800e292:	000b      	movs	r3, r1
 800e294:	0020      	movs	r0, r4
 800e296:	0029      	movs	r1, r5
 800e298:	f7f4 f9de 	bl	8002658 <__aeabi_dsub>
 800e29c:	9b06      	ldr	r3, [sp, #24]
 800e29e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e2a0:	3b01      	subs	r3, #1
 800e2a2:	9004      	str	r0, [sp, #16]
 800e2a4:	9105      	str	r1, [sp, #20]
 800e2a6:	4313      	orrs	r3, r2
 800e2a8:	d000      	beq.n	800e2ac <__ieee754_pow+0x324>
 800e2aa:	e1e0      	b.n	800e66e <__ieee754_pow+0x6e6>
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	4c2b      	ldr	r4, [pc, #172]	; (800e35c <__ieee754_pow+0x3d4>)
 800e2b0:	9300      	str	r3, [sp, #0]
 800e2b2:	9401      	str	r4, [sp, #4]
 800e2b4:	9c02      	ldr	r4, [sp, #8]
 800e2b6:	9d03      	ldr	r5, [sp, #12]
 800e2b8:	9802      	ldr	r0, [sp, #8]
 800e2ba:	9903      	ldr	r1, [sp, #12]
 800e2bc:	2400      	movs	r4, #0
 800e2be:	002b      	movs	r3, r5
 800e2c0:	0022      	movs	r2, r4
 800e2c2:	f7f4 f9c9 	bl	8002658 <__aeabi_dsub>
 800e2c6:	0032      	movs	r2, r6
 800e2c8:	003b      	movs	r3, r7
 800e2ca:	f7f3 ff59 	bl	8002180 <__aeabi_dmul>
 800e2ce:	9a02      	ldr	r2, [sp, #8]
 800e2d0:	9b03      	ldr	r3, [sp, #12]
 800e2d2:	9006      	str	r0, [sp, #24]
 800e2d4:	9107      	str	r1, [sp, #28]
 800e2d6:	9804      	ldr	r0, [sp, #16]
 800e2d8:	9905      	ldr	r1, [sp, #20]
 800e2da:	f7f3 ff51 	bl	8002180 <__aeabi_dmul>
 800e2de:	0002      	movs	r2, r0
 800e2e0:	000b      	movs	r3, r1
 800e2e2:	9806      	ldr	r0, [sp, #24]
 800e2e4:	9907      	ldr	r1, [sp, #28]
 800e2e6:	f7f2 ffdb 	bl	80012a0 <__aeabi_dadd>
 800e2ea:	0022      	movs	r2, r4
 800e2ec:	002b      	movs	r3, r5
 800e2ee:	9004      	str	r0, [sp, #16]
 800e2f0:	9105      	str	r1, [sp, #20]
 800e2f2:	0030      	movs	r0, r6
 800e2f4:	0039      	movs	r1, r7
 800e2f6:	f7f3 ff43 	bl	8002180 <__aeabi_dmul>
 800e2fa:	0006      	movs	r6, r0
 800e2fc:	000f      	movs	r7, r1
 800e2fe:	000b      	movs	r3, r1
 800e300:	0002      	movs	r2, r0
 800e302:	9804      	ldr	r0, [sp, #16]
 800e304:	9905      	ldr	r1, [sp, #20]
 800e306:	9606      	str	r6, [sp, #24]
 800e308:	9707      	str	r7, [sp, #28]
 800e30a:	f7f2 ffc9 	bl	80012a0 <__aeabi_dadd>
 800e30e:	4b14      	ldr	r3, [pc, #80]	; (800e360 <__ieee754_pow+0x3d8>)
 800e310:	0005      	movs	r5, r0
 800e312:	000c      	movs	r4, r1
 800e314:	9108      	str	r1, [sp, #32]
 800e316:	4299      	cmp	r1, r3
 800e318:	dc00      	bgt.n	800e31c <__ieee754_pow+0x394>
 800e31a:	e2da      	b.n	800e8d2 <__ieee754_pow+0x94a>
 800e31c:	4b11      	ldr	r3, [pc, #68]	; (800e364 <__ieee754_pow+0x3dc>)
 800e31e:	18cb      	adds	r3, r1, r3
 800e320:	4303      	orrs	r3, r0
 800e322:	d100      	bne.n	800e326 <__ieee754_pow+0x39e>
 800e324:	e1dc      	b.n	800e6e0 <__ieee754_pow+0x758>
 800e326:	9800      	ldr	r0, [sp, #0]
 800e328:	9901      	ldr	r1, [sp, #4]
 800e32a:	4a0f      	ldr	r2, [pc, #60]	; (800e368 <__ieee754_pow+0x3e0>)
 800e32c:	4b0f      	ldr	r3, [pc, #60]	; (800e36c <__ieee754_pow+0x3e4>)
 800e32e:	f7f3 ff27 	bl	8002180 <__aeabi_dmul>
 800e332:	4a0d      	ldr	r2, [pc, #52]	; (800e368 <__ieee754_pow+0x3e0>)
 800e334:	4b0d      	ldr	r3, [pc, #52]	; (800e36c <__ieee754_pow+0x3e4>)
 800e336:	e6f9      	b.n	800e12c <__ieee754_pow+0x1a4>
 800e338:	3ff00000 	.word	0x3ff00000
 800e33c:	3ff71547 	.word	0x3ff71547
 800e340:	f85ddf44 	.word	0xf85ddf44
 800e344:	3e54ae0b 	.word	0x3e54ae0b
 800e348:	3fd00000 	.word	0x3fd00000
 800e34c:	55555555 	.word	0x55555555
 800e350:	3fd55555 	.word	0x3fd55555
 800e354:	3fe00000 	.word	0x3fe00000
 800e358:	652b82fe 	.word	0x652b82fe
 800e35c:	bff00000 	.word	0xbff00000
 800e360:	408fffff 	.word	0x408fffff
 800e364:	bf700000 	.word	0xbf700000
 800e368:	8800759c 	.word	0x8800759c
 800e36c:	7e37e43c 	.word	0x7e37e43c
 800e370:	4bc0      	ldr	r3, [pc, #768]	; (800e674 <__ieee754_pow+0x6ec>)
 800e372:	2200      	movs	r2, #0
 800e374:	4233      	tst	r3, r6
 800e376:	d10a      	bne.n	800e38e <__ieee754_pow+0x406>
 800e378:	9800      	ldr	r0, [sp, #0]
 800e37a:	9901      	ldr	r1, [sp, #4]
 800e37c:	2200      	movs	r2, #0
 800e37e:	4bbe      	ldr	r3, [pc, #760]	; (800e678 <__ieee754_pow+0x6f0>)
 800e380:	f7f3 fefe 	bl	8002180 <__aeabi_dmul>
 800e384:	2235      	movs	r2, #53	; 0x35
 800e386:	9000      	str	r0, [sp, #0]
 800e388:	9101      	str	r1, [sp, #4]
 800e38a:	9c01      	ldr	r4, [sp, #4]
 800e38c:	4252      	negs	r2, r2
 800e38e:	49bb      	ldr	r1, [pc, #748]	; (800e67c <__ieee754_pow+0x6f4>)
 800e390:	1523      	asrs	r3, r4, #20
 800e392:	185b      	adds	r3, r3, r1
 800e394:	189b      	adds	r3, r3, r2
 800e396:	0324      	lsls	r4, r4, #12
 800e398:	4db9      	ldr	r5, [pc, #740]	; (800e680 <__ieee754_pow+0x6f8>)
 800e39a:	930d      	str	r3, [sp, #52]	; 0x34
 800e39c:	4bb9      	ldr	r3, [pc, #740]	; (800e684 <__ieee754_pow+0x6fc>)
 800e39e:	0b22      	lsrs	r2, r4, #12
 800e3a0:	4315      	orrs	r5, r2
 800e3a2:	2400      	movs	r4, #0
 800e3a4:	429a      	cmp	r2, r3
 800e3a6:	dd09      	ble.n	800e3bc <__ieee754_pow+0x434>
 800e3a8:	4bb7      	ldr	r3, [pc, #732]	; (800e688 <__ieee754_pow+0x700>)
 800e3aa:	3401      	adds	r4, #1
 800e3ac:	429a      	cmp	r2, r3
 800e3ae:	dd05      	ble.n	800e3bc <__ieee754_pow+0x434>
 800e3b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e3b2:	191b      	adds	r3, r3, r4
 800e3b4:	2400      	movs	r4, #0
 800e3b6:	930d      	str	r3, [sp, #52]	; 0x34
 800e3b8:	4bb4      	ldr	r3, [pc, #720]	; (800e68c <__ieee754_pow+0x704>)
 800e3ba:	18ed      	adds	r5, r5, r3
 800e3bc:	9800      	ldr	r0, [sp, #0]
 800e3be:	9901      	ldr	r1, [sp, #4]
 800e3c0:	0029      	movs	r1, r5
 800e3c2:	00e3      	lsls	r3, r4, #3
 800e3c4:	9311      	str	r3, [sp, #68]	; 0x44
 800e3c6:	4bb2      	ldr	r3, [pc, #712]	; (800e690 <__ieee754_pow+0x708>)
 800e3c8:	00e2      	lsls	r2, r4, #3
 800e3ca:	189b      	adds	r3, r3, r2
 800e3cc:	681a      	ldr	r2, [r3, #0]
 800e3ce:	685b      	ldr	r3, [r3, #4]
 800e3d0:	900e      	str	r0, [sp, #56]	; 0x38
 800e3d2:	910f      	str	r1, [sp, #60]	; 0x3c
 800e3d4:	920a      	str	r2, [sp, #40]	; 0x28
 800e3d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800e3d8:	f7f4 f93e 	bl	8002658 <__aeabi_dsub>
 800e3dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e3de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e3e0:	0006      	movs	r6, r0
 800e3e2:	000f      	movs	r7, r1
 800e3e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e3e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e3e8:	f7f2 ff5a 	bl	80012a0 <__aeabi_dadd>
 800e3ec:	0002      	movs	r2, r0
 800e3ee:	000b      	movs	r3, r1
 800e3f0:	2000      	movs	r0, #0
 800e3f2:	49a3      	ldr	r1, [pc, #652]	; (800e680 <__ieee754_pow+0x6f8>)
 800e3f4:	f7f3 fabe 	bl	8001974 <__aeabi_ddiv>
 800e3f8:	0002      	movs	r2, r0
 800e3fa:	000b      	movs	r3, r1
 800e3fc:	9012      	str	r0, [sp, #72]	; 0x48
 800e3fe:	9113      	str	r1, [sp, #76]	; 0x4c
 800e400:	0030      	movs	r0, r6
 800e402:	0039      	movs	r1, r7
 800e404:	f7f3 febc 	bl	8002180 <__aeabi_dmul>
 800e408:	9008      	str	r0, [sp, #32]
 800e40a:	9109      	str	r1, [sp, #36]	; 0x24
 800e40c:	9a08      	ldr	r2, [sp, #32]
 800e40e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e410:	2180      	movs	r1, #128	; 0x80
 800e412:	9204      	str	r2, [sp, #16]
 800e414:	9305      	str	r3, [sp, #20]
 800e416:	2300      	movs	r3, #0
 800e418:	0589      	lsls	r1, r1, #22
 800e41a:	106d      	asrs	r5, r5, #1
 800e41c:	430d      	orrs	r5, r1
 800e41e:	2180      	movs	r1, #128	; 0x80
 800e420:	9304      	str	r3, [sp, #16]
 800e422:	9a04      	ldr	r2, [sp, #16]
 800e424:	9b05      	ldr	r3, [sp, #20]
 800e426:	9200      	str	r2, [sp, #0]
 800e428:	9301      	str	r3, [sp, #4]
 800e42a:	2200      	movs	r2, #0
 800e42c:	0309      	lsls	r1, r1, #12
 800e42e:	186d      	adds	r5, r5, r1
 800e430:	04a1      	lsls	r1, r4, #18
 800e432:	186b      	adds	r3, r5, r1
 800e434:	9800      	ldr	r0, [sp, #0]
 800e436:	9901      	ldr	r1, [sp, #4]
 800e438:	0014      	movs	r4, r2
 800e43a:	001d      	movs	r5, r3
 800e43c:	f7f3 fea0 	bl	8002180 <__aeabi_dmul>
 800e440:	0002      	movs	r2, r0
 800e442:	000b      	movs	r3, r1
 800e444:	0030      	movs	r0, r6
 800e446:	0039      	movs	r1, r7
 800e448:	f7f4 f906 	bl	8002658 <__aeabi_dsub>
 800e44c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e44e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e450:	0006      	movs	r6, r0
 800e452:	000f      	movs	r7, r1
 800e454:	0020      	movs	r0, r4
 800e456:	0029      	movs	r1, r5
 800e458:	f7f4 f8fe 	bl	8002658 <__aeabi_dsub>
 800e45c:	0002      	movs	r2, r0
 800e45e:	000b      	movs	r3, r1
 800e460:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e462:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e464:	f7f4 f8f8 	bl	8002658 <__aeabi_dsub>
 800e468:	9a00      	ldr	r2, [sp, #0]
 800e46a:	9b01      	ldr	r3, [sp, #4]
 800e46c:	f7f3 fe88 	bl	8002180 <__aeabi_dmul>
 800e470:	0002      	movs	r2, r0
 800e472:	000b      	movs	r3, r1
 800e474:	0030      	movs	r0, r6
 800e476:	0039      	movs	r1, r7
 800e478:	f7f4 f8ee 	bl	8002658 <__aeabi_dsub>
 800e47c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e47e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e480:	f7f3 fe7e 	bl	8002180 <__aeabi_dmul>
 800e484:	9a08      	ldr	r2, [sp, #32]
 800e486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e488:	900a      	str	r0, [sp, #40]	; 0x28
 800e48a:	910b      	str	r1, [sp, #44]	; 0x2c
 800e48c:	0010      	movs	r0, r2
 800e48e:	0019      	movs	r1, r3
 800e490:	f7f3 fe76 	bl	8002180 <__aeabi_dmul>
 800e494:	0006      	movs	r6, r0
 800e496:	000f      	movs	r7, r1
 800e498:	4a7e      	ldr	r2, [pc, #504]	; (800e694 <__ieee754_pow+0x70c>)
 800e49a:	4b7f      	ldr	r3, [pc, #508]	; (800e698 <__ieee754_pow+0x710>)
 800e49c:	f7f3 fe70 	bl	8002180 <__aeabi_dmul>
 800e4a0:	4a7e      	ldr	r2, [pc, #504]	; (800e69c <__ieee754_pow+0x714>)
 800e4a2:	4b7f      	ldr	r3, [pc, #508]	; (800e6a0 <__ieee754_pow+0x718>)
 800e4a4:	f7f2 fefc 	bl	80012a0 <__aeabi_dadd>
 800e4a8:	0032      	movs	r2, r6
 800e4aa:	003b      	movs	r3, r7
 800e4ac:	f7f3 fe68 	bl	8002180 <__aeabi_dmul>
 800e4b0:	4a7c      	ldr	r2, [pc, #496]	; (800e6a4 <__ieee754_pow+0x71c>)
 800e4b2:	4b7d      	ldr	r3, [pc, #500]	; (800e6a8 <__ieee754_pow+0x720>)
 800e4b4:	f7f2 fef4 	bl	80012a0 <__aeabi_dadd>
 800e4b8:	0032      	movs	r2, r6
 800e4ba:	003b      	movs	r3, r7
 800e4bc:	f7f3 fe60 	bl	8002180 <__aeabi_dmul>
 800e4c0:	4a7a      	ldr	r2, [pc, #488]	; (800e6ac <__ieee754_pow+0x724>)
 800e4c2:	4b7b      	ldr	r3, [pc, #492]	; (800e6b0 <__ieee754_pow+0x728>)
 800e4c4:	f7f2 feec 	bl	80012a0 <__aeabi_dadd>
 800e4c8:	0032      	movs	r2, r6
 800e4ca:	003b      	movs	r3, r7
 800e4cc:	f7f3 fe58 	bl	8002180 <__aeabi_dmul>
 800e4d0:	4a78      	ldr	r2, [pc, #480]	; (800e6b4 <__ieee754_pow+0x72c>)
 800e4d2:	4b79      	ldr	r3, [pc, #484]	; (800e6b8 <__ieee754_pow+0x730>)
 800e4d4:	f7f2 fee4 	bl	80012a0 <__aeabi_dadd>
 800e4d8:	0032      	movs	r2, r6
 800e4da:	003b      	movs	r3, r7
 800e4dc:	f7f3 fe50 	bl	8002180 <__aeabi_dmul>
 800e4e0:	4a76      	ldr	r2, [pc, #472]	; (800e6bc <__ieee754_pow+0x734>)
 800e4e2:	4b77      	ldr	r3, [pc, #476]	; (800e6c0 <__ieee754_pow+0x738>)
 800e4e4:	f7f2 fedc 	bl	80012a0 <__aeabi_dadd>
 800e4e8:	0032      	movs	r2, r6
 800e4ea:	0004      	movs	r4, r0
 800e4ec:	000d      	movs	r5, r1
 800e4ee:	003b      	movs	r3, r7
 800e4f0:	0030      	movs	r0, r6
 800e4f2:	0039      	movs	r1, r7
 800e4f4:	f7f3 fe44 	bl	8002180 <__aeabi_dmul>
 800e4f8:	0002      	movs	r2, r0
 800e4fa:	000b      	movs	r3, r1
 800e4fc:	0020      	movs	r0, r4
 800e4fe:	0029      	movs	r1, r5
 800e500:	f7f3 fe3e 	bl	8002180 <__aeabi_dmul>
 800e504:	9a00      	ldr	r2, [sp, #0]
 800e506:	9b01      	ldr	r3, [sp, #4]
 800e508:	0004      	movs	r4, r0
 800e50a:	000d      	movs	r5, r1
 800e50c:	9808      	ldr	r0, [sp, #32]
 800e50e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e510:	f7f2 fec6 	bl	80012a0 <__aeabi_dadd>
 800e514:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e516:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e518:	f7f3 fe32 	bl	8002180 <__aeabi_dmul>
 800e51c:	0022      	movs	r2, r4
 800e51e:	002b      	movs	r3, r5
 800e520:	f7f2 febe 	bl	80012a0 <__aeabi_dadd>
 800e524:	9a00      	ldr	r2, [sp, #0]
 800e526:	9b01      	ldr	r3, [sp, #4]
 800e528:	900e      	str	r0, [sp, #56]	; 0x38
 800e52a:	910f      	str	r1, [sp, #60]	; 0x3c
 800e52c:	0010      	movs	r0, r2
 800e52e:	0019      	movs	r1, r3
 800e530:	f7f3 fe26 	bl	8002180 <__aeabi_dmul>
 800e534:	2200      	movs	r2, #0
 800e536:	4b63      	ldr	r3, [pc, #396]	; (800e6c4 <__ieee754_pow+0x73c>)
 800e538:	0004      	movs	r4, r0
 800e53a:	000d      	movs	r5, r1
 800e53c:	f7f2 feb0 	bl	80012a0 <__aeabi_dadd>
 800e540:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e542:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e544:	f7f2 feac 	bl	80012a0 <__aeabi_dadd>
 800e548:	9e04      	ldr	r6, [sp, #16]
 800e54a:	000f      	movs	r7, r1
 800e54c:	0032      	movs	r2, r6
 800e54e:	000b      	movs	r3, r1
 800e550:	9800      	ldr	r0, [sp, #0]
 800e552:	9901      	ldr	r1, [sp, #4]
 800e554:	f7f3 fe14 	bl	8002180 <__aeabi_dmul>
 800e558:	2200      	movs	r2, #0
 800e55a:	9000      	str	r0, [sp, #0]
 800e55c:	9101      	str	r1, [sp, #4]
 800e55e:	4b59      	ldr	r3, [pc, #356]	; (800e6c4 <__ieee754_pow+0x73c>)
 800e560:	0030      	movs	r0, r6
 800e562:	0039      	movs	r1, r7
 800e564:	f7f4 f878 	bl	8002658 <__aeabi_dsub>
 800e568:	0022      	movs	r2, r4
 800e56a:	002b      	movs	r3, r5
 800e56c:	f7f4 f874 	bl	8002658 <__aeabi_dsub>
 800e570:	0002      	movs	r2, r0
 800e572:	000b      	movs	r3, r1
 800e574:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e576:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e578:	f7f4 f86e 	bl	8002658 <__aeabi_dsub>
 800e57c:	9a08      	ldr	r2, [sp, #32]
 800e57e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e580:	f7f3 fdfe 	bl	8002180 <__aeabi_dmul>
 800e584:	0032      	movs	r2, r6
 800e586:	0004      	movs	r4, r0
 800e588:	000d      	movs	r5, r1
 800e58a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e58c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e58e:	003b      	movs	r3, r7
 800e590:	f7f3 fdf6 	bl	8002180 <__aeabi_dmul>
 800e594:	0002      	movs	r2, r0
 800e596:	000b      	movs	r3, r1
 800e598:	0020      	movs	r0, r4
 800e59a:	0029      	movs	r1, r5
 800e59c:	f7f2 fe80 	bl	80012a0 <__aeabi_dadd>
 800e5a0:	0004      	movs	r4, r0
 800e5a2:	000d      	movs	r5, r1
 800e5a4:	0002      	movs	r2, r0
 800e5a6:	000b      	movs	r3, r1
 800e5a8:	9800      	ldr	r0, [sp, #0]
 800e5aa:	9901      	ldr	r1, [sp, #4]
 800e5ac:	f7f2 fe78 	bl	80012a0 <__aeabi_dadd>
 800e5b0:	22e0      	movs	r2, #224	; 0xe0
 800e5b2:	9e04      	ldr	r6, [sp, #16]
 800e5b4:	4b44      	ldr	r3, [pc, #272]	; (800e6c8 <__ieee754_pow+0x740>)
 800e5b6:	0030      	movs	r0, r6
 800e5b8:	0612      	lsls	r2, r2, #24
 800e5ba:	000f      	movs	r7, r1
 800e5bc:	f7f3 fde0 	bl	8002180 <__aeabi_dmul>
 800e5c0:	9008      	str	r0, [sp, #32]
 800e5c2:	9109      	str	r1, [sp, #36]	; 0x24
 800e5c4:	9a00      	ldr	r2, [sp, #0]
 800e5c6:	9b01      	ldr	r3, [sp, #4]
 800e5c8:	0030      	movs	r0, r6
 800e5ca:	0039      	movs	r1, r7
 800e5cc:	f7f4 f844 	bl	8002658 <__aeabi_dsub>
 800e5d0:	0002      	movs	r2, r0
 800e5d2:	000b      	movs	r3, r1
 800e5d4:	0020      	movs	r0, r4
 800e5d6:	0029      	movs	r1, r5
 800e5d8:	f7f4 f83e 	bl	8002658 <__aeabi_dsub>
 800e5dc:	4a3b      	ldr	r2, [pc, #236]	; (800e6cc <__ieee754_pow+0x744>)
 800e5de:	4b3a      	ldr	r3, [pc, #232]	; (800e6c8 <__ieee754_pow+0x740>)
 800e5e0:	f7f3 fdce 	bl	8002180 <__aeabi_dmul>
 800e5e4:	4a3a      	ldr	r2, [pc, #232]	; (800e6d0 <__ieee754_pow+0x748>)
 800e5e6:	0004      	movs	r4, r0
 800e5e8:	000d      	movs	r5, r1
 800e5ea:	0030      	movs	r0, r6
 800e5ec:	0039      	movs	r1, r7
 800e5ee:	4b39      	ldr	r3, [pc, #228]	; (800e6d4 <__ieee754_pow+0x74c>)
 800e5f0:	f7f3 fdc6 	bl	8002180 <__aeabi_dmul>
 800e5f4:	0002      	movs	r2, r0
 800e5f6:	000b      	movs	r3, r1
 800e5f8:	0020      	movs	r0, r4
 800e5fa:	0029      	movs	r1, r5
 800e5fc:	f7f2 fe50 	bl	80012a0 <__aeabi_dadd>
 800e600:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e602:	4b35      	ldr	r3, [pc, #212]	; (800e6d8 <__ieee754_pow+0x750>)
 800e604:	189b      	adds	r3, r3, r2
 800e606:	681a      	ldr	r2, [r3, #0]
 800e608:	685b      	ldr	r3, [r3, #4]
 800e60a:	f7f2 fe49 	bl	80012a0 <__aeabi_dadd>
 800e60e:	900a      	str	r0, [sp, #40]	; 0x28
 800e610:	910b      	str	r1, [sp, #44]	; 0x2c
 800e612:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e614:	f7f4 fc06 	bl	8002e24 <__aeabi_i2d>
 800e618:	0004      	movs	r4, r0
 800e61a:	000d      	movs	r5, r1
 800e61c:	9808      	ldr	r0, [sp, #32]
 800e61e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e620:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e622:	4b2e      	ldr	r3, [pc, #184]	; (800e6dc <__ieee754_pow+0x754>)
 800e624:	189b      	adds	r3, r3, r2
 800e626:	681a      	ldr	r2, [r3, #0]
 800e628:	685b      	ldr	r3, [r3, #4]
 800e62a:	9200      	str	r2, [sp, #0]
 800e62c:	9301      	str	r3, [sp, #4]
 800e62e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e630:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e632:	f7f2 fe35 	bl	80012a0 <__aeabi_dadd>
 800e636:	9a00      	ldr	r2, [sp, #0]
 800e638:	9b01      	ldr	r3, [sp, #4]
 800e63a:	f7f2 fe31 	bl	80012a0 <__aeabi_dadd>
 800e63e:	0022      	movs	r2, r4
 800e640:	002b      	movs	r3, r5
 800e642:	f7f2 fe2d 	bl	80012a0 <__aeabi_dadd>
 800e646:	9804      	ldr	r0, [sp, #16]
 800e648:	0022      	movs	r2, r4
 800e64a:	002b      	movs	r3, r5
 800e64c:	0006      	movs	r6, r0
 800e64e:	000f      	movs	r7, r1
 800e650:	f7f4 f802 	bl	8002658 <__aeabi_dsub>
 800e654:	9a00      	ldr	r2, [sp, #0]
 800e656:	9b01      	ldr	r3, [sp, #4]
 800e658:	f7f3 fffe 	bl	8002658 <__aeabi_dsub>
 800e65c:	9a08      	ldr	r2, [sp, #32]
 800e65e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e660:	f7f3 fffa 	bl	8002658 <__aeabi_dsub>
 800e664:	0002      	movs	r2, r0
 800e666:	000b      	movs	r3, r1
 800e668:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e66a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e66c:	e614      	b.n	800e298 <__ieee754_pow+0x310>
 800e66e:	2300      	movs	r3, #0
 800e670:	4c03      	ldr	r4, [pc, #12]	; (800e680 <__ieee754_pow+0x6f8>)
 800e672:	e61d      	b.n	800e2b0 <__ieee754_pow+0x328>
 800e674:	7ff00000 	.word	0x7ff00000
 800e678:	43400000 	.word	0x43400000
 800e67c:	fffffc01 	.word	0xfffffc01
 800e680:	3ff00000 	.word	0x3ff00000
 800e684:	0003988e 	.word	0x0003988e
 800e688:	000bb679 	.word	0x000bb679
 800e68c:	fff00000 	.word	0xfff00000
 800e690:	080104c8 	.word	0x080104c8
 800e694:	4a454eef 	.word	0x4a454eef
 800e698:	3fca7e28 	.word	0x3fca7e28
 800e69c:	93c9db65 	.word	0x93c9db65
 800e6a0:	3fcd864a 	.word	0x3fcd864a
 800e6a4:	a91d4101 	.word	0xa91d4101
 800e6a8:	3fd17460 	.word	0x3fd17460
 800e6ac:	518f264d 	.word	0x518f264d
 800e6b0:	3fd55555 	.word	0x3fd55555
 800e6b4:	db6fabff 	.word	0xdb6fabff
 800e6b8:	3fdb6db6 	.word	0x3fdb6db6
 800e6bc:	33333303 	.word	0x33333303
 800e6c0:	3fe33333 	.word	0x3fe33333
 800e6c4:	40080000 	.word	0x40080000
 800e6c8:	3feec709 	.word	0x3feec709
 800e6cc:	dc3a03fd 	.word	0xdc3a03fd
 800e6d0:	145b01f5 	.word	0x145b01f5
 800e6d4:	be3e2fe0 	.word	0xbe3e2fe0
 800e6d8:	080104e8 	.word	0x080104e8
 800e6dc:	080104d8 	.word	0x080104d8
 800e6e0:	4a8f      	ldr	r2, [pc, #572]	; (800e920 <__ieee754_pow+0x998>)
 800e6e2:	4b90      	ldr	r3, [pc, #576]	; (800e924 <__ieee754_pow+0x99c>)
 800e6e4:	9804      	ldr	r0, [sp, #16]
 800e6e6:	9905      	ldr	r1, [sp, #20]
 800e6e8:	f7f2 fdda 	bl	80012a0 <__aeabi_dadd>
 800e6ec:	0032      	movs	r2, r6
 800e6ee:	9002      	str	r0, [sp, #8]
 800e6f0:	9103      	str	r1, [sp, #12]
 800e6f2:	003b      	movs	r3, r7
 800e6f4:	0028      	movs	r0, r5
 800e6f6:	0021      	movs	r1, r4
 800e6f8:	f7f3 ffae 	bl	8002658 <__aeabi_dsub>
 800e6fc:	0002      	movs	r2, r0
 800e6fe:	000b      	movs	r3, r1
 800e700:	9802      	ldr	r0, [sp, #8]
 800e702:	9903      	ldr	r1, [sp, #12]
 800e704:	f7f1 feb8 	bl	8000478 <__aeabi_dcmpgt>
 800e708:	2800      	cmp	r0, #0
 800e70a:	d000      	beq.n	800e70e <__ieee754_pow+0x786>
 800e70c:	e60b      	b.n	800e326 <__ieee754_pow+0x39e>
 800e70e:	2100      	movs	r1, #0
 800e710:	4a85      	ldr	r2, [pc, #532]	; (800e928 <__ieee754_pow+0x9a0>)
 800e712:	0063      	lsls	r3, r4, #1
 800e714:	085b      	lsrs	r3, r3, #1
 800e716:	9102      	str	r1, [sp, #8]
 800e718:	4293      	cmp	r3, r2
 800e71a:	dd25      	ble.n	800e768 <__ieee754_pow+0x7e0>
 800e71c:	4a83      	ldr	r2, [pc, #524]	; (800e92c <__ieee754_pow+0x9a4>)
 800e71e:	151b      	asrs	r3, r3, #20
 800e720:	189b      	adds	r3, r3, r2
 800e722:	2280      	movs	r2, #128	; 0x80
 800e724:	0352      	lsls	r2, r2, #13
 800e726:	4694      	mov	ip, r2
 800e728:	411a      	asrs	r2, r3
 800e72a:	1914      	adds	r4, r2, r4
 800e72c:	4b80      	ldr	r3, [pc, #512]	; (800e930 <__ieee754_pow+0x9a8>)
 800e72e:	0060      	lsls	r0, r4, #1
 800e730:	4d80      	ldr	r5, [pc, #512]	; (800e934 <__ieee754_pow+0x9ac>)
 800e732:	0d40      	lsrs	r0, r0, #21
 800e734:	18c0      	adds	r0, r0, r3
 800e736:	4105      	asrs	r5, r0
 800e738:	0021      	movs	r1, r4
 800e73a:	43a9      	bics	r1, r5
 800e73c:	000b      	movs	r3, r1
 800e73e:	4661      	mov	r1, ip
 800e740:	0324      	lsls	r4, r4, #12
 800e742:	0b24      	lsrs	r4, r4, #12
 800e744:	4321      	orrs	r1, r4
 800e746:	2414      	movs	r4, #20
 800e748:	1a20      	subs	r0, r4, r0
 800e74a:	4101      	asrs	r1, r0
 800e74c:	9102      	str	r1, [sp, #8]
 800e74e:	9908      	ldr	r1, [sp, #32]
 800e750:	2200      	movs	r2, #0
 800e752:	2900      	cmp	r1, #0
 800e754:	da02      	bge.n	800e75c <__ieee754_pow+0x7d4>
 800e756:	9902      	ldr	r1, [sp, #8]
 800e758:	4249      	negs	r1, r1
 800e75a:	9102      	str	r1, [sp, #8]
 800e75c:	0030      	movs	r0, r6
 800e75e:	0039      	movs	r1, r7
 800e760:	f7f3 ff7a 	bl	8002658 <__aeabi_dsub>
 800e764:	9006      	str	r0, [sp, #24]
 800e766:	9107      	str	r1, [sp, #28]
 800e768:	9a04      	ldr	r2, [sp, #16]
 800e76a:	9b05      	ldr	r3, [sp, #20]
 800e76c:	9806      	ldr	r0, [sp, #24]
 800e76e:	9907      	ldr	r1, [sp, #28]
 800e770:	2600      	movs	r6, #0
 800e772:	f7f2 fd95 	bl	80012a0 <__aeabi_dadd>
 800e776:	2200      	movs	r2, #0
 800e778:	0030      	movs	r0, r6
 800e77a:	4b6f      	ldr	r3, [pc, #444]	; (800e938 <__ieee754_pow+0x9b0>)
 800e77c:	000f      	movs	r7, r1
 800e77e:	f7f3 fcff 	bl	8002180 <__aeabi_dmul>
 800e782:	9a06      	ldr	r2, [sp, #24]
 800e784:	9b07      	ldr	r3, [sp, #28]
 800e786:	9008      	str	r0, [sp, #32]
 800e788:	9109      	str	r1, [sp, #36]	; 0x24
 800e78a:	0030      	movs	r0, r6
 800e78c:	0039      	movs	r1, r7
 800e78e:	f7f3 ff63 	bl	8002658 <__aeabi_dsub>
 800e792:	0002      	movs	r2, r0
 800e794:	000b      	movs	r3, r1
 800e796:	9804      	ldr	r0, [sp, #16]
 800e798:	9905      	ldr	r1, [sp, #20]
 800e79a:	f7f3 ff5d 	bl	8002658 <__aeabi_dsub>
 800e79e:	4a67      	ldr	r2, [pc, #412]	; (800e93c <__ieee754_pow+0x9b4>)
 800e7a0:	4b67      	ldr	r3, [pc, #412]	; (800e940 <__ieee754_pow+0x9b8>)
 800e7a2:	f7f3 fced 	bl	8002180 <__aeabi_dmul>
 800e7a6:	4a67      	ldr	r2, [pc, #412]	; (800e944 <__ieee754_pow+0x9bc>)
 800e7a8:	0004      	movs	r4, r0
 800e7aa:	000d      	movs	r5, r1
 800e7ac:	0030      	movs	r0, r6
 800e7ae:	0039      	movs	r1, r7
 800e7b0:	4b65      	ldr	r3, [pc, #404]	; (800e948 <__ieee754_pow+0x9c0>)
 800e7b2:	f7f3 fce5 	bl	8002180 <__aeabi_dmul>
 800e7b6:	0002      	movs	r2, r0
 800e7b8:	000b      	movs	r3, r1
 800e7ba:	0020      	movs	r0, r4
 800e7bc:	0029      	movs	r1, r5
 800e7be:	f7f2 fd6f 	bl	80012a0 <__aeabi_dadd>
 800e7c2:	0004      	movs	r4, r0
 800e7c4:	000d      	movs	r5, r1
 800e7c6:	0002      	movs	r2, r0
 800e7c8:	000b      	movs	r3, r1
 800e7ca:	9808      	ldr	r0, [sp, #32]
 800e7cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e7ce:	f7f2 fd67 	bl	80012a0 <__aeabi_dadd>
 800e7d2:	9a08      	ldr	r2, [sp, #32]
 800e7d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7d6:	0006      	movs	r6, r0
 800e7d8:	000f      	movs	r7, r1
 800e7da:	f7f3 ff3d 	bl	8002658 <__aeabi_dsub>
 800e7de:	0002      	movs	r2, r0
 800e7e0:	000b      	movs	r3, r1
 800e7e2:	0020      	movs	r0, r4
 800e7e4:	0029      	movs	r1, r5
 800e7e6:	f7f3 ff37 	bl	8002658 <__aeabi_dsub>
 800e7ea:	0032      	movs	r2, r6
 800e7ec:	9004      	str	r0, [sp, #16]
 800e7ee:	9105      	str	r1, [sp, #20]
 800e7f0:	003b      	movs	r3, r7
 800e7f2:	0030      	movs	r0, r6
 800e7f4:	0039      	movs	r1, r7
 800e7f6:	f7f3 fcc3 	bl	8002180 <__aeabi_dmul>
 800e7fa:	0004      	movs	r4, r0
 800e7fc:	000d      	movs	r5, r1
 800e7fe:	4a53      	ldr	r2, [pc, #332]	; (800e94c <__ieee754_pow+0x9c4>)
 800e800:	4b53      	ldr	r3, [pc, #332]	; (800e950 <__ieee754_pow+0x9c8>)
 800e802:	f7f3 fcbd 	bl	8002180 <__aeabi_dmul>
 800e806:	4a53      	ldr	r2, [pc, #332]	; (800e954 <__ieee754_pow+0x9cc>)
 800e808:	4b53      	ldr	r3, [pc, #332]	; (800e958 <__ieee754_pow+0x9d0>)
 800e80a:	f7f3 ff25 	bl	8002658 <__aeabi_dsub>
 800e80e:	0022      	movs	r2, r4
 800e810:	002b      	movs	r3, r5
 800e812:	f7f3 fcb5 	bl	8002180 <__aeabi_dmul>
 800e816:	4a51      	ldr	r2, [pc, #324]	; (800e95c <__ieee754_pow+0x9d4>)
 800e818:	4b51      	ldr	r3, [pc, #324]	; (800e960 <__ieee754_pow+0x9d8>)
 800e81a:	f7f2 fd41 	bl	80012a0 <__aeabi_dadd>
 800e81e:	0022      	movs	r2, r4
 800e820:	002b      	movs	r3, r5
 800e822:	f7f3 fcad 	bl	8002180 <__aeabi_dmul>
 800e826:	4a4f      	ldr	r2, [pc, #316]	; (800e964 <__ieee754_pow+0x9dc>)
 800e828:	4b4f      	ldr	r3, [pc, #316]	; (800e968 <__ieee754_pow+0x9e0>)
 800e82a:	f7f3 ff15 	bl	8002658 <__aeabi_dsub>
 800e82e:	0022      	movs	r2, r4
 800e830:	002b      	movs	r3, r5
 800e832:	f7f3 fca5 	bl	8002180 <__aeabi_dmul>
 800e836:	4a4d      	ldr	r2, [pc, #308]	; (800e96c <__ieee754_pow+0x9e4>)
 800e838:	4b4d      	ldr	r3, [pc, #308]	; (800e970 <__ieee754_pow+0x9e8>)
 800e83a:	f7f2 fd31 	bl	80012a0 <__aeabi_dadd>
 800e83e:	0022      	movs	r2, r4
 800e840:	002b      	movs	r3, r5
 800e842:	f7f3 fc9d 	bl	8002180 <__aeabi_dmul>
 800e846:	0002      	movs	r2, r0
 800e848:	000b      	movs	r3, r1
 800e84a:	0030      	movs	r0, r6
 800e84c:	0039      	movs	r1, r7
 800e84e:	f7f3 ff03 	bl	8002658 <__aeabi_dsub>
 800e852:	0004      	movs	r4, r0
 800e854:	000d      	movs	r5, r1
 800e856:	0002      	movs	r2, r0
 800e858:	000b      	movs	r3, r1
 800e85a:	0030      	movs	r0, r6
 800e85c:	0039      	movs	r1, r7
 800e85e:	f7f3 fc8f 	bl	8002180 <__aeabi_dmul>
 800e862:	2380      	movs	r3, #128	; 0x80
 800e864:	9006      	str	r0, [sp, #24]
 800e866:	9107      	str	r1, [sp, #28]
 800e868:	2200      	movs	r2, #0
 800e86a:	0020      	movs	r0, r4
 800e86c:	0029      	movs	r1, r5
 800e86e:	05db      	lsls	r3, r3, #23
 800e870:	f7f3 fef2 	bl	8002658 <__aeabi_dsub>
 800e874:	0002      	movs	r2, r0
 800e876:	000b      	movs	r3, r1
 800e878:	9806      	ldr	r0, [sp, #24]
 800e87a:	9907      	ldr	r1, [sp, #28]
 800e87c:	f7f3 f87a 	bl	8001974 <__aeabi_ddiv>
 800e880:	9a04      	ldr	r2, [sp, #16]
 800e882:	9b05      	ldr	r3, [sp, #20]
 800e884:	0004      	movs	r4, r0
 800e886:	000d      	movs	r5, r1
 800e888:	0030      	movs	r0, r6
 800e88a:	0039      	movs	r1, r7
 800e88c:	f7f3 fc78 	bl	8002180 <__aeabi_dmul>
 800e890:	9a04      	ldr	r2, [sp, #16]
 800e892:	9b05      	ldr	r3, [sp, #20]
 800e894:	f7f2 fd04 	bl	80012a0 <__aeabi_dadd>
 800e898:	0002      	movs	r2, r0
 800e89a:	000b      	movs	r3, r1
 800e89c:	0020      	movs	r0, r4
 800e89e:	0029      	movs	r1, r5
 800e8a0:	f7f3 feda 	bl	8002658 <__aeabi_dsub>
 800e8a4:	0032      	movs	r2, r6
 800e8a6:	003b      	movs	r3, r7
 800e8a8:	f7f3 fed6 	bl	8002658 <__aeabi_dsub>
 800e8ac:	0002      	movs	r2, r0
 800e8ae:	000b      	movs	r3, r1
 800e8b0:	2000      	movs	r0, #0
 800e8b2:	4930      	ldr	r1, [pc, #192]	; (800e974 <__ieee754_pow+0x9ec>)
 800e8b4:	f7f3 fed0 	bl	8002658 <__aeabi_dsub>
 800e8b8:	9b02      	ldr	r3, [sp, #8]
 800e8ba:	051b      	lsls	r3, r3, #20
 800e8bc:	185b      	adds	r3, r3, r1
 800e8be:	151a      	asrs	r2, r3, #20
 800e8c0:	2a00      	cmp	r2, #0
 800e8c2:	dc26      	bgt.n	800e912 <__ieee754_pow+0x98a>
 800e8c4:	9a02      	ldr	r2, [sp, #8]
 800e8c6:	f001 f901 	bl	800facc <scalbn>
 800e8ca:	9a00      	ldr	r2, [sp, #0]
 800e8cc:	9b01      	ldr	r3, [sp, #4]
 800e8ce:	f7ff fc2d 	bl	800e12c <__ieee754_pow+0x1a4>
 800e8d2:	4a29      	ldr	r2, [pc, #164]	; (800e978 <__ieee754_pow+0x9f0>)
 800e8d4:	004b      	lsls	r3, r1, #1
 800e8d6:	085b      	lsrs	r3, r3, #1
 800e8d8:	4293      	cmp	r3, r2
 800e8da:	dc00      	bgt.n	800e8de <__ieee754_pow+0x956>
 800e8dc:	e717      	b.n	800e70e <__ieee754_pow+0x786>
 800e8de:	4b27      	ldr	r3, [pc, #156]	; (800e97c <__ieee754_pow+0x9f4>)
 800e8e0:	18cb      	adds	r3, r1, r3
 800e8e2:	4303      	orrs	r3, r0
 800e8e4:	d009      	beq.n	800e8fa <__ieee754_pow+0x972>
 800e8e6:	9800      	ldr	r0, [sp, #0]
 800e8e8:	9901      	ldr	r1, [sp, #4]
 800e8ea:	4a25      	ldr	r2, [pc, #148]	; (800e980 <__ieee754_pow+0x9f8>)
 800e8ec:	4b25      	ldr	r3, [pc, #148]	; (800e984 <__ieee754_pow+0x9fc>)
 800e8ee:	f7f3 fc47 	bl	8002180 <__aeabi_dmul>
 800e8f2:	4a23      	ldr	r2, [pc, #140]	; (800e980 <__ieee754_pow+0x9f8>)
 800e8f4:	4b23      	ldr	r3, [pc, #140]	; (800e984 <__ieee754_pow+0x9fc>)
 800e8f6:	f7ff fc19 	bl	800e12c <__ieee754_pow+0x1a4>
 800e8fa:	0032      	movs	r2, r6
 800e8fc:	003b      	movs	r3, r7
 800e8fe:	f7f3 feab 	bl	8002658 <__aeabi_dsub>
 800e902:	9a04      	ldr	r2, [sp, #16]
 800e904:	9b05      	ldr	r3, [sp, #20]
 800e906:	f7f1 fdc1 	bl	800048c <__aeabi_dcmpge>
 800e90a:	2800      	cmp	r0, #0
 800e90c:	d100      	bne.n	800e910 <__ieee754_pow+0x988>
 800e90e:	e6fe      	b.n	800e70e <__ieee754_pow+0x786>
 800e910:	e7e9      	b.n	800e8e6 <__ieee754_pow+0x95e>
 800e912:	0019      	movs	r1, r3
 800e914:	e7d9      	b.n	800e8ca <__ieee754_pow+0x942>
 800e916:	2300      	movs	r3, #0
 800e918:	4c16      	ldr	r4, [pc, #88]	; (800e974 <__ieee754_pow+0x9ec>)
 800e91a:	f7ff fbec 	bl	800e0f6 <__ieee754_pow+0x16e>
 800e91e:	46c0      	nop			; (mov r8, r8)
 800e920:	652b82fe 	.word	0x652b82fe
 800e924:	3c971547 	.word	0x3c971547
 800e928:	3fe00000 	.word	0x3fe00000
 800e92c:	fffffc02 	.word	0xfffffc02
 800e930:	fffffc01 	.word	0xfffffc01
 800e934:	000fffff 	.word	0x000fffff
 800e938:	3fe62e43 	.word	0x3fe62e43
 800e93c:	fefa39ef 	.word	0xfefa39ef
 800e940:	3fe62e42 	.word	0x3fe62e42
 800e944:	0ca86c39 	.word	0x0ca86c39
 800e948:	be205c61 	.word	0xbe205c61
 800e94c:	72bea4d0 	.word	0x72bea4d0
 800e950:	3e663769 	.word	0x3e663769
 800e954:	c5d26bf1 	.word	0xc5d26bf1
 800e958:	3ebbbd41 	.word	0x3ebbbd41
 800e95c:	af25de2c 	.word	0xaf25de2c
 800e960:	3f11566a 	.word	0x3f11566a
 800e964:	16bebd93 	.word	0x16bebd93
 800e968:	3f66c16c 	.word	0x3f66c16c
 800e96c:	5555553e 	.word	0x5555553e
 800e970:	3fc55555 	.word	0x3fc55555
 800e974:	3ff00000 	.word	0x3ff00000
 800e978:	4090cbff 	.word	0x4090cbff
 800e97c:	3f6f3400 	.word	0x3f6f3400
 800e980:	c2f8f359 	.word	0xc2f8f359
 800e984:	01a56e1f 	.word	0x01a56e1f

0800e988 <__ieee754_rem_pio2>:
 800e988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e98a:	004b      	lsls	r3, r1, #1
 800e98c:	b091      	sub	sp, #68	; 0x44
 800e98e:	085b      	lsrs	r3, r3, #1
 800e990:	9302      	str	r3, [sp, #8]
 800e992:	0017      	movs	r7, r2
 800e994:	4bb6      	ldr	r3, [pc, #728]	; (800ec70 <__ieee754_rem_pio2+0x2e8>)
 800e996:	9a02      	ldr	r2, [sp, #8]
 800e998:	0004      	movs	r4, r0
 800e99a:	000d      	movs	r5, r1
 800e99c:	9109      	str	r1, [sp, #36]	; 0x24
 800e99e:	429a      	cmp	r2, r3
 800e9a0:	dc09      	bgt.n	800e9b6 <__ieee754_rem_pio2+0x2e>
 800e9a2:	0002      	movs	r2, r0
 800e9a4:	000b      	movs	r3, r1
 800e9a6:	603a      	str	r2, [r7, #0]
 800e9a8:	607b      	str	r3, [r7, #4]
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	2300      	movs	r3, #0
 800e9ae:	60ba      	str	r2, [r7, #8]
 800e9b0:	60fb      	str	r3, [r7, #12]
 800e9b2:	2600      	movs	r6, #0
 800e9b4:	e025      	b.n	800ea02 <__ieee754_rem_pio2+0x7a>
 800e9b6:	4baf      	ldr	r3, [pc, #700]	; (800ec74 <__ieee754_rem_pio2+0x2ec>)
 800e9b8:	9a02      	ldr	r2, [sp, #8]
 800e9ba:	429a      	cmp	r2, r3
 800e9bc:	dd00      	ble.n	800e9c0 <__ieee754_rem_pio2+0x38>
 800e9be:	e06e      	b.n	800ea9e <__ieee754_rem_pio2+0x116>
 800e9c0:	4ead      	ldr	r6, [pc, #692]	; (800ec78 <__ieee754_rem_pio2+0x2f0>)
 800e9c2:	4aae      	ldr	r2, [pc, #696]	; (800ec7c <__ieee754_rem_pio2+0x2f4>)
 800e9c4:	2d00      	cmp	r5, #0
 800e9c6:	dd35      	ble.n	800ea34 <__ieee754_rem_pio2+0xac>
 800e9c8:	0020      	movs	r0, r4
 800e9ca:	0029      	movs	r1, r5
 800e9cc:	4baa      	ldr	r3, [pc, #680]	; (800ec78 <__ieee754_rem_pio2+0x2f0>)
 800e9ce:	f7f3 fe43 	bl	8002658 <__aeabi_dsub>
 800e9d2:	9b02      	ldr	r3, [sp, #8]
 800e9d4:	0004      	movs	r4, r0
 800e9d6:	000d      	movs	r5, r1
 800e9d8:	42b3      	cmp	r3, r6
 800e9da:	d015      	beq.n	800ea08 <__ieee754_rem_pio2+0x80>
 800e9dc:	4aa8      	ldr	r2, [pc, #672]	; (800ec80 <__ieee754_rem_pio2+0x2f8>)
 800e9de:	4ba9      	ldr	r3, [pc, #676]	; (800ec84 <__ieee754_rem_pio2+0x2fc>)
 800e9e0:	f7f3 fe3a 	bl	8002658 <__aeabi_dsub>
 800e9e4:	0002      	movs	r2, r0
 800e9e6:	000b      	movs	r3, r1
 800e9e8:	0020      	movs	r0, r4
 800e9ea:	603a      	str	r2, [r7, #0]
 800e9ec:	607b      	str	r3, [r7, #4]
 800e9ee:	0029      	movs	r1, r5
 800e9f0:	f7f3 fe32 	bl	8002658 <__aeabi_dsub>
 800e9f4:	4aa2      	ldr	r2, [pc, #648]	; (800ec80 <__ieee754_rem_pio2+0x2f8>)
 800e9f6:	4ba3      	ldr	r3, [pc, #652]	; (800ec84 <__ieee754_rem_pio2+0x2fc>)
 800e9f8:	f7f3 fe2e 	bl	8002658 <__aeabi_dsub>
 800e9fc:	2601      	movs	r6, #1
 800e9fe:	60b8      	str	r0, [r7, #8]
 800ea00:	60f9      	str	r1, [r7, #12]
 800ea02:	0030      	movs	r0, r6
 800ea04:	b011      	add	sp, #68	; 0x44
 800ea06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea08:	22d3      	movs	r2, #211	; 0xd3
 800ea0a:	4b9e      	ldr	r3, [pc, #632]	; (800ec84 <__ieee754_rem_pio2+0x2fc>)
 800ea0c:	0552      	lsls	r2, r2, #21
 800ea0e:	f7f3 fe23 	bl	8002658 <__aeabi_dsub>
 800ea12:	4a9d      	ldr	r2, [pc, #628]	; (800ec88 <__ieee754_rem_pio2+0x300>)
 800ea14:	4b9d      	ldr	r3, [pc, #628]	; (800ec8c <__ieee754_rem_pio2+0x304>)
 800ea16:	0004      	movs	r4, r0
 800ea18:	000d      	movs	r5, r1
 800ea1a:	f7f3 fe1d 	bl	8002658 <__aeabi_dsub>
 800ea1e:	0002      	movs	r2, r0
 800ea20:	000b      	movs	r3, r1
 800ea22:	0020      	movs	r0, r4
 800ea24:	603a      	str	r2, [r7, #0]
 800ea26:	607b      	str	r3, [r7, #4]
 800ea28:	0029      	movs	r1, r5
 800ea2a:	f7f3 fe15 	bl	8002658 <__aeabi_dsub>
 800ea2e:	4a96      	ldr	r2, [pc, #600]	; (800ec88 <__ieee754_rem_pio2+0x300>)
 800ea30:	4b96      	ldr	r3, [pc, #600]	; (800ec8c <__ieee754_rem_pio2+0x304>)
 800ea32:	e7e1      	b.n	800e9f8 <__ieee754_rem_pio2+0x70>
 800ea34:	0020      	movs	r0, r4
 800ea36:	0029      	movs	r1, r5
 800ea38:	4b8f      	ldr	r3, [pc, #572]	; (800ec78 <__ieee754_rem_pio2+0x2f0>)
 800ea3a:	f7f2 fc31 	bl	80012a0 <__aeabi_dadd>
 800ea3e:	9b02      	ldr	r3, [sp, #8]
 800ea40:	0004      	movs	r4, r0
 800ea42:	000d      	movs	r5, r1
 800ea44:	42b3      	cmp	r3, r6
 800ea46:	d014      	beq.n	800ea72 <__ieee754_rem_pio2+0xea>
 800ea48:	4a8d      	ldr	r2, [pc, #564]	; (800ec80 <__ieee754_rem_pio2+0x2f8>)
 800ea4a:	4b8e      	ldr	r3, [pc, #568]	; (800ec84 <__ieee754_rem_pio2+0x2fc>)
 800ea4c:	f7f2 fc28 	bl	80012a0 <__aeabi_dadd>
 800ea50:	0002      	movs	r2, r0
 800ea52:	000b      	movs	r3, r1
 800ea54:	0020      	movs	r0, r4
 800ea56:	603a      	str	r2, [r7, #0]
 800ea58:	607b      	str	r3, [r7, #4]
 800ea5a:	0029      	movs	r1, r5
 800ea5c:	f7f3 fdfc 	bl	8002658 <__aeabi_dsub>
 800ea60:	4a87      	ldr	r2, [pc, #540]	; (800ec80 <__ieee754_rem_pio2+0x2f8>)
 800ea62:	4b88      	ldr	r3, [pc, #544]	; (800ec84 <__ieee754_rem_pio2+0x2fc>)
 800ea64:	f7f2 fc1c 	bl	80012a0 <__aeabi_dadd>
 800ea68:	2601      	movs	r6, #1
 800ea6a:	60b8      	str	r0, [r7, #8]
 800ea6c:	60f9      	str	r1, [r7, #12]
 800ea6e:	4276      	negs	r6, r6
 800ea70:	e7c7      	b.n	800ea02 <__ieee754_rem_pio2+0x7a>
 800ea72:	22d3      	movs	r2, #211	; 0xd3
 800ea74:	4b83      	ldr	r3, [pc, #524]	; (800ec84 <__ieee754_rem_pio2+0x2fc>)
 800ea76:	0552      	lsls	r2, r2, #21
 800ea78:	f7f2 fc12 	bl	80012a0 <__aeabi_dadd>
 800ea7c:	4a82      	ldr	r2, [pc, #520]	; (800ec88 <__ieee754_rem_pio2+0x300>)
 800ea7e:	4b83      	ldr	r3, [pc, #524]	; (800ec8c <__ieee754_rem_pio2+0x304>)
 800ea80:	0004      	movs	r4, r0
 800ea82:	000d      	movs	r5, r1
 800ea84:	f7f2 fc0c 	bl	80012a0 <__aeabi_dadd>
 800ea88:	0002      	movs	r2, r0
 800ea8a:	000b      	movs	r3, r1
 800ea8c:	0020      	movs	r0, r4
 800ea8e:	603a      	str	r2, [r7, #0]
 800ea90:	607b      	str	r3, [r7, #4]
 800ea92:	0029      	movs	r1, r5
 800ea94:	f7f3 fde0 	bl	8002658 <__aeabi_dsub>
 800ea98:	4a7b      	ldr	r2, [pc, #492]	; (800ec88 <__ieee754_rem_pio2+0x300>)
 800ea9a:	4b7c      	ldr	r3, [pc, #496]	; (800ec8c <__ieee754_rem_pio2+0x304>)
 800ea9c:	e7e2      	b.n	800ea64 <__ieee754_rem_pio2+0xdc>
 800ea9e:	4b7c      	ldr	r3, [pc, #496]	; (800ec90 <__ieee754_rem_pio2+0x308>)
 800eaa0:	9a02      	ldr	r2, [sp, #8]
 800eaa2:	429a      	cmp	r2, r3
 800eaa4:	dd00      	ble.n	800eaa8 <__ieee754_rem_pio2+0x120>
 800eaa6:	e0d3      	b.n	800ec50 <__ieee754_rem_pio2+0x2c8>
 800eaa8:	0020      	movs	r0, r4
 800eaaa:	0029      	movs	r1, r5
 800eaac:	f7fe fe84 	bl	800d7b8 <fabs>
 800eab0:	4a78      	ldr	r2, [pc, #480]	; (800ec94 <__ieee754_rem_pio2+0x30c>)
 800eab2:	4b79      	ldr	r3, [pc, #484]	; (800ec98 <__ieee754_rem_pio2+0x310>)
 800eab4:	0004      	movs	r4, r0
 800eab6:	000d      	movs	r5, r1
 800eab8:	f7f3 fb62 	bl	8002180 <__aeabi_dmul>
 800eabc:	2200      	movs	r2, #0
 800eabe:	4b77      	ldr	r3, [pc, #476]	; (800ec9c <__ieee754_rem_pio2+0x314>)
 800eac0:	f7f2 fbee 	bl	80012a0 <__aeabi_dadd>
 800eac4:	f7f4 f978 	bl	8002db8 <__aeabi_d2iz>
 800eac8:	0006      	movs	r6, r0
 800eaca:	f7f4 f9ab 	bl	8002e24 <__aeabi_i2d>
 800eace:	4a6b      	ldr	r2, [pc, #428]	; (800ec7c <__ieee754_rem_pio2+0x2f4>)
 800ead0:	4b69      	ldr	r3, [pc, #420]	; (800ec78 <__ieee754_rem_pio2+0x2f0>)
 800ead2:	9006      	str	r0, [sp, #24]
 800ead4:	9107      	str	r1, [sp, #28]
 800ead6:	f7f3 fb53 	bl	8002180 <__aeabi_dmul>
 800eada:	0002      	movs	r2, r0
 800eadc:	000b      	movs	r3, r1
 800eade:	0020      	movs	r0, r4
 800eae0:	0029      	movs	r1, r5
 800eae2:	f7f3 fdb9 	bl	8002658 <__aeabi_dsub>
 800eae6:	4a66      	ldr	r2, [pc, #408]	; (800ec80 <__ieee754_rem_pio2+0x2f8>)
 800eae8:	9004      	str	r0, [sp, #16]
 800eaea:	9105      	str	r1, [sp, #20]
 800eaec:	9806      	ldr	r0, [sp, #24]
 800eaee:	9907      	ldr	r1, [sp, #28]
 800eaf0:	4b64      	ldr	r3, [pc, #400]	; (800ec84 <__ieee754_rem_pio2+0x2fc>)
 800eaf2:	f7f3 fb45 	bl	8002180 <__aeabi_dmul>
 800eaf6:	0004      	movs	r4, r0
 800eaf8:	000d      	movs	r5, r1
 800eafa:	2e1f      	cmp	r6, #31
 800eafc:	dc0f      	bgt.n	800eb1e <__ieee754_rem_pio2+0x196>
 800eafe:	4a68      	ldr	r2, [pc, #416]	; (800eca0 <__ieee754_rem_pio2+0x318>)
 800eb00:	1e73      	subs	r3, r6, #1
 800eb02:	009b      	lsls	r3, r3, #2
 800eb04:	589b      	ldr	r3, [r3, r2]
 800eb06:	9a02      	ldr	r2, [sp, #8]
 800eb08:	4293      	cmp	r3, r2
 800eb0a:	d008      	beq.n	800eb1e <__ieee754_rem_pio2+0x196>
 800eb0c:	9804      	ldr	r0, [sp, #16]
 800eb0e:	9905      	ldr	r1, [sp, #20]
 800eb10:	0022      	movs	r2, r4
 800eb12:	002b      	movs	r3, r5
 800eb14:	f7f3 fda0 	bl	8002658 <__aeabi_dsub>
 800eb18:	6038      	str	r0, [r7, #0]
 800eb1a:	6079      	str	r1, [r7, #4]
 800eb1c:	e012      	b.n	800eb44 <__ieee754_rem_pio2+0x1bc>
 800eb1e:	0022      	movs	r2, r4
 800eb20:	9804      	ldr	r0, [sp, #16]
 800eb22:	9905      	ldr	r1, [sp, #20]
 800eb24:	002b      	movs	r3, r5
 800eb26:	f7f3 fd97 	bl	8002658 <__aeabi_dsub>
 800eb2a:	9b02      	ldr	r3, [sp, #8]
 800eb2c:	151b      	asrs	r3, r3, #20
 800eb2e:	9308      	str	r3, [sp, #32]
 800eb30:	9a08      	ldr	r2, [sp, #32]
 800eb32:	004b      	lsls	r3, r1, #1
 800eb34:	0d5b      	lsrs	r3, r3, #21
 800eb36:	1ad3      	subs	r3, r2, r3
 800eb38:	2b10      	cmp	r3, #16
 800eb3a:	dc21      	bgt.n	800eb80 <__ieee754_rem_pio2+0x1f8>
 800eb3c:	0002      	movs	r2, r0
 800eb3e:	000b      	movs	r3, r1
 800eb40:	603a      	str	r2, [r7, #0]
 800eb42:	607b      	str	r3, [r7, #4]
 800eb44:	9804      	ldr	r0, [sp, #16]
 800eb46:	9905      	ldr	r1, [sp, #20]
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	683a      	ldr	r2, [r7, #0]
 800eb4c:	9302      	str	r3, [sp, #8]
 800eb4e:	9b02      	ldr	r3, [sp, #8]
 800eb50:	f7f3 fd82 	bl	8002658 <__aeabi_dsub>
 800eb54:	0022      	movs	r2, r4
 800eb56:	002b      	movs	r3, r5
 800eb58:	f7f3 fd7e 	bl	8002658 <__aeabi_dsub>
 800eb5c:	000b      	movs	r3, r1
 800eb5e:	0002      	movs	r2, r0
 800eb60:	60ba      	str	r2, [r7, #8]
 800eb62:	60fb      	str	r3, [r7, #12]
 800eb64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	db00      	blt.n	800eb6c <__ieee754_rem_pio2+0x1e4>
 800eb6a:	e74a      	b.n	800ea02 <__ieee754_rem_pio2+0x7a>
 800eb6c:	2280      	movs	r2, #128	; 0x80
 800eb6e:	0612      	lsls	r2, r2, #24
 800eb70:	4694      	mov	ip, r2
 800eb72:	9b02      	ldr	r3, [sp, #8]
 800eb74:	1889      	adds	r1, r1, r2
 800eb76:	4463      	add	r3, ip
 800eb78:	607b      	str	r3, [r7, #4]
 800eb7a:	60b8      	str	r0, [r7, #8]
 800eb7c:	60f9      	str	r1, [r7, #12]
 800eb7e:	e776      	b.n	800ea6e <__ieee754_rem_pio2+0xe6>
 800eb80:	22d3      	movs	r2, #211	; 0xd3
 800eb82:	9806      	ldr	r0, [sp, #24]
 800eb84:	9907      	ldr	r1, [sp, #28]
 800eb86:	4b3f      	ldr	r3, [pc, #252]	; (800ec84 <__ieee754_rem_pio2+0x2fc>)
 800eb88:	0552      	lsls	r2, r2, #21
 800eb8a:	f7f3 faf9 	bl	8002180 <__aeabi_dmul>
 800eb8e:	0004      	movs	r4, r0
 800eb90:	000d      	movs	r5, r1
 800eb92:	0002      	movs	r2, r0
 800eb94:	000b      	movs	r3, r1
 800eb96:	9804      	ldr	r0, [sp, #16]
 800eb98:	9905      	ldr	r1, [sp, #20]
 800eb9a:	f7f3 fd5d 	bl	8002658 <__aeabi_dsub>
 800eb9e:	0002      	movs	r2, r0
 800eba0:	000b      	movs	r3, r1
 800eba2:	9002      	str	r0, [sp, #8]
 800eba4:	9103      	str	r1, [sp, #12]
 800eba6:	9804      	ldr	r0, [sp, #16]
 800eba8:	9905      	ldr	r1, [sp, #20]
 800ebaa:	f7f3 fd55 	bl	8002658 <__aeabi_dsub>
 800ebae:	0022      	movs	r2, r4
 800ebb0:	002b      	movs	r3, r5
 800ebb2:	f7f3 fd51 	bl	8002658 <__aeabi_dsub>
 800ebb6:	0004      	movs	r4, r0
 800ebb8:	000d      	movs	r5, r1
 800ebba:	9806      	ldr	r0, [sp, #24]
 800ebbc:	9907      	ldr	r1, [sp, #28]
 800ebbe:	4a32      	ldr	r2, [pc, #200]	; (800ec88 <__ieee754_rem_pio2+0x300>)
 800ebc0:	4b32      	ldr	r3, [pc, #200]	; (800ec8c <__ieee754_rem_pio2+0x304>)
 800ebc2:	f7f3 fadd 	bl	8002180 <__aeabi_dmul>
 800ebc6:	0022      	movs	r2, r4
 800ebc8:	002b      	movs	r3, r5
 800ebca:	f7f3 fd45 	bl	8002658 <__aeabi_dsub>
 800ebce:	0002      	movs	r2, r0
 800ebd0:	000b      	movs	r3, r1
 800ebd2:	0004      	movs	r4, r0
 800ebd4:	000d      	movs	r5, r1
 800ebd6:	9802      	ldr	r0, [sp, #8]
 800ebd8:	9903      	ldr	r1, [sp, #12]
 800ebda:	f7f3 fd3d 	bl	8002658 <__aeabi_dsub>
 800ebde:	9a08      	ldr	r2, [sp, #32]
 800ebe0:	004b      	lsls	r3, r1, #1
 800ebe2:	0d5b      	lsrs	r3, r3, #21
 800ebe4:	1ad3      	subs	r3, r2, r3
 800ebe6:	2b31      	cmp	r3, #49	; 0x31
 800ebe8:	dc08      	bgt.n	800ebfc <__ieee754_rem_pio2+0x274>
 800ebea:	0002      	movs	r2, r0
 800ebec:	000b      	movs	r3, r1
 800ebee:	603a      	str	r2, [r7, #0]
 800ebf0:	607b      	str	r3, [r7, #4]
 800ebf2:	9a02      	ldr	r2, [sp, #8]
 800ebf4:	9b03      	ldr	r3, [sp, #12]
 800ebf6:	9204      	str	r2, [sp, #16]
 800ebf8:	9305      	str	r3, [sp, #20]
 800ebfa:	e7a3      	b.n	800eb44 <__ieee754_rem_pio2+0x1bc>
 800ebfc:	22b8      	movs	r2, #184	; 0xb8
 800ebfe:	9806      	ldr	r0, [sp, #24]
 800ec00:	9907      	ldr	r1, [sp, #28]
 800ec02:	4b22      	ldr	r3, [pc, #136]	; (800ec8c <__ieee754_rem_pio2+0x304>)
 800ec04:	0592      	lsls	r2, r2, #22
 800ec06:	f7f3 fabb 	bl	8002180 <__aeabi_dmul>
 800ec0a:	0004      	movs	r4, r0
 800ec0c:	000d      	movs	r5, r1
 800ec0e:	0002      	movs	r2, r0
 800ec10:	000b      	movs	r3, r1
 800ec12:	9802      	ldr	r0, [sp, #8]
 800ec14:	9903      	ldr	r1, [sp, #12]
 800ec16:	f7f3 fd1f 	bl	8002658 <__aeabi_dsub>
 800ec1a:	0002      	movs	r2, r0
 800ec1c:	000b      	movs	r3, r1
 800ec1e:	9004      	str	r0, [sp, #16]
 800ec20:	9105      	str	r1, [sp, #20]
 800ec22:	9802      	ldr	r0, [sp, #8]
 800ec24:	9903      	ldr	r1, [sp, #12]
 800ec26:	f7f3 fd17 	bl	8002658 <__aeabi_dsub>
 800ec2a:	0022      	movs	r2, r4
 800ec2c:	002b      	movs	r3, r5
 800ec2e:	f7f3 fd13 	bl	8002658 <__aeabi_dsub>
 800ec32:	0004      	movs	r4, r0
 800ec34:	000d      	movs	r5, r1
 800ec36:	9806      	ldr	r0, [sp, #24]
 800ec38:	9907      	ldr	r1, [sp, #28]
 800ec3a:	4a1a      	ldr	r2, [pc, #104]	; (800eca4 <__ieee754_rem_pio2+0x31c>)
 800ec3c:	4b1a      	ldr	r3, [pc, #104]	; (800eca8 <__ieee754_rem_pio2+0x320>)
 800ec3e:	f7f3 fa9f 	bl	8002180 <__aeabi_dmul>
 800ec42:	0022      	movs	r2, r4
 800ec44:	002b      	movs	r3, r5
 800ec46:	f7f3 fd07 	bl	8002658 <__aeabi_dsub>
 800ec4a:	0004      	movs	r4, r0
 800ec4c:	000d      	movs	r5, r1
 800ec4e:	e75d      	b.n	800eb0c <__ieee754_rem_pio2+0x184>
 800ec50:	4b16      	ldr	r3, [pc, #88]	; (800ecac <__ieee754_rem_pio2+0x324>)
 800ec52:	9a02      	ldr	r2, [sp, #8]
 800ec54:	429a      	cmp	r2, r3
 800ec56:	dd2b      	ble.n	800ecb0 <__ieee754_rem_pio2+0x328>
 800ec58:	0022      	movs	r2, r4
 800ec5a:	002b      	movs	r3, r5
 800ec5c:	0020      	movs	r0, r4
 800ec5e:	0029      	movs	r1, r5
 800ec60:	f7f3 fcfa 	bl	8002658 <__aeabi_dsub>
 800ec64:	60b8      	str	r0, [r7, #8]
 800ec66:	60f9      	str	r1, [r7, #12]
 800ec68:	6038      	str	r0, [r7, #0]
 800ec6a:	6079      	str	r1, [r7, #4]
 800ec6c:	e6a1      	b.n	800e9b2 <__ieee754_rem_pio2+0x2a>
 800ec6e:	46c0      	nop			; (mov r8, r8)
 800ec70:	3fe921fb 	.word	0x3fe921fb
 800ec74:	4002d97b 	.word	0x4002d97b
 800ec78:	3ff921fb 	.word	0x3ff921fb
 800ec7c:	54400000 	.word	0x54400000
 800ec80:	1a626331 	.word	0x1a626331
 800ec84:	3dd0b461 	.word	0x3dd0b461
 800ec88:	2e037073 	.word	0x2e037073
 800ec8c:	3ba3198a 	.word	0x3ba3198a
 800ec90:	413921fb 	.word	0x413921fb
 800ec94:	6dc9c883 	.word	0x6dc9c883
 800ec98:	3fe45f30 	.word	0x3fe45f30
 800ec9c:	3fe00000 	.word	0x3fe00000
 800eca0:	080104f8 	.word	0x080104f8
 800eca4:	252049c1 	.word	0x252049c1
 800eca8:	397b839a 	.word	0x397b839a
 800ecac:	7fefffff 	.word	0x7fefffff
 800ecb0:	9a02      	ldr	r2, [sp, #8]
 800ecb2:	0020      	movs	r0, r4
 800ecb4:	1516      	asrs	r6, r2, #20
 800ecb6:	4a27      	ldr	r2, [pc, #156]	; (800ed54 <__ieee754_rem_pio2+0x3cc>)
 800ecb8:	18b6      	adds	r6, r6, r2
 800ecba:	9a02      	ldr	r2, [sp, #8]
 800ecbc:	0533      	lsls	r3, r6, #20
 800ecbe:	1ad5      	subs	r5, r2, r3
 800ecc0:	0029      	movs	r1, r5
 800ecc2:	f7f4 f879 	bl	8002db8 <__aeabi_d2iz>
 800ecc6:	f7f4 f8ad 	bl	8002e24 <__aeabi_i2d>
 800ecca:	0002      	movs	r2, r0
 800eccc:	000b      	movs	r3, r1
 800ecce:	0020      	movs	r0, r4
 800ecd0:	0029      	movs	r1, r5
 800ecd2:	920a      	str	r2, [sp, #40]	; 0x28
 800ecd4:	930b      	str	r3, [sp, #44]	; 0x2c
 800ecd6:	f7f3 fcbf 	bl	8002658 <__aeabi_dsub>
 800ecda:	2200      	movs	r2, #0
 800ecdc:	4b1e      	ldr	r3, [pc, #120]	; (800ed58 <__ieee754_rem_pio2+0x3d0>)
 800ecde:	f7f3 fa4f 	bl	8002180 <__aeabi_dmul>
 800ece2:	000d      	movs	r5, r1
 800ece4:	0004      	movs	r4, r0
 800ece6:	f7f4 f867 	bl	8002db8 <__aeabi_d2iz>
 800ecea:	f7f4 f89b 	bl	8002e24 <__aeabi_i2d>
 800ecee:	0002      	movs	r2, r0
 800ecf0:	000b      	movs	r3, r1
 800ecf2:	0020      	movs	r0, r4
 800ecf4:	0029      	movs	r1, r5
 800ecf6:	920c      	str	r2, [sp, #48]	; 0x30
 800ecf8:	930d      	str	r3, [sp, #52]	; 0x34
 800ecfa:	f7f3 fcad 	bl	8002658 <__aeabi_dsub>
 800ecfe:	2200      	movs	r2, #0
 800ed00:	4b15      	ldr	r3, [pc, #84]	; (800ed58 <__ieee754_rem_pio2+0x3d0>)
 800ed02:	f7f3 fa3d 	bl	8002180 <__aeabi_dmul>
 800ed06:	2503      	movs	r5, #3
 800ed08:	900e      	str	r0, [sp, #56]	; 0x38
 800ed0a:	910f      	str	r1, [sp, #60]	; 0x3c
 800ed0c:	ac0a      	add	r4, sp, #40	; 0x28
 800ed0e:	2200      	movs	r2, #0
 800ed10:	6920      	ldr	r0, [r4, #16]
 800ed12:	6961      	ldr	r1, [r4, #20]
 800ed14:	2300      	movs	r3, #0
 800ed16:	9502      	str	r5, [sp, #8]
 800ed18:	3c08      	subs	r4, #8
 800ed1a:	3d01      	subs	r5, #1
 800ed1c:	f7f1 fb92 	bl	8000444 <__aeabi_dcmpeq>
 800ed20:	2800      	cmp	r0, #0
 800ed22:	d1f4      	bne.n	800ed0e <__ieee754_rem_pio2+0x386>
 800ed24:	4b0d      	ldr	r3, [pc, #52]	; (800ed5c <__ieee754_rem_pio2+0x3d4>)
 800ed26:	0032      	movs	r2, r6
 800ed28:	9301      	str	r3, [sp, #4]
 800ed2a:	2302      	movs	r3, #2
 800ed2c:	0039      	movs	r1, r7
 800ed2e:	9300      	str	r3, [sp, #0]
 800ed30:	a80a      	add	r0, sp, #40	; 0x28
 800ed32:	9b02      	ldr	r3, [sp, #8]
 800ed34:	f000 f988 	bl	800f048 <__kernel_rem_pio2>
 800ed38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed3a:	0006      	movs	r6, r0
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	db00      	blt.n	800ed42 <__ieee754_rem_pio2+0x3ba>
 800ed40:	e65f      	b.n	800ea02 <__ieee754_rem_pio2+0x7a>
 800ed42:	2280      	movs	r2, #128	; 0x80
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	0612      	lsls	r2, r2, #24
 800ed48:	189b      	adds	r3, r3, r2
 800ed4a:	607b      	str	r3, [r7, #4]
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	189b      	adds	r3, r3, r2
 800ed50:	60fb      	str	r3, [r7, #12]
 800ed52:	e68c      	b.n	800ea6e <__ieee754_rem_pio2+0xe6>
 800ed54:	fffffbea 	.word	0xfffffbea
 800ed58:	41700000 	.word	0x41700000
 800ed5c:	08010578 	.word	0x08010578

0800ed60 <__ieee754_sqrt>:
 800ed60:	4b56      	ldr	r3, [pc, #344]	; (800eebc <__ieee754_sqrt+0x15c>)
 800ed62:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed64:	0002      	movs	r2, r0
 800ed66:	0005      	movs	r5, r0
 800ed68:	0018      	movs	r0, r3
 800ed6a:	000c      	movs	r4, r1
 800ed6c:	b085      	sub	sp, #20
 800ed6e:	4008      	ands	r0, r1
 800ed70:	4298      	cmp	r0, r3
 800ed72:	d10f      	bne.n	800ed94 <__ieee754_sqrt+0x34>
 800ed74:	000b      	movs	r3, r1
 800ed76:	0028      	movs	r0, r5
 800ed78:	f7f3 fa02 	bl	8002180 <__aeabi_dmul>
 800ed7c:	0002      	movs	r2, r0
 800ed7e:	000b      	movs	r3, r1
 800ed80:	0028      	movs	r0, r5
 800ed82:	0021      	movs	r1, r4
 800ed84:	f7f2 fa8c 	bl	80012a0 <__aeabi_dadd>
 800ed88:	0005      	movs	r5, r0
 800ed8a:	000c      	movs	r4, r1
 800ed8c:	0028      	movs	r0, r5
 800ed8e:	0021      	movs	r1, r4
 800ed90:	b005      	add	sp, #20
 800ed92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed94:	2900      	cmp	r1, #0
 800ed96:	dc10      	bgt.n	800edba <__ieee754_sqrt+0x5a>
 800ed98:	004b      	lsls	r3, r1, #1
 800ed9a:	085b      	lsrs	r3, r3, #1
 800ed9c:	432b      	orrs	r3, r5
 800ed9e:	d0f5      	beq.n	800ed8c <__ieee754_sqrt+0x2c>
 800eda0:	2000      	movs	r0, #0
 800eda2:	4281      	cmp	r1, r0
 800eda4:	d100      	bne.n	800eda8 <__ieee754_sqrt+0x48>
 800eda6:	e080      	b.n	800eeaa <__ieee754_sqrt+0x14a>
 800eda8:	000b      	movs	r3, r1
 800edaa:	0028      	movs	r0, r5
 800edac:	f7f3 fc54 	bl	8002658 <__aeabi_dsub>
 800edb0:	0002      	movs	r2, r0
 800edb2:	000b      	movs	r3, r1
 800edb4:	f7f2 fdde 	bl	8001974 <__aeabi_ddiv>
 800edb8:	e7e6      	b.n	800ed88 <__ieee754_sqrt+0x28>
 800edba:	1508      	asrs	r0, r1, #20
 800edbc:	d075      	beq.n	800eeaa <__ieee754_sqrt+0x14a>
 800edbe:	4b40      	ldr	r3, [pc, #256]	; (800eec0 <__ieee754_sqrt+0x160>)
 800edc0:	0309      	lsls	r1, r1, #12
 800edc2:	18c4      	adds	r4, r0, r3
 800edc4:	2380      	movs	r3, #128	; 0x80
 800edc6:	0b09      	lsrs	r1, r1, #12
 800edc8:	035b      	lsls	r3, r3, #13
 800edca:	4319      	orrs	r1, r3
 800edcc:	07c3      	lsls	r3, r0, #31
 800edce:	d403      	bmi.n	800edd8 <__ieee754_sqrt+0x78>
 800edd0:	0fd3      	lsrs	r3, r2, #31
 800edd2:	0049      	lsls	r1, r1, #1
 800edd4:	18c9      	adds	r1, r1, r3
 800edd6:	0052      	lsls	r2, r2, #1
 800edd8:	1063      	asrs	r3, r4, #1
 800edda:	2400      	movs	r4, #0
 800eddc:	0049      	lsls	r1, r1, #1
 800edde:	9303      	str	r3, [sp, #12]
 800ede0:	0fd3      	lsrs	r3, r2, #31
 800ede2:	18cb      	adds	r3, r1, r3
 800ede4:	2180      	movs	r1, #128	; 0x80
 800ede6:	2516      	movs	r5, #22
 800ede8:	0020      	movs	r0, r4
 800edea:	0052      	lsls	r2, r2, #1
 800edec:	0389      	lsls	r1, r1, #14
 800edee:	1846      	adds	r6, r0, r1
 800edf0:	429e      	cmp	r6, r3
 800edf2:	dc02      	bgt.n	800edfa <__ieee754_sqrt+0x9a>
 800edf4:	1870      	adds	r0, r6, r1
 800edf6:	1b9b      	subs	r3, r3, r6
 800edf8:	1864      	adds	r4, r4, r1
 800edfa:	0fd6      	lsrs	r6, r2, #31
 800edfc:	005b      	lsls	r3, r3, #1
 800edfe:	3d01      	subs	r5, #1
 800ee00:	18f3      	adds	r3, r6, r3
 800ee02:	0052      	lsls	r2, r2, #1
 800ee04:	0849      	lsrs	r1, r1, #1
 800ee06:	2d00      	cmp	r5, #0
 800ee08:	d1f1      	bne.n	800edee <__ieee754_sqrt+0x8e>
 800ee0a:	2620      	movs	r6, #32
 800ee0c:	2780      	movs	r7, #128	; 0x80
 800ee0e:	0029      	movs	r1, r5
 800ee10:	9601      	str	r6, [sp, #4]
 800ee12:	063f      	lsls	r7, r7, #24
 800ee14:	197e      	adds	r6, r7, r5
 800ee16:	46b4      	mov	ip, r6
 800ee18:	4283      	cmp	r3, r0
 800ee1a:	dc02      	bgt.n	800ee22 <__ieee754_sqrt+0xc2>
 800ee1c:	d114      	bne.n	800ee48 <__ieee754_sqrt+0xe8>
 800ee1e:	4296      	cmp	r6, r2
 800ee20:	d812      	bhi.n	800ee48 <__ieee754_sqrt+0xe8>
 800ee22:	4665      	mov	r5, ip
 800ee24:	4666      	mov	r6, ip
 800ee26:	19ed      	adds	r5, r5, r7
 800ee28:	9002      	str	r0, [sp, #8]
 800ee2a:	2e00      	cmp	r6, #0
 800ee2c:	da03      	bge.n	800ee36 <__ieee754_sqrt+0xd6>
 800ee2e:	43ee      	mvns	r6, r5
 800ee30:	0ff6      	lsrs	r6, r6, #31
 800ee32:	1986      	adds	r6, r0, r6
 800ee34:	9602      	str	r6, [sp, #8]
 800ee36:	1a1b      	subs	r3, r3, r0
 800ee38:	4562      	cmp	r2, ip
 800ee3a:	4180      	sbcs	r0, r0
 800ee3c:	4240      	negs	r0, r0
 800ee3e:	1a1b      	subs	r3, r3, r0
 800ee40:	4660      	mov	r0, ip
 800ee42:	1a12      	subs	r2, r2, r0
 800ee44:	9802      	ldr	r0, [sp, #8]
 800ee46:	19c9      	adds	r1, r1, r7
 800ee48:	0fd6      	lsrs	r6, r2, #31
 800ee4a:	005b      	lsls	r3, r3, #1
 800ee4c:	18f3      	adds	r3, r6, r3
 800ee4e:	9e01      	ldr	r6, [sp, #4]
 800ee50:	0052      	lsls	r2, r2, #1
 800ee52:	3e01      	subs	r6, #1
 800ee54:	087f      	lsrs	r7, r7, #1
 800ee56:	9601      	str	r6, [sp, #4]
 800ee58:	2e00      	cmp	r6, #0
 800ee5a:	d1db      	bne.n	800ee14 <__ieee754_sqrt+0xb4>
 800ee5c:	4313      	orrs	r3, r2
 800ee5e:	d003      	beq.n	800ee68 <__ieee754_sqrt+0x108>
 800ee60:	1c4b      	adds	r3, r1, #1
 800ee62:	d127      	bne.n	800eeb4 <__ieee754_sqrt+0x154>
 800ee64:	0031      	movs	r1, r6
 800ee66:	3401      	adds	r4, #1
 800ee68:	4b16      	ldr	r3, [pc, #88]	; (800eec4 <__ieee754_sqrt+0x164>)
 800ee6a:	1060      	asrs	r0, r4, #1
 800ee6c:	18c0      	adds	r0, r0, r3
 800ee6e:	0849      	lsrs	r1, r1, #1
 800ee70:	07e3      	lsls	r3, r4, #31
 800ee72:	d502      	bpl.n	800ee7a <__ieee754_sqrt+0x11a>
 800ee74:	2380      	movs	r3, #128	; 0x80
 800ee76:	061b      	lsls	r3, r3, #24
 800ee78:	4319      	orrs	r1, r3
 800ee7a:	9b03      	ldr	r3, [sp, #12]
 800ee7c:	000d      	movs	r5, r1
 800ee7e:	051c      	lsls	r4, r3, #20
 800ee80:	1823      	adds	r3, r4, r0
 800ee82:	001c      	movs	r4, r3
 800ee84:	e782      	b.n	800ed8c <__ieee754_sqrt+0x2c>
 800ee86:	0ad1      	lsrs	r1, r2, #11
 800ee88:	3b15      	subs	r3, #21
 800ee8a:	0552      	lsls	r2, r2, #21
 800ee8c:	2900      	cmp	r1, #0
 800ee8e:	d0fa      	beq.n	800ee86 <__ieee754_sqrt+0x126>
 800ee90:	2480      	movs	r4, #128	; 0x80
 800ee92:	0364      	lsls	r4, r4, #13
 800ee94:	4221      	tst	r1, r4
 800ee96:	d00a      	beq.n	800eeae <__ieee754_sqrt+0x14e>
 800ee98:	2420      	movs	r4, #32
 800ee9a:	0016      	movs	r6, r2
 800ee9c:	1a24      	subs	r4, r4, r0
 800ee9e:	40e6      	lsrs	r6, r4
 800eea0:	1e45      	subs	r5, r0, #1
 800eea2:	4082      	lsls	r2, r0
 800eea4:	4331      	orrs	r1, r6
 800eea6:	1b58      	subs	r0, r3, r5
 800eea8:	e789      	b.n	800edbe <__ieee754_sqrt+0x5e>
 800eeaa:	2300      	movs	r3, #0
 800eeac:	e7ee      	b.n	800ee8c <__ieee754_sqrt+0x12c>
 800eeae:	0049      	lsls	r1, r1, #1
 800eeb0:	3001      	adds	r0, #1
 800eeb2:	e7ef      	b.n	800ee94 <__ieee754_sqrt+0x134>
 800eeb4:	2301      	movs	r3, #1
 800eeb6:	3101      	adds	r1, #1
 800eeb8:	4399      	bics	r1, r3
 800eeba:	e7d5      	b.n	800ee68 <__ieee754_sqrt+0x108>
 800eebc:	7ff00000 	.word	0x7ff00000
 800eec0:	fffffc01 	.word	0xfffffc01
 800eec4:	3fe00000 	.word	0x3fe00000

0800eec8 <__kernel_cos>:
 800eec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eeca:	b087      	sub	sp, #28
 800eecc:	9204      	str	r2, [sp, #16]
 800eece:	9305      	str	r3, [sp, #20]
 800eed0:	004b      	lsls	r3, r1, #1
 800eed2:	085b      	lsrs	r3, r3, #1
 800eed4:	9300      	str	r3, [sp, #0]
 800eed6:	23f9      	movs	r3, #249	; 0xf9
 800eed8:	9a00      	ldr	r2, [sp, #0]
 800eeda:	0007      	movs	r7, r0
 800eedc:	000e      	movs	r6, r1
 800eede:	059b      	lsls	r3, r3, #22
 800eee0:	429a      	cmp	r2, r3
 800eee2:	da04      	bge.n	800eeee <__kernel_cos+0x26>
 800eee4:	f7f3 ff68 	bl	8002db8 <__aeabi_d2iz>
 800eee8:	2800      	cmp	r0, #0
 800eeea:	d100      	bne.n	800eeee <__kernel_cos+0x26>
 800eeec:	e084      	b.n	800eff8 <__kernel_cos+0x130>
 800eeee:	003a      	movs	r2, r7
 800eef0:	0033      	movs	r3, r6
 800eef2:	0038      	movs	r0, r7
 800eef4:	0031      	movs	r1, r6
 800eef6:	f7f3 f943 	bl	8002180 <__aeabi_dmul>
 800eefa:	2200      	movs	r2, #0
 800eefc:	4b40      	ldr	r3, [pc, #256]	; (800f000 <__kernel_cos+0x138>)
 800eefe:	0004      	movs	r4, r0
 800ef00:	000d      	movs	r5, r1
 800ef02:	f7f3 f93d 	bl	8002180 <__aeabi_dmul>
 800ef06:	4a3f      	ldr	r2, [pc, #252]	; (800f004 <__kernel_cos+0x13c>)
 800ef08:	9002      	str	r0, [sp, #8]
 800ef0a:	9103      	str	r1, [sp, #12]
 800ef0c:	4b3e      	ldr	r3, [pc, #248]	; (800f008 <__kernel_cos+0x140>)
 800ef0e:	0020      	movs	r0, r4
 800ef10:	0029      	movs	r1, r5
 800ef12:	f7f3 f935 	bl	8002180 <__aeabi_dmul>
 800ef16:	4a3d      	ldr	r2, [pc, #244]	; (800f00c <__kernel_cos+0x144>)
 800ef18:	4b3d      	ldr	r3, [pc, #244]	; (800f010 <__kernel_cos+0x148>)
 800ef1a:	f7f2 f9c1 	bl	80012a0 <__aeabi_dadd>
 800ef1e:	0022      	movs	r2, r4
 800ef20:	002b      	movs	r3, r5
 800ef22:	f7f3 f92d 	bl	8002180 <__aeabi_dmul>
 800ef26:	4a3b      	ldr	r2, [pc, #236]	; (800f014 <__kernel_cos+0x14c>)
 800ef28:	4b3b      	ldr	r3, [pc, #236]	; (800f018 <__kernel_cos+0x150>)
 800ef2a:	f7f3 fb95 	bl	8002658 <__aeabi_dsub>
 800ef2e:	0022      	movs	r2, r4
 800ef30:	002b      	movs	r3, r5
 800ef32:	f7f3 f925 	bl	8002180 <__aeabi_dmul>
 800ef36:	4a39      	ldr	r2, [pc, #228]	; (800f01c <__kernel_cos+0x154>)
 800ef38:	4b39      	ldr	r3, [pc, #228]	; (800f020 <__kernel_cos+0x158>)
 800ef3a:	f7f2 f9b1 	bl	80012a0 <__aeabi_dadd>
 800ef3e:	0022      	movs	r2, r4
 800ef40:	002b      	movs	r3, r5
 800ef42:	f7f3 f91d 	bl	8002180 <__aeabi_dmul>
 800ef46:	4a37      	ldr	r2, [pc, #220]	; (800f024 <__kernel_cos+0x15c>)
 800ef48:	4b37      	ldr	r3, [pc, #220]	; (800f028 <__kernel_cos+0x160>)
 800ef4a:	f7f3 fb85 	bl	8002658 <__aeabi_dsub>
 800ef4e:	0022      	movs	r2, r4
 800ef50:	002b      	movs	r3, r5
 800ef52:	f7f3 f915 	bl	8002180 <__aeabi_dmul>
 800ef56:	4a35      	ldr	r2, [pc, #212]	; (800f02c <__kernel_cos+0x164>)
 800ef58:	4b35      	ldr	r3, [pc, #212]	; (800f030 <__kernel_cos+0x168>)
 800ef5a:	f7f2 f9a1 	bl	80012a0 <__aeabi_dadd>
 800ef5e:	0022      	movs	r2, r4
 800ef60:	002b      	movs	r3, r5
 800ef62:	f7f3 f90d 	bl	8002180 <__aeabi_dmul>
 800ef66:	0022      	movs	r2, r4
 800ef68:	002b      	movs	r3, r5
 800ef6a:	f7f3 f909 	bl	8002180 <__aeabi_dmul>
 800ef6e:	9a04      	ldr	r2, [sp, #16]
 800ef70:	9b05      	ldr	r3, [sp, #20]
 800ef72:	0004      	movs	r4, r0
 800ef74:	000d      	movs	r5, r1
 800ef76:	0038      	movs	r0, r7
 800ef78:	0031      	movs	r1, r6
 800ef7a:	f7f3 f901 	bl	8002180 <__aeabi_dmul>
 800ef7e:	0002      	movs	r2, r0
 800ef80:	000b      	movs	r3, r1
 800ef82:	0020      	movs	r0, r4
 800ef84:	0029      	movs	r1, r5
 800ef86:	f7f3 fb67 	bl	8002658 <__aeabi_dsub>
 800ef8a:	4b2a      	ldr	r3, [pc, #168]	; (800f034 <__kernel_cos+0x16c>)
 800ef8c:	9a00      	ldr	r2, [sp, #0]
 800ef8e:	0004      	movs	r4, r0
 800ef90:	000d      	movs	r5, r1
 800ef92:	429a      	cmp	r2, r3
 800ef94:	dc0d      	bgt.n	800efb2 <__kernel_cos+0xea>
 800ef96:	0002      	movs	r2, r0
 800ef98:	000b      	movs	r3, r1
 800ef9a:	9802      	ldr	r0, [sp, #8]
 800ef9c:	9903      	ldr	r1, [sp, #12]
 800ef9e:	f7f3 fb5b 	bl	8002658 <__aeabi_dsub>
 800efa2:	0002      	movs	r2, r0
 800efa4:	2000      	movs	r0, #0
 800efa6:	000b      	movs	r3, r1
 800efa8:	4923      	ldr	r1, [pc, #140]	; (800f038 <__kernel_cos+0x170>)
 800efaa:	f7f3 fb55 	bl	8002658 <__aeabi_dsub>
 800efae:	b007      	add	sp, #28
 800efb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efb2:	4b22      	ldr	r3, [pc, #136]	; (800f03c <__kernel_cos+0x174>)
 800efb4:	9a00      	ldr	r2, [sp, #0]
 800efb6:	2600      	movs	r6, #0
 800efb8:	429a      	cmp	r2, r3
 800efba:	dc1b      	bgt.n	800eff4 <__kernel_cos+0x12c>
 800efbc:	0013      	movs	r3, r2
 800efbe:	4a20      	ldr	r2, [pc, #128]	; (800f040 <__kernel_cos+0x178>)
 800efc0:	4694      	mov	ip, r2
 800efc2:	4463      	add	r3, ip
 800efc4:	001f      	movs	r7, r3
 800efc6:	0032      	movs	r2, r6
 800efc8:	003b      	movs	r3, r7
 800efca:	2000      	movs	r0, #0
 800efcc:	491a      	ldr	r1, [pc, #104]	; (800f038 <__kernel_cos+0x170>)
 800efce:	f7f3 fb43 	bl	8002658 <__aeabi_dsub>
 800efd2:	0032      	movs	r2, r6
 800efd4:	003b      	movs	r3, r7
 800efd6:	9000      	str	r0, [sp, #0]
 800efd8:	9101      	str	r1, [sp, #4]
 800efda:	9802      	ldr	r0, [sp, #8]
 800efdc:	9903      	ldr	r1, [sp, #12]
 800efde:	f7f3 fb3b 	bl	8002658 <__aeabi_dsub>
 800efe2:	0022      	movs	r2, r4
 800efe4:	002b      	movs	r3, r5
 800efe6:	f7f3 fb37 	bl	8002658 <__aeabi_dsub>
 800efea:	0002      	movs	r2, r0
 800efec:	000b      	movs	r3, r1
 800efee:	9800      	ldr	r0, [sp, #0]
 800eff0:	9901      	ldr	r1, [sp, #4]
 800eff2:	e7da      	b.n	800efaa <__kernel_cos+0xe2>
 800eff4:	4f13      	ldr	r7, [pc, #76]	; (800f044 <__kernel_cos+0x17c>)
 800eff6:	e7e6      	b.n	800efc6 <__kernel_cos+0xfe>
 800eff8:	2000      	movs	r0, #0
 800effa:	490f      	ldr	r1, [pc, #60]	; (800f038 <__kernel_cos+0x170>)
 800effc:	e7d7      	b.n	800efae <__kernel_cos+0xe6>
 800effe:	46c0      	nop			; (mov r8, r8)
 800f000:	3fe00000 	.word	0x3fe00000
 800f004:	be8838d4 	.word	0xbe8838d4
 800f008:	bda8fae9 	.word	0xbda8fae9
 800f00c:	bdb4b1c4 	.word	0xbdb4b1c4
 800f010:	3e21ee9e 	.word	0x3e21ee9e
 800f014:	809c52ad 	.word	0x809c52ad
 800f018:	3e927e4f 	.word	0x3e927e4f
 800f01c:	19cb1590 	.word	0x19cb1590
 800f020:	3efa01a0 	.word	0x3efa01a0
 800f024:	16c15177 	.word	0x16c15177
 800f028:	3f56c16c 	.word	0x3f56c16c
 800f02c:	5555554c 	.word	0x5555554c
 800f030:	3fa55555 	.word	0x3fa55555
 800f034:	3fd33332 	.word	0x3fd33332
 800f038:	3ff00000 	.word	0x3ff00000
 800f03c:	3fe90000 	.word	0x3fe90000
 800f040:	ffe00000 	.word	0xffe00000
 800f044:	3fd20000 	.word	0x3fd20000

0800f048 <__kernel_rem_pio2>:
 800f048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f04a:	4cd0      	ldr	r4, [pc, #832]	; (800f38c <__kernel_rem_pio2+0x344>)
 800f04c:	44a5      	add	sp, r4
 800f04e:	930d      	str	r3, [sp, #52]	; 0x34
 800f050:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f052:	0014      	movs	r4, r2
 800f054:	009a      	lsls	r2, r3, #2
 800f056:	4bce      	ldr	r3, [pc, #824]	; (800f390 <__kernel_rem_pio2+0x348>)
 800f058:	900e      	str	r0, [sp, #56]	; 0x38
 800f05a:	58d3      	ldr	r3, [r2, r3]
 800f05c:	9107      	str	r1, [sp, #28]
 800f05e:	9308      	str	r3, [sp, #32]
 800f060:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f062:	3b01      	subs	r3, #1
 800f064:	930c      	str	r3, [sp, #48]	; 0x30
 800f066:	2300      	movs	r3, #0
 800f068:	9300      	str	r3, [sp, #0]
 800f06a:	0023      	movs	r3, r4
 800f06c:	3314      	adds	r3, #20
 800f06e:	db04      	blt.n	800f07a <__kernel_rem_pio2+0x32>
 800f070:	2118      	movs	r1, #24
 800f072:	1ee0      	subs	r0, r4, #3
 800f074:	f7f1 f8ea 	bl	800024c <__divsi3>
 800f078:	9000      	str	r0, [sp, #0]
 800f07a:	2218      	movs	r2, #24
 800f07c:	9b00      	ldr	r3, [sp, #0]
 800f07e:	4252      	negs	r2, r2
 800f080:	3301      	adds	r3, #1
 800f082:	435a      	muls	r2, r3
 800f084:	1913      	adds	r3, r2, r4
 800f086:	9302      	str	r3, [sp, #8]
 800f088:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f08a:	9b00      	ldr	r3, [sp, #0]
 800f08c:	ae26      	add	r6, sp, #152	; 0x98
 800f08e:	1a9d      	subs	r5, r3, r2
 800f090:	002c      	movs	r4, r5
 800f092:	9b08      	ldr	r3, [sp, #32]
 800f094:	189f      	adds	r7, r3, r2
 800f096:	1b63      	subs	r3, r4, r5
 800f098:	429f      	cmp	r7, r3
 800f09a:	da17      	bge.n	800f0cc <__kernel_rem_pio2+0x84>
 800f09c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f09e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f0a0:	9304      	str	r3, [sp, #16]
 800f0a2:	ab76      	add	r3, sp, #472	; 0x1d8
 800f0a4:	930a      	str	r3, [sp, #40]	; 0x28
 800f0a6:	2301      	movs	r3, #1
 800f0a8:	1a9b      	subs	r3, r3, r2
 800f0aa:	930b      	str	r3, [sp, #44]	; 0x2c
 800f0ac:	ab28      	add	r3, sp, #160	; 0xa0
 800f0ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800f0b0:	9a04      	ldr	r2, [sp, #16]
 800f0b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f0b4:	189b      	adds	r3, r3, r2
 800f0b6:	9a08      	ldr	r2, [sp, #32]
 800f0b8:	429a      	cmp	r2, r3
 800f0ba:	db31      	blt.n	800f120 <__kernel_rem_pio2+0xd8>
 800f0bc:	9b04      	ldr	r3, [sp, #16]
 800f0be:	2400      	movs	r4, #0
 800f0c0:	00de      	lsls	r6, r3, #3
 800f0c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f0c4:	2500      	movs	r5, #0
 800f0c6:	2700      	movs	r7, #0
 800f0c8:	199e      	adds	r6, r3, r6
 800f0ca:	e01e      	b.n	800f10a <__kernel_rem_pio2+0xc2>
 800f0cc:	2c00      	cmp	r4, #0
 800f0ce:	db07      	blt.n	800f0e0 <__kernel_rem_pio2+0x98>
 800f0d0:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 800f0d2:	00a3      	lsls	r3, r4, #2
 800f0d4:	58d0      	ldr	r0, [r2, r3]
 800f0d6:	f7f3 fea5 	bl	8002e24 <__aeabi_i2d>
 800f0da:	c603      	stmia	r6!, {r0, r1}
 800f0dc:	3401      	adds	r4, #1
 800f0de:	e7da      	b.n	800f096 <__kernel_rem_pio2+0x4e>
 800f0e0:	2000      	movs	r0, #0
 800f0e2:	2100      	movs	r1, #0
 800f0e4:	e7f9      	b.n	800f0da <__kernel_rem_pio2+0x92>
 800f0e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f0e8:	00f9      	lsls	r1, r7, #3
 800f0ea:	1859      	adds	r1, r3, r1
 800f0ec:	6808      	ldr	r0, [r1, #0]
 800f0ee:	6849      	ldr	r1, [r1, #4]
 800f0f0:	6832      	ldr	r2, [r6, #0]
 800f0f2:	6873      	ldr	r3, [r6, #4]
 800f0f4:	f7f3 f844 	bl	8002180 <__aeabi_dmul>
 800f0f8:	0002      	movs	r2, r0
 800f0fa:	000b      	movs	r3, r1
 800f0fc:	0020      	movs	r0, r4
 800f0fe:	0029      	movs	r1, r5
 800f100:	f7f2 f8ce 	bl	80012a0 <__aeabi_dadd>
 800f104:	0004      	movs	r4, r0
 800f106:	000d      	movs	r5, r1
 800f108:	3701      	adds	r7, #1
 800f10a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f10c:	3e08      	subs	r6, #8
 800f10e:	429f      	cmp	r7, r3
 800f110:	dde9      	ble.n	800f0e6 <__kernel_rem_pio2+0x9e>
 800f112:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f114:	c330      	stmia	r3!, {r4, r5}
 800f116:	930a      	str	r3, [sp, #40]	; 0x28
 800f118:	9b04      	ldr	r3, [sp, #16]
 800f11a:	3301      	adds	r3, #1
 800f11c:	9304      	str	r3, [sp, #16]
 800f11e:	e7c7      	b.n	800f0b0 <__kernel_rem_pio2+0x68>
 800f120:	9b08      	ldr	r3, [sp, #32]
 800f122:	aa12      	add	r2, sp, #72	; 0x48
 800f124:	009b      	lsls	r3, r3, #2
 800f126:	189b      	adds	r3, r3, r2
 800f128:	9310      	str	r3, [sp, #64]	; 0x40
 800f12a:	9b00      	ldr	r3, [sp, #0]
 800f12c:	0098      	lsls	r0, r3, #2
 800f12e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f130:	181b      	adds	r3, r3, r0
 800f132:	930f      	str	r3, [sp, #60]	; 0x3c
 800f134:	9b08      	ldr	r3, [sp, #32]
 800f136:	9304      	str	r3, [sp, #16]
 800f138:	9b04      	ldr	r3, [sp, #16]
 800f13a:	aa76      	add	r2, sp, #472	; 0x1d8
 800f13c:	00db      	lsls	r3, r3, #3
 800f13e:	18d3      	adds	r3, r2, r3
 800f140:	681c      	ldr	r4, [r3, #0]
 800f142:	685d      	ldr	r5, [r3, #4]
 800f144:	ab12      	add	r3, sp, #72	; 0x48
 800f146:	9300      	str	r3, [sp, #0]
 800f148:	930b      	str	r3, [sp, #44]	; 0x2c
 800f14a:	9b04      	ldr	r3, [sp, #16]
 800f14c:	9211      	str	r2, [sp, #68]	; 0x44
 800f14e:	930a      	str	r3, [sp, #40]	; 0x28
 800f150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f152:	2b00      	cmp	r3, #0
 800f154:	dc74      	bgt.n	800f240 <__kernel_rem_pio2+0x1f8>
 800f156:	0020      	movs	r0, r4
 800f158:	0029      	movs	r1, r5
 800f15a:	9a02      	ldr	r2, [sp, #8]
 800f15c:	f000 fcb6 	bl	800facc <scalbn>
 800f160:	23ff      	movs	r3, #255	; 0xff
 800f162:	2200      	movs	r2, #0
 800f164:	059b      	lsls	r3, r3, #22
 800f166:	0004      	movs	r4, r0
 800f168:	000d      	movs	r5, r1
 800f16a:	f7f3 f809 	bl	8002180 <__aeabi_dmul>
 800f16e:	f000 fb95 	bl	800f89c <floor>
 800f172:	2200      	movs	r2, #0
 800f174:	4b87      	ldr	r3, [pc, #540]	; (800f394 <__kernel_rem_pio2+0x34c>)
 800f176:	f7f3 f803 	bl	8002180 <__aeabi_dmul>
 800f17a:	0002      	movs	r2, r0
 800f17c:	000b      	movs	r3, r1
 800f17e:	0020      	movs	r0, r4
 800f180:	0029      	movs	r1, r5
 800f182:	f7f3 fa69 	bl	8002658 <__aeabi_dsub>
 800f186:	000d      	movs	r5, r1
 800f188:	0004      	movs	r4, r0
 800f18a:	f7f3 fe15 	bl	8002db8 <__aeabi_d2iz>
 800f18e:	900b      	str	r0, [sp, #44]	; 0x2c
 800f190:	f7f3 fe48 	bl	8002e24 <__aeabi_i2d>
 800f194:	000b      	movs	r3, r1
 800f196:	0002      	movs	r2, r0
 800f198:	0029      	movs	r1, r5
 800f19a:	0020      	movs	r0, r4
 800f19c:	f7f3 fa5c 	bl	8002658 <__aeabi_dsub>
 800f1a0:	9b02      	ldr	r3, [sp, #8]
 800f1a2:	0006      	movs	r6, r0
 800f1a4:	000f      	movs	r7, r1
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	dd74      	ble.n	800f294 <__kernel_rem_pio2+0x24c>
 800f1aa:	2118      	movs	r1, #24
 800f1ac:	9b04      	ldr	r3, [sp, #16]
 800f1ae:	aa12      	add	r2, sp, #72	; 0x48
 800f1b0:	3b01      	subs	r3, #1
 800f1b2:	009b      	lsls	r3, r3, #2
 800f1b4:	589a      	ldr	r2, [r3, r2]
 800f1b6:	9802      	ldr	r0, [sp, #8]
 800f1b8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f1ba:	1a09      	subs	r1, r1, r0
 800f1bc:	0010      	movs	r0, r2
 800f1be:	4108      	asrs	r0, r1
 800f1c0:	1824      	adds	r4, r4, r0
 800f1c2:	4088      	lsls	r0, r1
 800f1c4:	a912      	add	r1, sp, #72	; 0x48
 800f1c6:	1a12      	subs	r2, r2, r0
 800f1c8:	505a      	str	r2, [r3, r1]
 800f1ca:	2317      	movs	r3, #23
 800f1cc:	9902      	ldr	r1, [sp, #8]
 800f1ce:	940b      	str	r4, [sp, #44]	; 0x2c
 800f1d0:	1a5b      	subs	r3, r3, r1
 800f1d2:	411a      	asrs	r2, r3
 800f1d4:	920a      	str	r2, [sp, #40]	; 0x28
 800f1d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	dd6d      	ble.n	800f2b8 <__kernel_rem_pio2+0x270>
 800f1dc:	2200      	movs	r2, #0
 800f1de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f1e0:	2080      	movs	r0, #128	; 0x80
 800f1e2:	3301      	adds	r3, #1
 800f1e4:	930b      	str	r3, [sp, #44]	; 0x2c
 800f1e6:	4b6c      	ldr	r3, [pc, #432]	; (800f398 <__kernel_rem_pio2+0x350>)
 800f1e8:	0014      	movs	r4, r2
 800f1ea:	469c      	mov	ip, r3
 800f1ec:	2501      	movs	r5, #1
 800f1ee:	0440      	lsls	r0, r0, #17
 800f1f0:	9b04      	ldr	r3, [sp, #16]
 800f1f2:	4293      	cmp	r3, r2
 800f1f4:	dd00      	ble.n	800f1f8 <__kernel_rem_pio2+0x1b0>
 800f1f6:	e098      	b.n	800f32a <__kernel_rem_pio2+0x2e2>
 800f1f8:	9b02      	ldr	r3, [sp, #8]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	dd05      	ble.n	800f20a <__kernel_rem_pio2+0x1c2>
 800f1fe:	2b01      	cmp	r3, #1
 800f200:	d100      	bne.n	800f204 <__kernel_rem_pio2+0x1bc>
 800f202:	e0a8      	b.n	800f356 <__kernel_rem_pio2+0x30e>
 800f204:	2b02      	cmp	r3, #2
 800f206:	d100      	bne.n	800f20a <__kernel_rem_pio2+0x1c2>
 800f208:	e0b0      	b.n	800f36c <__kernel_rem_pio2+0x324>
 800f20a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f20c:	2b02      	cmp	r3, #2
 800f20e:	d153      	bne.n	800f2b8 <__kernel_rem_pio2+0x270>
 800f210:	0032      	movs	r2, r6
 800f212:	003b      	movs	r3, r7
 800f214:	2000      	movs	r0, #0
 800f216:	4961      	ldr	r1, [pc, #388]	; (800f39c <__kernel_rem_pio2+0x354>)
 800f218:	f7f3 fa1e 	bl	8002658 <__aeabi_dsub>
 800f21c:	0006      	movs	r6, r0
 800f21e:	000f      	movs	r7, r1
 800f220:	2c00      	cmp	r4, #0
 800f222:	d049      	beq.n	800f2b8 <__kernel_rem_pio2+0x270>
 800f224:	9a02      	ldr	r2, [sp, #8]
 800f226:	2000      	movs	r0, #0
 800f228:	495c      	ldr	r1, [pc, #368]	; (800f39c <__kernel_rem_pio2+0x354>)
 800f22a:	f000 fc4f 	bl	800facc <scalbn>
 800f22e:	0002      	movs	r2, r0
 800f230:	000b      	movs	r3, r1
 800f232:	0030      	movs	r0, r6
 800f234:	0039      	movs	r1, r7
 800f236:	f7f3 fa0f 	bl	8002658 <__aeabi_dsub>
 800f23a:	0006      	movs	r6, r0
 800f23c:	000f      	movs	r7, r1
 800f23e:	e03b      	b.n	800f2b8 <__kernel_rem_pio2+0x270>
 800f240:	2200      	movs	r2, #0
 800f242:	4b57      	ldr	r3, [pc, #348]	; (800f3a0 <__kernel_rem_pio2+0x358>)
 800f244:	0020      	movs	r0, r4
 800f246:	0029      	movs	r1, r5
 800f248:	f7f2 ff9a 	bl	8002180 <__aeabi_dmul>
 800f24c:	f7f3 fdb4 	bl	8002db8 <__aeabi_d2iz>
 800f250:	f7f3 fde8 	bl	8002e24 <__aeabi_i2d>
 800f254:	2200      	movs	r2, #0
 800f256:	4b53      	ldr	r3, [pc, #332]	; (800f3a4 <__kernel_rem_pio2+0x35c>)
 800f258:	0006      	movs	r6, r0
 800f25a:	000f      	movs	r7, r1
 800f25c:	f7f2 ff90 	bl	8002180 <__aeabi_dmul>
 800f260:	0002      	movs	r2, r0
 800f262:	000b      	movs	r3, r1
 800f264:	0020      	movs	r0, r4
 800f266:	0029      	movs	r1, r5
 800f268:	f7f3 f9f6 	bl	8002658 <__aeabi_dsub>
 800f26c:	f7f3 fda4 	bl	8002db8 <__aeabi_d2iz>
 800f270:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f272:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f274:	c301      	stmia	r3!, {r0}
 800f276:	930b      	str	r3, [sp, #44]	; 0x2c
 800f278:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f27a:	0030      	movs	r0, r6
 800f27c:	3b01      	subs	r3, #1
 800f27e:	930a      	str	r3, [sp, #40]	; 0x28
 800f280:	00db      	lsls	r3, r3, #3
 800f282:	18d3      	adds	r3, r2, r3
 800f284:	0039      	movs	r1, r7
 800f286:	681a      	ldr	r2, [r3, #0]
 800f288:	685b      	ldr	r3, [r3, #4]
 800f28a:	f7f2 f809 	bl	80012a0 <__aeabi_dadd>
 800f28e:	0004      	movs	r4, r0
 800f290:	000d      	movs	r5, r1
 800f292:	e75d      	b.n	800f150 <__kernel_rem_pio2+0x108>
 800f294:	9b02      	ldr	r3, [sp, #8]
 800f296:	2b00      	cmp	r3, #0
 800f298:	d107      	bne.n	800f2aa <__kernel_rem_pio2+0x262>
 800f29a:	9b04      	ldr	r3, [sp, #16]
 800f29c:	aa12      	add	r2, sp, #72	; 0x48
 800f29e:	3b01      	subs	r3, #1
 800f2a0:	009b      	lsls	r3, r3, #2
 800f2a2:	5898      	ldr	r0, [r3, r2]
 800f2a4:	15c3      	asrs	r3, r0, #23
 800f2a6:	930a      	str	r3, [sp, #40]	; 0x28
 800f2a8:	e795      	b.n	800f1d6 <__kernel_rem_pio2+0x18e>
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	4b3e      	ldr	r3, [pc, #248]	; (800f3a8 <__kernel_rem_pio2+0x360>)
 800f2ae:	f7f1 f8ed 	bl	800048c <__aeabi_dcmpge>
 800f2b2:	2800      	cmp	r0, #0
 800f2b4:	d136      	bne.n	800f324 <__kernel_rem_pio2+0x2dc>
 800f2b6:	900a      	str	r0, [sp, #40]	; 0x28
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	0030      	movs	r0, r6
 800f2be:	0039      	movs	r1, r7
 800f2c0:	f7f1 f8c0 	bl	8000444 <__aeabi_dcmpeq>
 800f2c4:	2800      	cmp	r0, #0
 800f2c6:	d100      	bne.n	800f2ca <__kernel_rem_pio2+0x282>
 800f2c8:	e0b9      	b.n	800f43e <__kernel_rem_pio2+0x3f6>
 800f2ca:	2200      	movs	r2, #0
 800f2cc:	9b04      	ldr	r3, [sp, #16]
 800f2ce:	3b01      	subs	r3, #1
 800f2d0:	9300      	str	r3, [sp, #0]
 800f2d2:	9908      	ldr	r1, [sp, #32]
 800f2d4:	428b      	cmp	r3, r1
 800f2d6:	da52      	bge.n	800f37e <__kernel_rem_pio2+0x336>
 800f2d8:	2a00      	cmp	r2, #0
 800f2da:	d100      	bne.n	800f2de <__kernel_rem_pio2+0x296>
 800f2dc:	e095      	b.n	800f40a <__kernel_rem_pio2+0x3c2>
 800f2de:	9b02      	ldr	r3, [sp, #8]
 800f2e0:	aa12      	add	r2, sp, #72	; 0x48
 800f2e2:	3b18      	subs	r3, #24
 800f2e4:	9302      	str	r3, [sp, #8]
 800f2e6:	9b00      	ldr	r3, [sp, #0]
 800f2e8:	009b      	lsls	r3, r3, #2
 800f2ea:	589b      	ldr	r3, [r3, r2]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d100      	bne.n	800f2f2 <__kernel_rem_pio2+0x2aa>
 800f2f0:	e0a1      	b.n	800f436 <__kernel_rem_pio2+0x3ee>
 800f2f2:	2000      	movs	r0, #0
 800f2f4:	9a02      	ldr	r2, [sp, #8]
 800f2f6:	4929      	ldr	r1, [pc, #164]	; (800f39c <__kernel_rem_pio2+0x354>)
 800f2f8:	f000 fbe8 	bl	800facc <scalbn>
 800f2fc:	0006      	movs	r6, r0
 800f2fe:	000f      	movs	r7, r1
 800f300:	9c00      	ldr	r4, [sp, #0]
 800f302:	2c00      	cmp	r4, #0
 800f304:	db00      	blt.n	800f308 <__kernel_rem_pio2+0x2c0>
 800f306:	e0d9      	b.n	800f4bc <__kernel_rem_pio2+0x474>
 800f308:	2600      	movs	r6, #0
 800f30a:	9d00      	ldr	r5, [sp, #0]
 800f30c:	2d00      	cmp	r5, #0
 800f30e:	da00      	bge.n	800f312 <__kernel_rem_pio2+0x2ca>
 800f310:	e10c      	b.n	800f52c <__kernel_rem_pio2+0x4e4>
 800f312:	ab76      	add	r3, sp, #472	; 0x1d8
 800f314:	00ef      	lsls	r7, r5, #3
 800f316:	2400      	movs	r4, #0
 800f318:	18ff      	adds	r7, r7, r3
 800f31a:	2300      	movs	r3, #0
 800f31c:	9302      	str	r3, [sp, #8]
 800f31e:	9403      	str	r4, [sp, #12]
 800f320:	2400      	movs	r4, #0
 800f322:	e0f4      	b.n	800f50e <__kernel_rem_pio2+0x4c6>
 800f324:	2302      	movs	r3, #2
 800f326:	930a      	str	r3, [sp, #40]	; 0x28
 800f328:	e758      	b.n	800f1dc <__kernel_rem_pio2+0x194>
 800f32a:	9b00      	ldr	r3, [sp, #0]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	2c00      	cmp	r4, #0
 800f330:	d10b      	bne.n	800f34a <__kernel_rem_pio2+0x302>
 800f332:	2b00      	cmp	r3, #0
 800f334:	d003      	beq.n	800f33e <__kernel_rem_pio2+0x2f6>
 800f336:	9c00      	ldr	r4, [sp, #0]
 800f338:	1ac3      	subs	r3, r0, r3
 800f33a:	6023      	str	r3, [r4, #0]
 800f33c:	002b      	movs	r3, r5
 800f33e:	9c00      	ldr	r4, [sp, #0]
 800f340:	3201      	adds	r2, #1
 800f342:	3404      	adds	r4, #4
 800f344:	9400      	str	r4, [sp, #0]
 800f346:	001c      	movs	r4, r3
 800f348:	e752      	b.n	800f1f0 <__kernel_rem_pio2+0x1a8>
 800f34a:	4661      	mov	r1, ip
 800f34c:	1acb      	subs	r3, r1, r3
 800f34e:	9900      	ldr	r1, [sp, #0]
 800f350:	600b      	str	r3, [r1, #0]
 800f352:	0023      	movs	r3, r4
 800f354:	e7f3      	b.n	800f33e <__kernel_rem_pio2+0x2f6>
 800f356:	9b04      	ldr	r3, [sp, #16]
 800f358:	aa12      	add	r2, sp, #72	; 0x48
 800f35a:	3b01      	subs	r3, #1
 800f35c:	009b      	lsls	r3, r3, #2
 800f35e:	589a      	ldr	r2, [r3, r2]
 800f360:	9200      	str	r2, [sp, #0]
 800f362:	0252      	lsls	r2, r2, #9
 800f364:	0a52      	lsrs	r2, r2, #9
 800f366:	a912      	add	r1, sp, #72	; 0x48
 800f368:	505a      	str	r2, [r3, r1]
 800f36a:	e74e      	b.n	800f20a <__kernel_rem_pio2+0x1c2>
 800f36c:	9b04      	ldr	r3, [sp, #16]
 800f36e:	aa12      	add	r2, sp, #72	; 0x48
 800f370:	3b01      	subs	r3, #1
 800f372:	009b      	lsls	r3, r3, #2
 800f374:	589a      	ldr	r2, [r3, r2]
 800f376:	9200      	str	r2, [sp, #0]
 800f378:	0292      	lsls	r2, r2, #10
 800f37a:	0a92      	lsrs	r2, r2, #10
 800f37c:	e7f3      	b.n	800f366 <__kernel_rem_pio2+0x31e>
 800f37e:	0099      	lsls	r1, r3, #2
 800f380:	a812      	add	r0, sp, #72	; 0x48
 800f382:	5809      	ldr	r1, [r1, r0]
 800f384:	3b01      	subs	r3, #1
 800f386:	430a      	orrs	r2, r1
 800f388:	e7a3      	b.n	800f2d2 <__kernel_rem_pio2+0x28a>
 800f38a:	46c0      	nop			; (mov r8, r8)
 800f38c:	fffffd84 	.word	0xfffffd84
 800f390:	080106c0 	.word	0x080106c0
 800f394:	40200000 	.word	0x40200000
 800f398:	00ffffff 	.word	0x00ffffff
 800f39c:	3ff00000 	.word	0x3ff00000
 800f3a0:	3e700000 	.word	0x3e700000
 800f3a4:	41700000 	.word	0x41700000
 800f3a8:	3fe00000 	.word	0x3fe00000
 800f3ac:	3301      	adds	r3, #1
 800f3ae:	9910      	ldr	r1, [sp, #64]	; 0x40
 800f3b0:	009a      	lsls	r2, r3, #2
 800f3b2:	4252      	negs	r2, r2
 800f3b4:	588a      	ldr	r2, [r1, r2]
 800f3b6:	2a00      	cmp	r2, #0
 800f3b8:	d0f8      	beq.n	800f3ac <__kernel_rem_pio2+0x364>
 800f3ba:	9a04      	ldr	r2, [sp, #16]
 800f3bc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f3be:	1c57      	adds	r7, r2, #1
 800f3c0:	1854      	adds	r4, r2, r1
 800f3c2:	00e4      	lsls	r4, r4, #3
 800f3c4:	aa26      	add	r2, sp, #152	; 0x98
 800f3c6:	1914      	adds	r4, r2, r4
 800f3c8:	9a04      	ldr	r2, [sp, #16]
 800f3ca:	18d3      	adds	r3, r2, r3
 800f3cc:	9304      	str	r3, [sp, #16]
 800f3ce:	9b04      	ldr	r3, [sp, #16]
 800f3d0:	42bb      	cmp	r3, r7
 800f3d2:	da00      	bge.n	800f3d6 <__kernel_rem_pio2+0x38e>
 800f3d4:	e6b0      	b.n	800f138 <__kernel_rem_pio2+0xf0>
 800f3d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f3d8:	00bb      	lsls	r3, r7, #2
 800f3da:	58d0      	ldr	r0, [r2, r3]
 800f3dc:	f7f3 fd22 	bl	8002e24 <__aeabi_i2d>
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	0026      	movs	r6, r4
 800f3e6:	2500      	movs	r5, #0
 800f3e8:	6020      	str	r0, [r4, #0]
 800f3ea:	6061      	str	r1, [r4, #4]
 800f3ec:	9200      	str	r2, [sp, #0]
 800f3ee:	9301      	str	r3, [sp, #4]
 800f3f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f3f2:	429d      	cmp	r5, r3
 800f3f4:	dd0b      	ble.n	800f40e <__kernel_rem_pio2+0x3c6>
 800f3f6:	00fb      	lsls	r3, r7, #3
 800f3f8:	aa76      	add	r2, sp, #472	; 0x1d8
 800f3fa:	18d3      	adds	r3, r2, r3
 800f3fc:	3701      	adds	r7, #1
 800f3fe:	9900      	ldr	r1, [sp, #0]
 800f400:	9a01      	ldr	r2, [sp, #4]
 800f402:	3408      	adds	r4, #8
 800f404:	6019      	str	r1, [r3, #0]
 800f406:	605a      	str	r2, [r3, #4]
 800f408:	e7e1      	b.n	800f3ce <__kernel_rem_pio2+0x386>
 800f40a:	2301      	movs	r3, #1
 800f40c:	e7cf      	b.n	800f3ae <__kernel_rem_pio2+0x366>
 800f40e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f410:	00e9      	lsls	r1, r5, #3
 800f412:	1859      	adds	r1, r3, r1
 800f414:	6808      	ldr	r0, [r1, #0]
 800f416:	6849      	ldr	r1, [r1, #4]
 800f418:	6832      	ldr	r2, [r6, #0]
 800f41a:	6873      	ldr	r3, [r6, #4]
 800f41c:	f7f2 feb0 	bl	8002180 <__aeabi_dmul>
 800f420:	0002      	movs	r2, r0
 800f422:	000b      	movs	r3, r1
 800f424:	9800      	ldr	r0, [sp, #0]
 800f426:	9901      	ldr	r1, [sp, #4]
 800f428:	f7f1 ff3a 	bl	80012a0 <__aeabi_dadd>
 800f42c:	3501      	adds	r5, #1
 800f42e:	9000      	str	r0, [sp, #0]
 800f430:	9101      	str	r1, [sp, #4]
 800f432:	3e08      	subs	r6, #8
 800f434:	e7dc      	b.n	800f3f0 <__kernel_rem_pio2+0x3a8>
 800f436:	9b00      	ldr	r3, [sp, #0]
 800f438:	3b01      	subs	r3, #1
 800f43a:	9300      	str	r3, [sp, #0]
 800f43c:	e74f      	b.n	800f2de <__kernel_rem_pio2+0x296>
 800f43e:	9b02      	ldr	r3, [sp, #8]
 800f440:	0030      	movs	r0, r6
 800f442:	425a      	negs	r2, r3
 800f444:	0039      	movs	r1, r7
 800f446:	f000 fb41 	bl	800facc <scalbn>
 800f44a:	2200      	movs	r2, #0
 800f44c:	4bb6      	ldr	r3, [pc, #728]	; (800f728 <__kernel_rem_pio2+0x6e0>)
 800f44e:	0004      	movs	r4, r0
 800f450:	000d      	movs	r5, r1
 800f452:	f7f1 f81b 	bl	800048c <__aeabi_dcmpge>
 800f456:	2800      	cmp	r0, #0
 800f458:	d025      	beq.n	800f4a6 <__kernel_rem_pio2+0x45e>
 800f45a:	2200      	movs	r2, #0
 800f45c:	4bb3      	ldr	r3, [pc, #716]	; (800f72c <__kernel_rem_pio2+0x6e4>)
 800f45e:	0020      	movs	r0, r4
 800f460:	0029      	movs	r1, r5
 800f462:	f7f2 fe8d 	bl	8002180 <__aeabi_dmul>
 800f466:	f7f3 fca7 	bl	8002db8 <__aeabi_d2iz>
 800f46a:	9b04      	ldr	r3, [sp, #16]
 800f46c:	0006      	movs	r6, r0
 800f46e:	009f      	lsls	r7, r3, #2
 800f470:	f7f3 fcd8 	bl	8002e24 <__aeabi_i2d>
 800f474:	2200      	movs	r2, #0
 800f476:	4bac      	ldr	r3, [pc, #688]	; (800f728 <__kernel_rem_pio2+0x6e0>)
 800f478:	f7f2 fe82 	bl	8002180 <__aeabi_dmul>
 800f47c:	0002      	movs	r2, r0
 800f47e:	000b      	movs	r3, r1
 800f480:	0020      	movs	r0, r4
 800f482:	0029      	movs	r1, r5
 800f484:	f7f3 f8e8 	bl	8002658 <__aeabi_dsub>
 800f488:	f7f3 fc96 	bl	8002db8 <__aeabi_d2iz>
 800f48c:	ab12      	add	r3, sp, #72	; 0x48
 800f48e:	51d8      	str	r0, [r3, r7]
 800f490:	9b04      	ldr	r3, [sp, #16]
 800f492:	aa12      	add	r2, sp, #72	; 0x48
 800f494:	3301      	adds	r3, #1
 800f496:	9300      	str	r3, [sp, #0]
 800f498:	9b02      	ldr	r3, [sp, #8]
 800f49a:	3318      	adds	r3, #24
 800f49c:	9302      	str	r3, [sp, #8]
 800f49e:	9b00      	ldr	r3, [sp, #0]
 800f4a0:	009b      	lsls	r3, r3, #2
 800f4a2:	509e      	str	r6, [r3, r2]
 800f4a4:	e725      	b.n	800f2f2 <__kernel_rem_pio2+0x2aa>
 800f4a6:	9b04      	ldr	r3, [sp, #16]
 800f4a8:	0020      	movs	r0, r4
 800f4aa:	0029      	movs	r1, r5
 800f4ac:	009e      	lsls	r6, r3, #2
 800f4ae:	f7f3 fc83 	bl	8002db8 <__aeabi_d2iz>
 800f4b2:	ab12      	add	r3, sp, #72	; 0x48
 800f4b4:	5198      	str	r0, [r3, r6]
 800f4b6:	9b04      	ldr	r3, [sp, #16]
 800f4b8:	9300      	str	r3, [sp, #0]
 800f4ba:	e71a      	b.n	800f2f2 <__kernel_rem_pio2+0x2aa>
 800f4bc:	00e5      	lsls	r5, r4, #3
 800f4be:	ab76      	add	r3, sp, #472	; 0x1d8
 800f4c0:	aa12      	add	r2, sp, #72	; 0x48
 800f4c2:	195d      	adds	r5, r3, r5
 800f4c4:	00a3      	lsls	r3, r4, #2
 800f4c6:	5898      	ldr	r0, [r3, r2]
 800f4c8:	f7f3 fcac 	bl	8002e24 <__aeabi_i2d>
 800f4cc:	0032      	movs	r2, r6
 800f4ce:	003b      	movs	r3, r7
 800f4d0:	f7f2 fe56 	bl	8002180 <__aeabi_dmul>
 800f4d4:	2200      	movs	r2, #0
 800f4d6:	6028      	str	r0, [r5, #0]
 800f4d8:	6069      	str	r1, [r5, #4]
 800f4da:	4b94      	ldr	r3, [pc, #592]	; (800f72c <__kernel_rem_pio2+0x6e4>)
 800f4dc:	0030      	movs	r0, r6
 800f4de:	0039      	movs	r1, r7
 800f4e0:	f7f2 fe4e 	bl	8002180 <__aeabi_dmul>
 800f4e4:	3c01      	subs	r4, #1
 800f4e6:	0006      	movs	r6, r0
 800f4e8:	000f      	movs	r7, r1
 800f4ea:	e70a      	b.n	800f302 <__kernel_rem_pio2+0x2ba>
 800f4ec:	4b90      	ldr	r3, [pc, #576]	; (800f730 <__kernel_rem_pio2+0x6e8>)
 800f4ee:	00e1      	lsls	r1, r4, #3
 800f4f0:	1859      	adds	r1, r3, r1
 800f4f2:	6808      	ldr	r0, [r1, #0]
 800f4f4:	6849      	ldr	r1, [r1, #4]
 800f4f6:	cf0c      	ldmia	r7!, {r2, r3}
 800f4f8:	f7f2 fe42 	bl	8002180 <__aeabi_dmul>
 800f4fc:	0002      	movs	r2, r0
 800f4fe:	000b      	movs	r3, r1
 800f500:	9802      	ldr	r0, [sp, #8]
 800f502:	9903      	ldr	r1, [sp, #12]
 800f504:	f7f1 fecc 	bl	80012a0 <__aeabi_dadd>
 800f508:	9002      	str	r0, [sp, #8]
 800f50a:	9103      	str	r1, [sp, #12]
 800f50c:	3401      	adds	r4, #1
 800f50e:	9b08      	ldr	r3, [sp, #32]
 800f510:	429c      	cmp	r4, r3
 800f512:	dc01      	bgt.n	800f518 <__kernel_rem_pio2+0x4d0>
 800f514:	42a6      	cmp	r6, r4
 800f516:	dae9      	bge.n	800f4ec <__kernel_rem_pio2+0x4a4>
 800f518:	00f3      	lsls	r3, r6, #3
 800f51a:	aa4e      	add	r2, sp, #312	; 0x138
 800f51c:	18d3      	adds	r3, r2, r3
 800f51e:	3d01      	subs	r5, #1
 800f520:	9902      	ldr	r1, [sp, #8]
 800f522:	9a03      	ldr	r2, [sp, #12]
 800f524:	3601      	adds	r6, #1
 800f526:	6019      	str	r1, [r3, #0]
 800f528:	605a      	str	r2, [r3, #4]
 800f52a:	e6ef      	b.n	800f30c <__kernel_rem_pio2+0x2c4>
 800f52c:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f52e:	2b02      	cmp	r3, #2
 800f530:	dc0b      	bgt.n	800f54a <__kernel_rem_pio2+0x502>
 800f532:	2b00      	cmp	r3, #0
 800f534:	dd00      	ble.n	800f538 <__kernel_rem_pio2+0x4f0>
 800f536:	e08a      	b.n	800f64e <__kernel_rem_pio2+0x606>
 800f538:	d055      	beq.n	800f5e6 <__kernel_rem_pio2+0x59e>
 800f53a:	2007      	movs	r0, #7
 800f53c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f53e:	4003      	ands	r3, r0
 800f540:	0018      	movs	r0, r3
 800f542:	239f      	movs	r3, #159	; 0x9f
 800f544:	009b      	lsls	r3, r3, #2
 800f546:	449d      	add	sp, r3
 800f548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f54a:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f54c:	2b03      	cmp	r3, #3
 800f54e:	d1f4      	bne.n	800f53a <__kernel_rem_pio2+0x4f2>
 800f550:	9b00      	ldr	r3, [sp, #0]
 800f552:	00dc      	lsls	r4, r3, #3
 800f554:	ab4e      	add	r3, sp, #312	; 0x138
 800f556:	191c      	adds	r4, r3, r4
 800f558:	0025      	movs	r5, r4
 800f55a:	9b00      	ldr	r3, [sp, #0]
 800f55c:	9302      	str	r3, [sp, #8]
 800f55e:	9b02      	ldr	r3, [sp, #8]
 800f560:	3d08      	subs	r5, #8
 800f562:	2b00      	cmp	r3, #0
 800f564:	dd00      	ble.n	800f568 <__kernel_rem_pio2+0x520>
 800f566:	e083      	b.n	800f670 <__kernel_rem_pio2+0x628>
 800f568:	9d00      	ldr	r5, [sp, #0]
 800f56a:	3c08      	subs	r4, #8
 800f56c:	2d01      	cmp	r5, #1
 800f56e:	dd00      	ble.n	800f572 <__kernel_rem_pio2+0x52a>
 800f570:	e0a0      	b.n	800f6b4 <__kernel_rem_pio2+0x66c>
 800f572:	2400      	movs	r4, #0
 800f574:	0021      	movs	r1, r4
 800f576:	9b00      	ldr	r3, [sp, #0]
 800f578:	2b01      	cmp	r3, #1
 800f57a:	dd00      	ble.n	800f57e <__kernel_rem_pio2+0x536>
 800f57c:	e0b8      	b.n	800f6f0 <__kernel_rem_pio2+0x6a8>
 800f57e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f580:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 800f582:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 800f584:	9d50      	ldr	r5, [sp, #320]	; 0x140
 800f586:	9851      	ldr	r0, [sp, #324]	; 0x144
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d000      	beq.n	800f58e <__kernel_rem_pio2+0x546>
 800f58c:	e0be      	b.n	800f70c <__kernel_rem_pio2+0x6c4>
 800f58e:	0033      	movs	r3, r6
 800f590:	003a      	movs	r2, r7
 800f592:	9e07      	ldr	r6, [sp, #28]
 800f594:	6032      	str	r2, [r6, #0]
 800f596:	6073      	str	r3, [r6, #4]
 800f598:	002a      	movs	r2, r5
 800f59a:	0003      	movs	r3, r0
 800f59c:	60b2      	str	r2, [r6, #8]
 800f59e:	60f3      	str	r3, [r6, #12]
 800f5a0:	0022      	movs	r2, r4
 800f5a2:	000b      	movs	r3, r1
 800f5a4:	6132      	str	r2, [r6, #16]
 800f5a6:	6173      	str	r3, [r6, #20]
 800f5a8:	e7c7      	b.n	800f53a <__kernel_rem_pio2+0x4f2>
 800f5aa:	9b00      	ldr	r3, [sp, #0]
 800f5ac:	aa4e      	add	r2, sp, #312	; 0x138
 800f5ae:	00db      	lsls	r3, r3, #3
 800f5b0:	18d3      	adds	r3, r2, r3
 800f5b2:	0028      	movs	r0, r5
 800f5b4:	681a      	ldr	r2, [r3, #0]
 800f5b6:	685b      	ldr	r3, [r3, #4]
 800f5b8:	0021      	movs	r1, r4
 800f5ba:	f7f1 fe71 	bl	80012a0 <__aeabi_dadd>
 800f5be:	0005      	movs	r5, r0
 800f5c0:	000c      	movs	r4, r1
 800f5c2:	9b00      	ldr	r3, [sp, #0]
 800f5c4:	3b01      	subs	r3, #1
 800f5c6:	9300      	str	r3, [sp, #0]
 800f5c8:	9b00      	ldr	r3, [sp, #0]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	daed      	bge.n	800f5aa <__kernel_rem_pio2+0x562>
 800f5ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d002      	beq.n	800f5da <__kernel_rem_pio2+0x592>
 800f5d4:	2380      	movs	r3, #128	; 0x80
 800f5d6:	061b      	lsls	r3, r3, #24
 800f5d8:	18e4      	adds	r4, r4, r3
 800f5da:	002a      	movs	r2, r5
 800f5dc:	0023      	movs	r3, r4
 800f5de:	9907      	ldr	r1, [sp, #28]
 800f5e0:	600a      	str	r2, [r1, #0]
 800f5e2:	604b      	str	r3, [r1, #4]
 800f5e4:	e7a9      	b.n	800f53a <__kernel_rem_pio2+0x4f2>
 800f5e6:	9da4      	ldr	r5, [sp, #656]	; 0x290
 800f5e8:	002c      	movs	r4, r5
 800f5ea:	e7ed      	b.n	800f5c8 <__kernel_rem_pio2+0x580>
 800f5ec:	00e3      	lsls	r3, r4, #3
 800f5ee:	aa4e      	add	r2, sp, #312	; 0x138
 800f5f0:	18d3      	adds	r3, r2, r3
 800f5f2:	0030      	movs	r0, r6
 800f5f4:	681a      	ldr	r2, [r3, #0]
 800f5f6:	685b      	ldr	r3, [r3, #4]
 800f5f8:	0029      	movs	r1, r5
 800f5fa:	f7f1 fe51 	bl	80012a0 <__aeabi_dadd>
 800f5fe:	0006      	movs	r6, r0
 800f600:	000d      	movs	r5, r1
 800f602:	3c01      	subs	r4, #1
 800f604:	2c00      	cmp	r4, #0
 800f606:	daf1      	bge.n	800f5ec <__kernel_rem_pio2+0x5a4>
 800f608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f60a:	0029      	movs	r1, r5
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d002      	beq.n	800f616 <__kernel_rem_pio2+0x5ce>
 800f610:	2380      	movs	r3, #128	; 0x80
 800f612:	061b      	lsls	r3, r3, #24
 800f614:	18e9      	adds	r1, r5, r3
 800f616:	0032      	movs	r2, r6
 800f618:	000b      	movs	r3, r1
 800f61a:	9907      	ldr	r1, [sp, #28]
 800f61c:	2401      	movs	r4, #1
 800f61e:	600a      	str	r2, [r1, #0]
 800f620:	604b      	str	r3, [r1, #4]
 800f622:	984e      	ldr	r0, [sp, #312]	; 0x138
 800f624:	994f      	ldr	r1, [sp, #316]	; 0x13c
 800f626:	002b      	movs	r3, r5
 800f628:	f7f3 f816 	bl	8002658 <__aeabi_dsub>
 800f62c:	0006      	movs	r6, r0
 800f62e:	000d      	movs	r5, r1
 800f630:	9b00      	ldr	r3, [sp, #0]
 800f632:	42a3      	cmp	r3, r4
 800f634:	da0f      	bge.n	800f656 <__kernel_rem_pio2+0x60e>
 800f636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d002      	beq.n	800f642 <__kernel_rem_pio2+0x5fa>
 800f63c:	2380      	movs	r3, #128	; 0x80
 800f63e:	061b      	lsls	r3, r3, #24
 800f640:	18ed      	adds	r5, r5, r3
 800f642:	0032      	movs	r2, r6
 800f644:	002b      	movs	r3, r5
 800f646:	9907      	ldr	r1, [sp, #28]
 800f648:	608a      	str	r2, [r1, #8]
 800f64a:	60cb      	str	r3, [r1, #12]
 800f64c:	e775      	b.n	800f53a <__kernel_rem_pio2+0x4f2>
 800f64e:	2600      	movs	r6, #0
 800f650:	9c00      	ldr	r4, [sp, #0]
 800f652:	0035      	movs	r5, r6
 800f654:	e7d6      	b.n	800f604 <__kernel_rem_pio2+0x5bc>
 800f656:	00e3      	lsls	r3, r4, #3
 800f658:	aa4e      	add	r2, sp, #312	; 0x138
 800f65a:	18d3      	adds	r3, r2, r3
 800f65c:	0030      	movs	r0, r6
 800f65e:	681a      	ldr	r2, [r3, #0]
 800f660:	685b      	ldr	r3, [r3, #4]
 800f662:	0029      	movs	r1, r5
 800f664:	f7f1 fe1c 	bl	80012a0 <__aeabi_dadd>
 800f668:	3401      	adds	r4, #1
 800f66a:	0006      	movs	r6, r0
 800f66c:	000d      	movs	r5, r1
 800f66e:	e7df      	b.n	800f630 <__kernel_rem_pio2+0x5e8>
 800f670:	9b02      	ldr	r3, [sp, #8]
 800f672:	68ae      	ldr	r6, [r5, #8]
 800f674:	68ef      	ldr	r7, [r5, #12]
 800f676:	3b01      	subs	r3, #1
 800f678:	9302      	str	r3, [sp, #8]
 800f67a:	682a      	ldr	r2, [r5, #0]
 800f67c:	686b      	ldr	r3, [r5, #4]
 800f67e:	9204      	str	r2, [sp, #16]
 800f680:	9305      	str	r3, [sp, #20]
 800f682:	9804      	ldr	r0, [sp, #16]
 800f684:	9905      	ldr	r1, [sp, #20]
 800f686:	0032      	movs	r2, r6
 800f688:	003b      	movs	r3, r7
 800f68a:	f7f1 fe09 	bl	80012a0 <__aeabi_dadd>
 800f68e:	0002      	movs	r2, r0
 800f690:	000b      	movs	r3, r1
 800f692:	9008      	str	r0, [sp, #32]
 800f694:	9109      	str	r1, [sp, #36]	; 0x24
 800f696:	9804      	ldr	r0, [sp, #16]
 800f698:	9905      	ldr	r1, [sp, #20]
 800f69a:	f7f2 ffdd 	bl	8002658 <__aeabi_dsub>
 800f69e:	0032      	movs	r2, r6
 800f6a0:	003b      	movs	r3, r7
 800f6a2:	f7f1 fdfd 	bl	80012a0 <__aeabi_dadd>
 800f6a6:	9a08      	ldr	r2, [sp, #32]
 800f6a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6aa:	60a8      	str	r0, [r5, #8]
 800f6ac:	60e9      	str	r1, [r5, #12]
 800f6ae:	602a      	str	r2, [r5, #0]
 800f6b0:	606b      	str	r3, [r5, #4]
 800f6b2:	e754      	b.n	800f55e <__kernel_rem_pio2+0x516>
 800f6b4:	6826      	ldr	r6, [r4, #0]
 800f6b6:	6867      	ldr	r7, [r4, #4]
 800f6b8:	68a2      	ldr	r2, [r4, #8]
 800f6ba:	68e3      	ldr	r3, [r4, #12]
 800f6bc:	0030      	movs	r0, r6
 800f6be:	0039      	movs	r1, r7
 800f6c0:	9202      	str	r2, [sp, #8]
 800f6c2:	9303      	str	r3, [sp, #12]
 800f6c4:	f7f1 fdec 	bl	80012a0 <__aeabi_dadd>
 800f6c8:	0002      	movs	r2, r0
 800f6ca:	000b      	movs	r3, r1
 800f6cc:	9004      	str	r0, [sp, #16]
 800f6ce:	9105      	str	r1, [sp, #20]
 800f6d0:	0030      	movs	r0, r6
 800f6d2:	0039      	movs	r1, r7
 800f6d4:	f7f2 ffc0 	bl	8002658 <__aeabi_dsub>
 800f6d8:	9a02      	ldr	r2, [sp, #8]
 800f6da:	9b03      	ldr	r3, [sp, #12]
 800f6dc:	f7f1 fde0 	bl	80012a0 <__aeabi_dadd>
 800f6e0:	9a04      	ldr	r2, [sp, #16]
 800f6e2:	9b05      	ldr	r3, [sp, #20]
 800f6e4:	60a0      	str	r0, [r4, #8]
 800f6e6:	60e1      	str	r1, [r4, #12]
 800f6e8:	6022      	str	r2, [r4, #0]
 800f6ea:	6063      	str	r3, [r4, #4]
 800f6ec:	3d01      	subs	r5, #1
 800f6ee:	e73c      	b.n	800f56a <__kernel_rem_pio2+0x522>
 800f6f0:	9b00      	ldr	r3, [sp, #0]
 800f6f2:	aa4e      	add	r2, sp, #312	; 0x138
 800f6f4:	00db      	lsls	r3, r3, #3
 800f6f6:	18d3      	adds	r3, r2, r3
 800f6f8:	0020      	movs	r0, r4
 800f6fa:	681a      	ldr	r2, [r3, #0]
 800f6fc:	685b      	ldr	r3, [r3, #4]
 800f6fe:	f7f1 fdcf 	bl	80012a0 <__aeabi_dadd>
 800f702:	9b00      	ldr	r3, [sp, #0]
 800f704:	0004      	movs	r4, r0
 800f706:	3b01      	subs	r3, #1
 800f708:	9300      	str	r3, [sp, #0]
 800f70a:	e734      	b.n	800f576 <__kernel_rem_pio2+0x52e>
 800f70c:	9b07      	ldr	r3, [sp, #28]
 800f70e:	9a07      	ldr	r2, [sp, #28]
 800f710:	601f      	str	r7, [r3, #0]
 800f712:	2380      	movs	r3, #128	; 0x80
 800f714:	061b      	lsls	r3, r3, #24
 800f716:	18f6      	adds	r6, r6, r3
 800f718:	18c0      	adds	r0, r0, r3
 800f71a:	18c9      	adds	r1, r1, r3
 800f71c:	6056      	str	r6, [r2, #4]
 800f71e:	6095      	str	r5, [r2, #8]
 800f720:	60d0      	str	r0, [r2, #12]
 800f722:	6114      	str	r4, [r2, #16]
 800f724:	6151      	str	r1, [r2, #20]
 800f726:	e708      	b.n	800f53a <__kernel_rem_pio2+0x4f2>
 800f728:	41700000 	.word	0x41700000
 800f72c:	3e700000 	.word	0x3e700000
 800f730:	08010680 	.word	0x08010680

0800f734 <__kernel_sin>:
 800f734:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f736:	b089      	sub	sp, #36	; 0x24
 800f738:	9202      	str	r2, [sp, #8]
 800f73a:	9303      	str	r3, [sp, #12]
 800f73c:	22f9      	movs	r2, #249	; 0xf9
 800f73e:	004b      	lsls	r3, r1, #1
 800f740:	0007      	movs	r7, r0
 800f742:	000e      	movs	r6, r1
 800f744:	085b      	lsrs	r3, r3, #1
 800f746:	0592      	lsls	r2, r2, #22
 800f748:	4293      	cmp	r3, r2
 800f74a:	da03      	bge.n	800f754 <__kernel_sin+0x20>
 800f74c:	f7f3 fb34 	bl	8002db8 <__aeabi_d2iz>
 800f750:	2800      	cmp	r0, #0
 800f752:	d04c      	beq.n	800f7ee <__kernel_sin+0xba>
 800f754:	003a      	movs	r2, r7
 800f756:	0033      	movs	r3, r6
 800f758:	0038      	movs	r0, r7
 800f75a:	0031      	movs	r1, r6
 800f75c:	f7f2 fd10 	bl	8002180 <__aeabi_dmul>
 800f760:	0004      	movs	r4, r0
 800f762:	000d      	movs	r5, r1
 800f764:	0002      	movs	r2, r0
 800f766:	000b      	movs	r3, r1
 800f768:	0038      	movs	r0, r7
 800f76a:	0031      	movs	r1, r6
 800f76c:	f7f2 fd08 	bl	8002180 <__aeabi_dmul>
 800f770:	4a39      	ldr	r2, [pc, #228]	; (800f858 <__kernel_sin+0x124>)
 800f772:	9000      	str	r0, [sp, #0]
 800f774:	9101      	str	r1, [sp, #4]
 800f776:	4b39      	ldr	r3, [pc, #228]	; (800f85c <__kernel_sin+0x128>)
 800f778:	0020      	movs	r0, r4
 800f77a:	0029      	movs	r1, r5
 800f77c:	f7f2 fd00 	bl	8002180 <__aeabi_dmul>
 800f780:	4a37      	ldr	r2, [pc, #220]	; (800f860 <__kernel_sin+0x12c>)
 800f782:	4b38      	ldr	r3, [pc, #224]	; (800f864 <__kernel_sin+0x130>)
 800f784:	f7f2 ff68 	bl	8002658 <__aeabi_dsub>
 800f788:	0022      	movs	r2, r4
 800f78a:	002b      	movs	r3, r5
 800f78c:	f7f2 fcf8 	bl	8002180 <__aeabi_dmul>
 800f790:	4a35      	ldr	r2, [pc, #212]	; (800f868 <__kernel_sin+0x134>)
 800f792:	4b36      	ldr	r3, [pc, #216]	; (800f86c <__kernel_sin+0x138>)
 800f794:	f7f1 fd84 	bl	80012a0 <__aeabi_dadd>
 800f798:	0022      	movs	r2, r4
 800f79a:	002b      	movs	r3, r5
 800f79c:	f7f2 fcf0 	bl	8002180 <__aeabi_dmul>
 800f7a0:	4a33      	ldr	r2, [pc, #204]	; (800f870 <__kernel_sin+0x13c>)
 800f7a2:	4b34      	ldr	r3, [pc, #208]	; (800f874 <__kernel_sin+0x140>)
 800f7a4:	f7f2 ff58 	bl	8002658 <__aeabi_dsub>
 800f7a8:	0022      	movs	r2, r4
 800f7aa:	002b      	movs	r3, r5
 800f7ac:	f7f2 fce8 	bl	8002180 <__aeabi_dmul>
 800f7b0:	4b31      	ldr	r3, [pc, #196]	; (800f878 <__kernel_sin+0x144>)
 800f7b2:	4a32      	ldr	r2, [pc, #200]	; (800f87c <__kernel_sin+0x148>)
 800f7b4:	f7f1 fd74 	bl	80012a0 <__aeabi_dadd>
 800f7b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f7ba:	9004      	str	r0, [sp, #16]
 800f7bc:	9105      	str	r1, [sp, #20]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d119      	bne.n	800f7f6 <__kernel_sin+0xc2>
 800f7c2:	0002      	movs	r2, r0
 800f7c4:	000b      	movs	r3, r1
 800f7c6:	0020      	movs	r0, r4
 800f7c8:	0029      	movs	r1, r5
 800f7ca:	f7f2 fcd9 	bl	8002180 <__aeabi_dmul>
 800f7ce:	4a2c      	ldr	r2, [pc, #176]	; (800f880 <__kernel_sin+0x14c>)
 800f7d0:	4b2c      	ldr	r3, [pc, #176]	; (800f884 <__kernel_sin+0x150>)
 800f7d2:	f7f2 ff41 	bl	8002658 <__aeabi_dsub>
 800f7d6:	9a00      	ldr	r2, [sp, #0]
 800f7d8:	9b01      	ldr	r3, [sp, #4]
 800f7da:	f7f2 fcd1 	bl	8002180 <__aeabi_dmul>
 800f7de:	0002      	movs	r2, r0
 800f7e0:	000b      	movs	r3, r1
 800f7e2:	0038      	movs	r0, r7
 800f7e4:	0031      	movs	r1, r6
 800f7e6:	f7f1 fd5b 	bl	80012a0 <__aeabi_dadd>
 800f7ea:	0007      	movs	r7, r0
 800f7ec:	000e      	movs	r6, r1
 800f7ee:	0038      	movs	r0, r7
 800f7f0:	0031      	movs	r1, r6
 800f7f2:	b009      	add	sp, #36	; 0x24
 800f7f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7f6:	2200      	movs	r2, #0
 800f7f8:	9802      	ldr	r0, [sp, #8]
 800f7fa:	9903      	ldr	r1, [sp, #12]
 800f7fc:	4b22      	ldr	r3, [pc, #136]	; (800f888 <__kernel_sin+0x154>)
 800f7fe:	f7f2 fcbf 	bl	8002180 <__aeabi_dmul>
 800f802:	9a04      	ldr	r2, [sp, #16]
 800f804:	9b05      	ldr	r3, [sp, #20]
 800f806:	9006      	str	r0, [sp, #24]
 800f808:	9107      	str	r1, [sp, #28]
 800f80a:	9800      	ldr	r0, [sp, #0]
 800f80c:	9901      	ldr	r1, [sp, #4]
 800f80e:	f7f2 fcb7 	bl	8002180 <__aeabi_dmul>
 800f812:	0002      	movs	r2, r0
 800f814:	000b      	movs	r3, r1
 800f816:	9806      	ldr	r0, [sp, #24]
 800f818:	9907      	ldr	r1, [sp, #28]
 800f81a:	f7f2 ff1d 	bl	8002658 <__aeabi_dsub>
 800f81e:	0022      	movs	r2, r4
 800f820:	002b      	movs	r3, r5
 800f822:	f7f2 fcad 	bl	8002180 <__aeabi_dmul>
 800f826:	9a02      	ldr	r2, [sp, #8]
 800f828:	9b03      	ldr	r3, [sp, #12]
 800f82a:	f7f2 ff15 	bl	8002658 <__aeabi_dsub>
 800f82e:	4a14      	ldr	r2, [pc, #80]	; (800f880 <__kernel_sin+0x14c>)
 800f830:	0004      	movs	r4, r0
 800f832:	000d      	movs	r5, r1
 800f834:	9800      	ldr	r0, [sp, #0]
 800f836:	9901      	ldr	r1, [sp, #4]
 800f838:	4b12      	ldr	r3, [pc, #72]	; (800f884 <__kernel_sin+0x150>)
 800f83a:	f7f2 fca1 	bl	8002180 <__aeabi_dmul>
 800f83e:	0002      	movs	r2, r0
 800f840:	000b      	movs	r3, r1
 800f842:	0020      	movs	r0, r4
 800f844:	0029      	movs	r1, r5
 800f846:	f7f1 fd2b 	bl	80012a0 <__aeabi_dadd>
 800f84a:	0002      	movs	r2, r0
 800f84c:	000b      	movs	r3, r1
 800f84e:	0038      	movs	r0, r7
 800f850:	0031      	movs	r1, r6
 800f852:	f7f2 ff01 	bl	8002658 <__aeabi_dsub>
 800f856:	e7c8      	b.n	800f7ea <__kernel_sin+0xb6>
 800f858:	5acfd57c 	.word	0x5acfd57c
 800f85c:	3de5d93a 	.word	0x3de5d93a
 800f860:	8a2b9ceb 	.word	0x8a2b9ceb
 800f864:	3e5ae5e6 	.word	0x3e5ae5e6
 800f868:	57b1fe7d 	.word	0x57b1fe7d
 800f86c:	3ec71de3 	.word	0x3ec71de3
 800f870:	19c161d5 	.word	0x19c161d5
 800f874:	3f2a01a0 	.word	0x3f2a01a0
 800f878:	3f811111 	.word	0x3f811111
 800f87c:	1110f8a6 	.word	0x1110f8a6
 800f880:	55555549 	.word	0x55555549
 800f884:	3fc55555 	.word	0x3fc55555
 800f888:	3fe00000 	.word	0x3fe00000

0800f88c <finite>:
 800f88c:	4b02      	ldr	r3, [pc, #8]	; (800f898 <finite+0xc>)
 800f88e:	0048      	lsls	r0, r1, #1
 800f890:	0840      	lsrs	r0, r0, #1
 800f892:	18c0      	adds	r0, r0, r3
 800f894:	0fc0      	lsrs	r0, r0, #31
 800f896:	4770      	bx	lr
 800f898:	80100000 	.word	0x80100000

0800f89c <floor>:
 800f89c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f89e:	004b      	lsls	r3, r1, #1
 800f8a0:	4a3d      	ldr	r2, [pc, #244]	; (800f998 <floor+0xfc>)
 800f8a2:	0d5b      	lsrs	r3, r3, #21
 800f8a4:	189f      	adds	r7, r3, r2
 800f8a6:	4684      	mov	ip, r0
 800f8a8:	000e      	movs	r6, r1
 800f8aa:	000d      	movs	r5, r1
 800f8ac:	0004      	movs	r4, r0
 800f8ae:	9001      	str	r0, [sp, #4]
 800f8b0:	2f13      	cmp	r7, #19
 800f8b2:	dc34      	bgt.n	800f91e <floor+0x82>
 800f8b4:	2f00      	cmp	r7, #0
 800f8b6:	da16      	bge.n	800f8e6 <floor+0x4a>
 800f8b8:	4a38      	ldr	r2, [pc, #224]	; (800f99c <floor+0x100>)
 800f8ba:	4b39      	ldr	r3, [pc, #228]	; (800f9a0 <floor+0x104>)
 800f8bc:	4660      	mov	r0, ip
 800f8be:	0031      	movs	r1, r6
 800f8c0:	f7f1 fcee 	bl	80012a0 <__aeabi_dadd>
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	2300      	movs	r3, #0
 800f8c8:	f7f0 fdd6 	bl	8000478 <__aeabi_dcmpgt>
 800f8cc:	2800      	cmp	r0, #0
 800f8ce:	d007      	beq.n	800f8e0 <floor+0x44>
 800f8d0:	2e00      	cmp	r6, #0
 800f8d2:	da5d      	bge.n	800f990 <floor+0xf4>
 800f8d4:	0073      	lsls	r3, r6, #1
 800f8d6:	085b      	lsrs	r3, r3, #1
 800f8d8:	431c      	orrs	r4, r3
 800f8da:	d001      	beq.n	800f8e0 <floor+0x44>
 800f8dc:	2400      	movs	r4, #0
 800f8de:	4d31      	ldr	r5, [pc, #196]	; (800f9a4 <floor+0x108>)
 800f8e0:	46a4      	mov	ip, r4
 800f8e2:	002e      	movs	r6, r5
 800f8e4:	e029      	b.n	800f93a <floor+0x9e>
 800f8e6:	4b30      	ldr	r3, [pc, #192]	; (800f9a8 <floor+0x10c>)
 800f8e8:	413b      	asrs	r3, r7
 800f8ea:	9300      	str	r3, [sp, #0]
 800f8ec:	400b      	ands	r3, r1
 800f8ee:	4303      	orrs	r3, r0
 800f8f0:	d023      	beq.n	800f93a <floor+0x9e>
 800f8f2:	4a2a      	ldr	r2, [pc, #168]	; (800f99c <floor+0x100>)
 800f8f4:	4b2a      	ldr	r3, [pc, #168]	; (800f9a0 <floor+0x104>)
 800f8f6:	4660      	mov	r0, ip
 800f8f8:	0031      	movs	r1, r6
 800f8fa:	f7f1 fcd1 	bl	80012a0 <__aeabi_dadd>
 800f8fe:	2200      	movs	r2, #0
 800f900:	2300      	movs	r3, #0
 800f902:	f7f0 fdb9 	bl	8000478 <__aeabi_dcmpgt>
 800f906:	2800      	cmp	r0, #0
 800f908:	d0ea      	beq.n	800f8e0 <floor+0x44>
 800f90a:	2e00      	cmp	r6, #0
 800f90c:	da03      	bge.n	800f916 <floor+0x7a>
 800f90e:	2380      	movs	r3, #128	; 0x80
 800f910:	035b      	lsls	r3, r3, #13
 800f912:	413b      	asrs	r3, r7
 800f914:	18f5      	adds	r5, r6, r3
 800f916:	9b00      	ldr	r3, [sp, #0]
 800f918:	2400      	movs	r4, #0
 800f91a:	439d      	bics	r5, r3
 800f91c:	e7e0      	b.n	800f8e0 <floor+0x44>
 800f91e:	2f33      	cmp	r7, #51	; 0x33
 800f920:	dd0f      	ble.n	800f942 <floor+0xa6>
 800f922:	2380      	movs	r3, #128	; 0x80
 800f924:	00db      	lsls	r3, r3, #3
 800f926:	429f      	cmp	r7, r3
 800f928:	d107      	bne.n	800f93a <floor+0x9e>
 800f92a:	0002      	movs	r2, r0
 800f92c:	000b      	movs	r3, r1
 800f92e:	4660      	mov	r0, ip
 800f930:	0031      	movs	r1, r6
 800f932:	f7f1 fcb5 	bl	80012a0 <__aeabi_dadd>
 800f936:	4684      	mov	ip, r0
 800f938:	000e      	movs	r6, r1
 800f93a:	4660      	mov	r0, ip
 800f93c:	0031      	movs	r1, r6
 800f93e:	b003      	add	sp, #12
 800f940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f942:	4a1a      	ldr	r2, [pc, #104]	; (800f9ac <floor+0x110>)
 800f944:	189b      	adds	r3, r3, r2
 800f946:	2201      	movs	r2, #1
 800f948:	4252      	negs	r2, r2
 800f94a:	40da      	lsrs	r2, r3
 800f94c:	9200      	str	r2, [sp, #0]
 800f94e:	4210      	tst	r0, r2
 800f950:	d0f3      	beq.n	800f93a <floor+0x9e>
 800f952:	4a12      	ldr	r2, [pc, #72]	; (800f99c <floor+0x100>)
 800f954:	4b12      	ldr	r3, [pc, #72]	; (800f9a0 <floor+0x104>)
 800f956:	4660      	mov	r0, ip
 800f958:	0031      	movs	r1, r6
 800f95a:	f7f1 fca1 	bl	80012a0 <__aeabi_dadd>
 800f95e:	2200      	movs	r2, #0
 800f960:	2300      	movs	r3, #0
 800f962:	f7f0 fd89 	bl	8000478 <__aeabi_dcmpgt>
 800f966:	2800      	cmp	r0, #0
 800f968:	d0ba      	beq.n	800f8e0 <floor+0x44>
 800f96a:	2e00      	cmp	r6, #0
 800f96c:	da02      	bge.n	800f974 <floor+0xd8>
 800f96e:	2f14      	cmp	r7, #20
 800f970:	d103      	bne.n	800f97a <floor+0xde>
 800f972:	3501      	adds	r5, #1
 800f974:	9b00      	ldr	r3, [sp, #0]
 800f976:	439c      	bics	r4, r3
 800f978:	e7b2      	b.n	800f8e0 <floor+0x44>
 800f97a:	2334      	movs	r3, #52	; 0x34
 800f97c:	1bdf      	subs	r7, r3, r7
 800f97e:	3b33      	subs	r3, #51	; 0x33
 800f980:	40bb      	lsls	r3, r7
 800f982:	18e4      	adds	r4, r4, r3
 800f984:	9b01      	ldr	r3, [sp, #4]
 800f986:	429c      	cmp	r4, r3
 800f988:	419b      	sbcs	r3, r3
 800f98a:	425b      	negs	r3, r3
 800f98c:	18f5      	adds	r5, r6, r3
 800f98e:	e7f1      	b.n	800f974 <floor+0xd8>
 800f990:	2400      	movs	r4, #0
 800f992:	0025      	movs	r5, r4
 800f994:	e7a4      	b.n	800f8e0 <floor+0x44>
 800f996:	46c0      	nop			; (mov r8, r8)
 800f998:	fffffc01 	.word	0xfffffc01
 800f99c:	8800759c 	.word	0x8800759c
 800f9a0:	7e37e43c 	.word	0x7e37e43c
 800f9a4:	bff00000 	.word	0xbff00000
 800f9a8:	000fffff 	.word	0x000fffff
 800f9ac:	fffffbed 	.word	0xfffffbed

0800f9b0 <nan>:
 800f9b0:	2000      	movs	r0, #0
 800f9b2:	4901      	ldr	r1, [pc, #4]	; (800f9b8 <nan+0x8>)
 800f9b4:	4770      	bx	lr
 800f9b6:	46c0      	nop			; (mov r8, r8)
 800f9b8:	7ff80000 	.word	0x7ff80000

0800f9bc <rint>:
 800f9bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f9be:	004a      	lsls	r2, r1, #1
 800f9c0:	4e3e      	ldr	r6, [pc, #248]	; (800fabc <rint+0x100>)
 800f9c2:	0d52      	lsrs	r2, r2, #21
 800f9c4:	b085      	sub	sp, #20
 800f9c6:	1996      	adds	r6, r2, r6
 800f9c8:	000d      	movs	r5, r1
 800f9ca:	0003      	movs	r3, r0
 800f9cc:	9101      	str	r1, [sp, #4]
 800f9ce:	0fcc      	lsrs	r4, r1, #31
 800f9d0:	2e13      	cmp	r6, #19
 800f9d2:	dc57      	bgt.n	800fa84 <rint+0xc8>
 800f9d4:	2e00      	cmp	r6, #0
 800f9d6:	da2a      	bge.n	800fa2e <rint+0x72>
 800f9d8:	004a      	lsls	r2, r1, #1
 800f9da:	0852      	lsrs	r2, r2, #1
 800f9dc:	4302      	orrs	r2, r0
 800f9de:	d024      	beq.n	800fa2a <rint+0x6e>
 800f9e0:	030a      	lsls	r2, r1, #12
 800f9e2:	0b12      	lsrs	r2, r2, #12
 800f9e4:	4302      	orrs	r2, r0
 800f9e6:	4253      	negs	r3, r2
 800f9e8:	4313      	orrs	r3, r2
 800f9ea:	2280      	movs	r2, #128	; 0x80
 800f9ec:	0c4d      	lsrs	r5, r1, #17
 800f9ee:	0312      	lsls	r2, r2, #12
 800f9f0:	0b1b      	lsrs	r3, r3, #12
 800f9f2:	4013      	ands	r3, r2
 800f9f4:	046d      	lsls	r5, r5, #17
 800f9f6:	432b      	orrs	r3, r5
 800f9f8:	0019      	movs	r1, r3
 800f9fa:	4b31      	ldr	r3, [pc, #196]	; (800fac0 <rint+0x104>)
 800f9fc:	00e2      	lsls	r2, r4, #3
 800f9fe:	189b      	adds	r3, r3, r2
 800fa00:	681e      	ldr	r6, [r3, #0]
 800fa02:	685f      	ldr	r7, [r3, #4]
 800fa04:	0002      	movs	r2, r0
 800fa06:	000b      	movs	r3, r1
 800fa08:	0030      	movs	r0, r6
 800fa0a:	0039      	movs	r1, r7
 800fa0c:	f7f1 fc48 	bl	80012a0 <__aeabi_dadd>
 800fa10:	9002      	str	r0, [sp, #8]
 800fa12:	9103      	str	r1, [sp, #12]
 800fa14:	9802      	ldr	r0, [sp, #8]
 800fa16:	9903      	ldr	r1, [sp, #12]
 800fa18:	003b      	movs	r3, r7
 800fa1a:	0032      	movs	r2, r6
 800fa1c:	f7f2 fe1c 	bl	8002658 <__aeabi_dsub>
 800fa20:	004b      	lsls	r3, r1, #1
 800fa22:	085b      	lsrs	r3, r3, #1
 800fa24:	07e4      	lsls	r4, r4, #31
 800fa26:	4323      	orrs	r3, r4
 800fa28:	0019      	movs	r1, r3
 800fa2a:	b005      	add	sp, #20
 800fa2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa2e:	4a25      	ldr	r2, [pc, #148]	; (800fac4 <rint+0x108>)
 800fa30:	4132      	asrs	r2, r6
 800fa32:	0017      	movs	r7, r2
 800fa34:	400f      	ands	r7, r1
 800fa36:	4307      	orrs	r7, r0
 800fa38:	d0f7      	beq.n	800fa2a <rint+0x6e>
 800fa3a:	0852      	lsrs	r2, r2, #1
 800fa3c:	0011      	movs	r1, r2
 800fa3e:	4029      	ands	r1, r5
 800fa40:	430b      	orrs	r3, r1
 800fa42:	d00a      	beq.n	800fa5a <rint+0x9e>
 800fa44:	2300      	movs	r3, #0
 800fa46:	2e13      	cmp	r6, #19
 800fa48:	d101      	bne.n	800fa4e <rint+0x92>
 800fa4a:	2380      	movs	r3, #128	; 0x80
 800fa4c:	061b      	lsls	r3, r3, #24
 800fa4e:	2780      	movs	r7, #128	; 0x80
 800fa50:	02ff      	lsls	r7, r7, #11
 800fa52:	4137      	asrs	r7, r6
 800fa54:	4395      	bics	r5, r2
 800fa56:	432f      	orrs	r7, r5
 800fa58:	9701      	str	r7, [sp, #4]
 800fa5a:	9901      	ldr	r1, [sp, #4]
 800fa5c:	001a      	movs	r2, r3
 800fa5e:	000b      	movs	r3, r1
 800fa60:	4917      	ldr	r1, [pc, #92]	; (800fac0 <rint+0x104>)
 800fa62:	00e4      	lsls	r4, r4, #3
 800fa64:	190c      	adds	r4, r1, r4
 800fa66:	6865      	ldr	r5, [r4, #4]
 800fa68:	6824      	ldr	r4, [r4, #0]
 800fa6a:	0020      	movs	r0, r4
 800fa6c:	0029      	movs	r1, r5
 800fa6e:	f7f1 fc17 	bl	80012a0 <__aeabi_dadd>
 800fa72:	9002      	str	r0, [sp, #8]
 800fa74:	9103      	str	r1, [sp, #12]
 800fa76:	9802      	ldr	r0, [sp, #8]
 800fa78:	9903      	ldr	r1, [sp, #12]
 800fa7a:	0022      	movs	r2, r4
 800fa7c:	002b      	movs	r3, r5
 800fa7e:	f7f2 fdeb 	bl	8002658 <__aeabi_dsub>
 800fa82:	e7d2      	b.n	800fa2a <rint+0x6e>
 800fa84:	2e33      	cmp	r6, #51	; 0x33
 800fa86:	dd08      	ble.n	800fa9a <rint+0xde>
 800fa88:	2380      	movs	r3, #128	; 0x80
 800fa8a:	00db      	lsls	r3, r3, #3
 800fa8c:	429e      	cmp	r6, r3
 800fa8e:	d1cc      	bne.n	800fa2a <rint+0x6e>
 800fa90:	0002      	movs	r2, r0
 800fa92:	000b      	movs	r3, r1
 800fa94:	f7f1 fc04 	bl	80012a0 <__aeabi_dadd>
 800fa98:	e7c7      	b.n	800fa2a <rint+0x6e>
 800fa9a:	2601      	movs	r6, #1
 800fa9c:	4d0a      	ldr	r5, [pc, #40]	; (800fac8 <rint+0x10c>)
 800fa9e:	4276      	negs	r6, r6
 800faa0:	1952      	adds	r2, r2, r5
 800faa2:	40d6      	lsrs	r6, r2
 800faa4:	4206      	tst	r6, r0
 800faa6:	d0c0      	beq.n	800fa2a <rint+0x6e>
 800faa8:	0876      	lsrs	r6, r6, #1
 800faaa:	4206      	tst	r6, r0
 800faac:	d0d5      	beq.n	800fa5a <rint+0x9e>
 800faae:	2180      	movs	r1, #128	; 0x80
 800fab0:	05c9      	lsls	r1, r1, #23
 800fab2:	4111      	asrs	r1, r2
 800fab4:	43b3      	bics	r3, r6
 800fab6:	430b      	orrs	r3, r1
 800fab8:	e7cf      	b.n	800fa5a <rint+0x9e>
 800faba:	46c0      	nop			; (mov r8, r8)
 800fabc:	fffffc01 	.word	0xfffffc01
 800fac0:	080106d0 	.word	0x080106d0
 800fac4:	000fffff 	.word	0x000fffff
 800fac8:	fffffbed 	.word	0xfffffbed

0800facc <scalbn>:
 800facc:	004b      	lsls	r3, r1, #1
 800face:	b570      	push	{r4, r5, r6, lr}
 800fad0:	0d5b      	lsrs	r3, r3, #21
 800fad2:	0014      	movs	r4, r2
 800fad4:	000a      	movs	r2, r1
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d10d      	bne.n	800faf6 <scalbn+0x2a>
 800fada:	004b      	lsls	r3, r1, #1
 800fadc:	085b      	lsrs	r3, r3, #1
 800fade:	4303      	orrs	r3, r0
 800fae0:	d010      	beq.n	800fb04 <scalbn+0x38>
 800fae2:	4b27      	ldr	r3, [pc, #156]	; (800fb80 <scalbn+0xb4>)
 800fae4:	2200      	movs	r2, #0
 800fae6:	f7f2 fb4b 	bl	8002180 <__aeabi_dmul>
 800faea:	4b26      	ldr	r3, [pc, #152]	; (800fb84 <scalbn+0xb8>)
 800faec:	429c      	cmp	r4, r3
 800faee:	da0a      	bge.n	800fb06 <scalbn+0x3a>
 800faf0:	4a25      	ldr	r2, [pc, #148]	; (800fb88 <scalbn+0xbc>)
 800faf2:	4b26      	ldr	r3, [pc, #152]	; (800fb8c <scalbn+0xc0>)
 800faf4:	e019      	b.n	800fb2a <scalbn+0x5e>
 800faf6:	4d26      	ldr	r5, [pc, #152]	; (800fb90 <scalbn+0xc4>)
 800faf8:	42ab      	cmp	r3, r5
 800fafa:	d108      	bne.n	800fb0e <scalbn+0x42>
 800fafc:	0002      	movs	r2, r0
 800fafe:	000b      	movs	r3, r1
 800fb00:	f7f1 fbce 	bl	80012a0 <__aeabi_dadd>
 800fb04:	bd70      	pop	{r4, r5, r6, pc}
 800fb06:	000a      	movs	r2, r1
 800fb08:	004b      	lsls	r3, r1, #1
 800fb0a:	0d5b      	lsrs	r3, r3, #21
 800fb0c:	3b36      	subs	r3, #54	; 0x36
 800fb0e:	4d21      	ldr	r5, [pc, #132]	; (800fb94 <scalbn+0xc8>)
 800fb10:	18e3      	adds	r3, r4, r3
 800fb12:	42ab      	cmp	r3, r5
 800fb14:	dd0c      	ble.n	800fb30 <scalbn+0x64>
 800fb16:	4c20      	ldr	r4, [pc, #128]	; (800fb98 <scalbn+0xcc>)
 800fb18:	4d20      	ldr	r5, [pc, #128]	; (800fb9c <scalbn+0xd0>)
 800fb1a:	2900      	cmp	r1, #0
 800fb1c:	da01      	bge.n	800fb22 <scalbn+0x56>
 800fb1e:	4c1e      	ldr	r4, [pc, #120]	; (800fb98 <scalbn+0xcc>)
 800fb20:	4d1f      	ldr	r5, [pc, #124]	; (800fba0 <scalbn+0xd4>)
 800fb22:	0020      	movs	r0, r4
 800fb24:	0029      	movs	r1, r5
 800fb26:	4a1c      	ldr	r2, [pc, #112]	; (800fb98 <scalbn+0xcc>)
 800fb28:	4b1c      	ldr	r3, [pc, #112]	; (800fb9c <scalbn+0xd0>)
 800fb2a:	f7f2 fb29 	bl	8002180 <__aeabi_dmul>
 800fb2e:	e7e9      	b.n	800fb04 <scalbn+0x38>
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	dd05      	ble.n	800fb40 <scalbn+0x74>
 800fb34:	4c1b      	ldr	r4, [pc, #108]	; (800fba4 <scalbn+0xd8>)
 800fb36:	051b      	lsls	r3, r3, #20
 800fb38:	4022      	ands	r2, r4
 800fb3a:	431a      	orrs	r2, r3
 800fb3c:	0011      	movs	r1, r2
 800fb3e:	e7e1      	b.n	800fb04 <scalbn+0x38>
 800fb40:	001d      	movs	r5, r3
 800fb42:	3535      	adds	r5, #53	; 0x35
 800fb44:	da13      	bge.n	800fb6e <scalbn+0xa2>
 800fb46:	4a18      	ldr	r2, [pc, #96]	; (800fba8 <scalbn+0xdc>)
 800fb48:	0fcb      	lsrs	r3, r1, #31
 800fb4a:	4294      	cmp	r4, r2
 800fb4c:	dd08      	ble.n	800fb60 <scalbn+0x94>
 800fb4e:	4812      	ldr	r0, [pc, #72]	; (800fb98 <scalbn+0xcc>)
 800fb50:	4912      	ldr	r1, [pc, #72]	; (800fb9c <scalbn+0xd0>)
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d001      	beq.n	800fb5a <scalbn+0x8e>
 800fb56:	4810      	ldr	r0, [pc, #64]	; (800fb98 <scalbn+0xcc>)
 800fb58:	4911      	ldr	r1, [pc, #68]	; (800fba0 <scalbn+0xd4>)
 800fb5a:	4a0f      	ldr	r2, [pc, #60]	; (800fb98 <scalbn+0xcc>)
 800fb5c:	4b0f      	ldr	r3, [pc, #60]	; (800fb9c <scalbn+0xd0>)
 800fb5e:	e7e4      	b.n	800fb2a <scalbn+0x5e>
 800fb60:	4809      	ldr	r0, [pc, #36]	; (800fb88 <scalbn+0xbc>)
 800fb62:	490a      	ldr	r1, [pc, #40]	; (800fb8c <scalbn+0xc0>)
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d0c3      	beq.n	800faf0 <scalbn+0x24>
 800fb68:	4807      	ldr	r0, [pc, #28]	; (800fb88 <scalbn+0xbc>)
 800fb6a:	4910      	ldr	r1, [pc, #64]	; (800fbac <scalbn+0xe0>)
 800fb6c:	e7c0      	b.n	800faf0 <scalbn+0x24>
 800fb6e:	4c0d      	ldr	r4, [pc, #52]	; (800fba4 <scalbn+0xd8>)
 800fb70:	3336      	adds	r3, #54	; 0x36
 800fb72:	4022      	ands	r2, r4
 800fb74:	051b      	lsls	r3, r3, #20
 800fb76:	4313      	orrs	r3, r2
 800fb78:	0019      	movs	r1, r3
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	4b0c      	ldr	r3, [pc, #48]	; (800fbb0 <scalbn+0xe4>)
 800fb7e:	e7d4      	b.n	800fb2a <scalbn+0x5e>
 800fb80:	43500000 	.word	0x43500000
 800fb84:	ffff3cb0 	.word	0xffff3cb0
 800fb88:	c2f8f359 	.word	0xc2f8f359
 800fb8c:	01a56e1f 	.word	0x01a56e1f
 800fb90:	000007ff 	.word	0x000007ff
 800fb94:	000007fe 	.word	0x000007fe
 800fb98:	8800759c 	.word	0x8800759c
 800fb9c:	7e37e43c 	.word	0x7e37e43c
 800fba0:	fe37e43c 	.word	0xfe37e43c
 800fba4:	800fffff 	.word	0x800fffff
 800fba8:	0000c350 	.word	0x0000c350
 800fbac:	81a56e1f 	.word	0x81a56e1f
 800fbb0:	3c900000 	.word	0x3c900000

0800fbb4 <_init>:
 800fbb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbb6:	46c0      	nop			; (mov r8, r8)
 800fbb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbba:	bc08      	pop	{r3}
 800fbbc:	469e      	mov	lr, r3
 800fbbe:	4770      	bx	lr

0800fbc0 <_fini>:
 800fbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbc2:	46c0      	nop			; (mov r8, r8)
 800fbc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbc6:	bc08      	pop	{r3}
 800fbc8:	469e      	mov	lr, r3
 800fbca:	4770      	bx	lr
