{
    "components": [
        "testbench"
    ],
    "dependencies": {
        "transitive": []
    },
    "domains": {
        "IntelSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "System": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Synchronous",
            "reset_polarity": "ActiveHigh"
        }
    },
    "files": [
        {
            "name": "testbench_shim.cpp",
            "sha256": "2a3bb12171a5d81bcaf4a31372ba734cacd5545ecc209695c496fff84e146df0"
        },
        {
            "name": "testbench.v",
            "sha256": "bf44f1b5f6be47a62bffa3dfb8bd8feac0799ca766ad65de97897ba5888765ce"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "231fa7cf346adb5ac7783962c65584b12b07764be73c8c0f4232a29699ad4865",
    "top_component": {
        "name": "testbench",
        "ports_flat": [
            {
                "direction": "out",
                "is_clock": false,
                "name": "done",
                "type_name": "",
                "width": 1
            }
        ]
    },
    "version": "unstable"
}