Loading plugins phase: Elapsed time ==> 0s.742ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -d CY8C5888AXI-LP096 -s F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.285ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  freesoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 freesoc.v -verilog
======================================================================

======================================================================
Compiling:  freesoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 freesoc.v -verilog
======================================================================

======================================================================
Compiling:  freesoc.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 -verilog freesoc.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Oct 02 10:25:58 2016


======================================================================
Compiling:  freesoc.v
Program  :   vpp
Options  :    -yv2 -q10 freesoc.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Oct 02 10:25:58 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'freesoc.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  freesoc.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 -verilog freesoc.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Oct 02 10:25:58 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\codegentemp\freesoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\codegentemp\freesoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  freesoc.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 -verilog freesoc.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Oct 02 10:26:00 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\codegentemp\freesoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\codegentemp\freesoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Left_HB25_PWM:PWMUDB:km_run\
	\Left_HB25_PWM:PWMUDB:ctrl_enable\
	\Left_HB25_PWM:PWMUDB:control_7\
	\Left_HB25_PWM:PWMUDB:control_6\
	\Left_HB25_PWM:PWMUDB:control_5\
	\Left_HB25_PWM:PWMUDB:control_4\
	\Left_HB25_PWM:PWMUDB:control_3\
	\Left_HB25_PWM:PWMUDB:control_2\
	\Left_HB25_PWM:PWMUDB:control_1\
	\Left_HB25_PWM:PWMUDB:control_0\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Left_HB25_PWM:PWMUDB:capt_rising\
	\Left_HB25_PWM:PWMUDB:capt_falling\
	\Left_HB25_PWM:PWMUDB:trig_rise\
	\Left_HB25_PWM:PWMUDB:trig_fall\
	\Left_HB25_PWM:PWMUDB:sc_kill\
	\Left_HB25_PWM:PWMUDB:min_kill\
	\Left_HB25_PWM:PWMUDB:km_tc\
	\Left_HB25_PWM:PWMUDB:db_tc\
	\Left_HB25_PWM:PWMUDB:dith_sel\
	\Left_HB25_PWM:PWMUDB:compare2\
	\Left_HB25_PWM:Net_101\
	Net_7929
	Net_7930
	\Left_HB25_PWM:PWMUDB:cmp2\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_25\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_24\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_23\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_22\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_21\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_20\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_19\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_18\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_17\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_16\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_15\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_14\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_13\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_12\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_11\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_10\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_9\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_8\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_7\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_6\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_5\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_4\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_3\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_2\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_1\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_0\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7931
	Net_7928
	\Left_HB25_PWM:Net_113\
	\Left_HB25_PWM:Net_107\
	\Left_HB25_PWM:Net_114\
	\Right_HB25_PWM:PWMUDB:km_run\
	\Right_HB25_PWM:PWMUDB:ctrl_enable\
	\Right_HB25_PWM:PWMUDB:control_7\
	\Right_HB25_PWM:PWMUDB:control_6\
	\Right_HB25_PWM:PWMUDB:control_5\
	\Right_HB25_PWM:PWMUDB:control_4\
	\Right_HB25_PWM:PWMUDB:control_3\
	\Right_HB25_PWM:PWMUDB:control_2\
	\Right_HB25_PWM:PWMUDB:control_1\
	\Right_HB25_PWM:PWMUDB:control_0\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Right_HB25_PWM:PWMUDB:capt_rising\
	\Right_HB25_PWM:PWMUDB:capt_falling\
	\Right_HB25_PWM:PWMUDB:trig_rise\
	\Right_HB25_PWM:PWMUDB:trig_fall\
	\Right_HB25_PWM:PWMUDB:sc_kill\
	\Right_HB25_PWM:PWMUDB:min_kill\
	\Right_HB25_PWM:PWMUDB:km_tc\
	\Right_HB25_PWM:PWMUDB:db_tc\
	\Right_HB25_PWM:PWMUDB:dith_sel\
	\Right_HB25_PWM:PWMUDB:compare2\
	\Right_HB25_PWM:Net_101\
	Net_7940
	Net_7941
	\Right_HB25_PWM:PWMUDB:cmp2\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_25\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_24\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_23\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_22\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_21\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_20\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_19\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_18\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_17\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_16\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_15\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_14\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_13\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_12\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_11\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_10\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_9\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_8\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_7\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_6\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_5\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_4\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_3\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_2\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_1\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_0\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7942
	Net_7939
	\Right_HB25_PWM:Net_113\
	\Right_HB25_PWM:Net_107\
	\Right_HB25_PWM:Net_114\
	\Left_QuadDec:Net_1129\
	\Left_QuadDec:Cnt16:Net_82\
	\Left_QuadDec:Cnt16:Net_95\
	\Left_QuadDec:Cnt16:Net_91\
	\Left_QuadDec:Cnt16:Net_102\
	\Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	\Right_QuadDec:Net_1129\
	\Right_QuadDec:Cnt16:Net_82\
	\Right_QuadDec:Cnt16:Net_95\
	\Right_QuadDec:Cnt16:Net_91\
	\Right_QuadDec:Cnt16:Net_102\
	\Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_8898
	Net_8899
	Net_8901
	Net_8902
	Net_8903
	Net_8904
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\

    Synthesized names
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 342 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Left_HB25_Enable_Pin_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing Net_1582 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:hwEnable\ to tmpOE__bufoe_1_net_0
Aliasing \Left_HB25_PWM:PWMUDB:trig_out\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:final_kill\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Right_HB25_PWM_Pin_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Right_HB25_Enable_Pin_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing Net_52 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:hwEnable\ to tmpOE__bufoe_2_net_0
Aliasing \Right_HB25_PWM:PWMUDB:trig_out\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:final_kill\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Left_Encoder_A_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Left_Encoder_B_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:underflow\ to \Left_QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \Left_QuadDec:Cnt16:CounterUDB:tc_i\ to \Left_QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \Left_QuadDec:bQuadDec:status_4\ to zero
Aliasing \Left_QuadDec:bQuadDec:status_5\ to zero
Aliasing \Left_QuadDec:bQuadDec:status_6\ to zero
Aliasing \Left_QuadDec:Net_1229\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Right_Encoder_A_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Right_Encoder_B_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:underflow\ to \Right_QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \Right_QuadDec:Cnt16:CounterUDB:tc_i\ to \Right_QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \Right_QuadDec:bQuadDec:status_4\ to zero
Aliasing \Right_QuadDec:bQuadDec:status_5\ to zero
Aliasing \Right_QuadDec:bQuadDec:status_6\ to zero
Aliasing \Right_QuadDec:Net_1229\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \EZI2C_Slave:Net_128\ to zero
Aliasing \EZI2C_Slave:Net_190\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \EZI2C_Slave:Net_145\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__I2C_SDA_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__I2C_SCL_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Mainloop_Pin_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__SS_4_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__SS_3_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__SS_2_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Slave_Select:clk\ to zero
Aliasing \Slave_Select:rst\ to zero
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SPIM:Net_289\ to zero
Aliasing tmpOE__MISO_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__SS_1_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Left_QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Right_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Right_QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Removing Lhs of wire one[6] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Left_HB25_Enable_Pin_net_0[9] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_1537[26] = \Left_HB25_PWM:Net_96\[180]
Removing Rhs of wire Net_1537[26] = \Left_HB25_PWM:PWMUDB:pwm_i_reg\[172]
Removing Rhs of wire tmpOE__bufoe_1_net_0[27] = Net_946[29]
Removing Rhs of wire tmpOE__bufoe_1_net_0[27] = cydff_1[30]
Removing Lhs of wire Net_1582[31] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:hwCapture\[55] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:hwEnable\[56] = tmpOE__bufoe_1_net_0[27]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:trig_out\[60] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:runmode_enable\\R\[62] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:runmode_enable\\S\[63] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:final_enable\[64] = \Left_HB25_PWM:PWMUDB:runmode_enable\[61]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\R\[68] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\S\[69] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:min_kill_reg\\R\[70] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:min_kill_reg\\S\[71] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:final_kill\[74] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[78] = \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[344]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[80] = \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[345]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:dith_count_1\\R\[81] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:dith_count_1\\S\[82] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:dith_count_0\\R\[83] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:dith_count_0\\S\[84] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:cs_addr_2\[86] = \Left_HB25_PWM:PWMUDB:tc_i\[66]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:cs_addr_1\[87] = \Left_HB25_PWM:PWMUDB:runmode_enable\[61]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:cs_addr_0\[88] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm1_i\[175] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm2_i\[177] = zero[2]
Removing Rhs of wire \Left_HB25_PWM:PWMUDB:pwm_temp\[183] = \Left_HB25_PWM:PWMUDB:cmp1\[184]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[226] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[227] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[228] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[229] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[230] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[231] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[232] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[233] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[234] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[235] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[236] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[237] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[238] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[239] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[240] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[241] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[242] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[243] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[244] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[245] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[246] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[247] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[248] = \Left_HB25_PWM:PWMUDB:MODIN1_1\[249]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODIN1_1\[249] = \Left_HB25_PWM:PWMUDB:dith_count_1\[77]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[250] = \Left_HB25_PWM:PWMUDB:MODIN1_0\[251]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODIN1_0\[251] = \Left_HB25_PWM:PWMUDB:dith_count_0\[79]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[383] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[384] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Right_HB25_PWM_Pin_net_0[394] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Right_HB25_Enable_Pin_net_0[400] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_39[417] = \Right_HB25_PWM:Net_96\[570]
Removing Rhs of wire Net_39[417] = \Right_HB25_PWM:PWMUDB:pwm_i_reg\[562]
Removing Rhs of wire tmpOE__bufoe_2_net_0[418] = Net_50[420]
Removing Rhs of wire tmpOE__bufoe_2_net_0[418] = cydff_2[421]
Removing Lhs of wire Net_52[422] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:hwCapture\[445] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:hwEnable\[446] = tmpOE__bufoe_2_net_0[418]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:trig_out\[450] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:runmode_enable\\R\[452] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:runmode_enable\\S\[453] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:final_enable\[454] = \Right_HB25_PWM:PWMUDB:runmode_enable\[451]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\R\[458] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\S\[459] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:min_kill_reg\\R\[460] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:min_kill_reg\\S\[461] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:final_kill\[464] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[468] = \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_1\[734]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[470] = \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_0\[735]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:dith_count_1\\R\[471] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:dith_count_1\\S\[472] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:dith_count_0\\R\[473] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:dith_count_0\\S\[474] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:cs_addr_2\[476] = \Right_HB25_PWM:PWMUDB:tc_i\[456]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:cs_addr_1\[477] = \Right_HB25_PWM:PWMUDB:runmode_enable\[451]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:cs_addr_0\[478] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm1_i\[565] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm2_i\[567] = zero[2]
Removing Rhs of wire \Right_HB25_PWM:PWMUDB:pwm_temp\[573] = \Right_HB25_PWM:PWMUDB:cmp1\[574]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_23\[616] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_22\[617] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_21\[618] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_20\[619] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_19\[620] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_18\[621] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_17\[622] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_16\[623] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_15\[624] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_14\[625] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_13\[626] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_12\[627] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_11\[628] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_10\[629] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_9\[630] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_8\[631] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_7\[632] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_6\[633] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_5\[634] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_4\[635] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_3\[636] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_2\[637] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_1\[638] = \Right_HB25_PWM:PWMUDB:MODIN2_1\[639]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODIN2_1\[639] = \Right_HB25_PWM:PWMUDB:dith_count_1\[467]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_0\[640] = \Right_HB25_PWM:PWMUDB:MODIN2_0\[641]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODIN2_0\[641] = \Right_HB25_PWM:PWMUDB:dith_count_0\[469]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[773] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[774] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Left_Encoder_A_net_0[782] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Left_Encoder_B_net_0[788] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire \Left_QuadDec:Net_1275\[797] = \Left_QuadDec:Cnt16:Net_49\[798]
Removing Rhs of wire \Left_QuadDec:Net_1275\[797] = \Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\[854]
Removing Lhs of wire \Left_QuadDec:Cnt16:Net_89\[800] = \Left_QuadDec:Net_1251\[801]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[810] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[811] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:ctrl_enable\[823] = \Left_QuadDec:Cnt16:CounterUDB:control_7\[815]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:capt_rising\[825] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:capt_falling\[826] = \Left_QuadDec:Cnt16:CounterUDB:prevCapture\[824]
Removing Rhs of wire \Left_QuadDec:Net_1260\[830] = \Left_QuadDec:bQuadDec:state_2\[966]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:final_enable\[832] = \Left_QuadDec:Cnt16:CounterUDB:control_7\[815]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:counter_enable\[833] = \Left_QuadDec:Cnt16:CounterUDB:control_7\[815]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_0\[834] = \Left_QuadDec:Cnt16:CounterUDB:cmp_out_status\[835]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_1\[836] = \Left_QuadDec:Cnt16:CounterUDB:per_zero\[837]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_2\[838] = \Left_QuadDec:Cnt16:CounterUDB:overflow_status\[839]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_3\[840] = \Left_QuadDec:Cnt16:CounterUDB:underflow_status\[841]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_4\[842] = \Left_QuadDec:Cnt16:CounterUDB:hwCapture\[828]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_5\[843] = \Left_QuadDec:Cnt16:CounterUDB:fifo_full\[844]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_6\[845] = \Left_QuadDec:Cnt16:CounterUDB:fifo_nempty\[846]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:overflow\[848] = \Left_QuadDec:Cnt16:CounterUDB:per_FF\[849]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:underflow\[850] = \Left_QuadDec:Cnt16:CounterUDB:status_1\[836]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:tc_i\[853] = \Left_QuadDec:Cnt16:CounterUDB:reload_tc\[831]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\[855] = \Left_QuadDec:Cnt16:CounterUDB:cmp_equal\[856]
Removing Rhs of wire \Left_QuadDec:Net_1264\[859] = \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[858]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:dp_dir\[863] = \Left_QuadDec:Net_1251\[801]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:cs_addr_2\[864] = \Left_QuadDec:Net_1251\[801]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:cs_addr_1\[865] = \Left_QuadDec:Cnt16:CounterUDB:count_enable\[862]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:cs_addr_0\[866] = \Left_QuadDec:Cnt16:CounterUDB:reload\[829]
Removing Lhs of wire \Left_QuadDec:Net_1290\[943] = \Left_QuadDec:Net_1275\[797]
Removing Lhs of wire \Left_QuadDec:bQuadDec:index_filt\[964] = \Left_QuadDec:Net_1232\[965]
Removing Lhs of wire \Left_QuadDec:Net_1232\[965] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire \Left_QuadDec:bQuadDec:error\[967] = \Left_QuadDec:bQuadDec:state_3\[968]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_0\[971] = \Left_QuadDec:Net_530\[972]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_1\[973] = \Left_QuadDec:Net_611\[974]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_2\[975] = \Left_QuadDec:Net_1260\[830]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_3\[976] = \Left_QuadDec:bQuadDec:error\[967]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_4\[977] = zero[2]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_5\[978] = zero[2]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_6\[979] = zero[2]
Removing Lhs of wire \Left_QuadDec:Net_1229\[983] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_QuadDec:Net_1272\[984] = \Left_QuadDec:Net_1264\[859]
Removing Lhs of wire tmpOE__Right_Encoder_A_net_0[987] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Right_Encoder_B_net_0[993] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire \Right_QuadDec:Net_1275\[1003] = \Right_QuadDec:Cnt16:Net_49\[1004]
Removing Rhs of wire \Right_QuadDec:Net_1275\[1003] = \Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\[1060]
Removing Lhs of wire \Right_QuadDec:Cnt16:Net_89\[1006] = \Right_QuadDec:Net_1251\[1007]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[1016] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[1017] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:ctrl_enable\[1029] = \Right_QuadDec:Cnt16:CounterUDB:control_7\[1021]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:capt_rising\[1031] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:capt_falling\[1032] = \Right_QuadDec:Cnt16:CounterUDB:prevCapture\[1030]
Removing Rhs of wire \Right_QuadDec:Net_1260\[1036] = \Right_QuadDec:bQuadDec:state_2\[1172]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:final_enable\[1038] = \Right_QuadDec:Cnt16:CounterUDB:control_7\[1021]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:counter_enable\[1039] = \Right_QuadDec:Cnt16:CounterUDB:control_7\[1021]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_0\[1040] = \Right_QuadDec:Cnt16:CounterUDB:cmp_out_status\[1041]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_1\[1042] = \Right_QuadDec:Cnt16:CounterUDB:per_zero\[1043]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_2\[1044] = \Right_QuadDec:Cnt16:CounterUDB:overflow_status\[1045]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_3\[1046] = \Right_QuadDec:Cnt16:CounterUDB:underflow_status\[1047]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_4\[1048] = \Right_QuadDec:Cnt16:CounterUDB:hwCapture\[1034]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_5\[1049] = \Right_QuadDec:Cnt16:CounterUDB:fifo_full\[1050]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_6\[1051] = \Right_QuadDec:Cnt16:CounterUDB:fifo_nempty\[1052]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:overflow\[1054] = \Right_QuadDec:Cnt16:CounterUDB:per_FF\[1055]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:underflow\[1056] = \Right_QuadDec:Cnt16:CounterUDB:status_1\[1042]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:tc_i\[1059] = \Right_QuadDec:Cnt16:CounterUDB:reload_tc\[1037]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1061] = \Right_QuadDec:Cnt16:CounterUDB:cmp_equal\[1062]
Removing Rhs of wire \Right_QuadDec:Net_1264\[1065] = \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[1064]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:dp_dir\[1069] = \Right_QuadDec:Net_1251\[1007]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:cs_addr_2\[1070] = \Right_QuadDec:Net_1251\[1007]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:cs_addr_1\[1071] = \Right_QuadDec:Cnt16:CounterUDB:count_enable\[1068]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:cs_addr_0\[1072] = \Right_QuadDec:Cnt16:CounterUDB:reload\[1035]
Removing Lhs of wire \Right_QuadDec:Net_1290\[1149] = \Right_QuadDec:Net_1275\[1003]
Removing Lhs of wire \Right_QuadDec:bQuadDec:index_filt\[1170] = \Right_QuadDec:Net_1232\[1171]
Removing Lhs of wire \Right_QuadDec:Net_1232\[1171] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire \Right_QuadDec:bQuadDec:error\[1173] = \Right_QuadDec:bQuadDec:state_3\[1174]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_0\[1177] = \Right_QuadDec:Net_530\[1178]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_1\[1179] = \Right_QuadDec:Net_611\[1180]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_2\[1181] = \Right_QuadDec:Net_1260\[1036]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_3\[1182] = \Right_QuadDec:bQuadDec:error\[1173]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_4\[1183] = zero[2]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_5\[1184] = zero[2]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_6\[1185] = zero[2]
Removing Lhs of wire \Right_QuadDec:Net_1229\[1189] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_QuadDec:Net_1272\[1190] = \Right_QuadDec:Net_1264\[1065]
Removing Lhs of wire \EZI2C_Slave:Net_128\[1193] = zero[2]
Removing Lhs of wire \EZI2C_Slave:tmpOE__cy_bufoe_1_net_0\[1200] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \EZI2C_Slave:Net_190\[1202] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \EZI2C_Slave:tmpOE__cy_bufoe_2_net_0\[1204] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \EZI2C_Slave:Net_145\[1206] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__I2C_SDA_net_0[1209] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__I2C_SCL_net_0[1214] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Mainloop_Pin_net_0[1219] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__SS_4_net_0[1225] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__SS_3_net_0[1232] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__SS_2_net_0[1239] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_8923[1245] = \demux_1:tmp__demux_1_3_reg\[1256]
Removing Rhs of wire Net_8921[1246] = \demux_1:tmp__demux_1_2_reg\[1255]
Removing Rhs of wire Net_8920[1247] = \demux_1:tmp__demux_1_1_reg\[1254]
Removing Rhs of wire Net_8918[1249] = \demux_1:tmp__demux_1_0_reg\[1250]
Removing Rhs of wire Net_8897_1[1251] = \Slave_Select:control_out_1\[1261]
Removing Rhs of wire Net_8897_1[1251] = \Slave_Select:control_1\[1281]
Removing Rhs of wire Net_8897_0[1252] = \Slave_Select:control_out_0\[1260]
Removing Rhs of wire Net_8897_0[1252] = \Slave_Select:control_0\[1282]
Removing Lhs of wire \Slave_Select:clk\[1258] = zero[2]
Removing Lhs of wire \Slave_Select:rst\[1259] = zero[2]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1286] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1293] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \SPIM:Net_276\[1345] = Net_8869[1346]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[1351] = \SPIM:BSPIM:dpcounter_one\[1352]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[1353] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[1354] = \SPIM:Net_244\[1355]
Removing Lhs of wire \SPIM:Net_244\[1355] = Net_8868[1446]
Removing Rhs of wire Net_8865[1359] = \SPIM:BSPIM:mosi_reg\[1360]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[1381] = \SPIM:BSPIM:dpMOSI_fifo_empty\[1382]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[1383] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[1384]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[1385] = \SPIM:BSPIM:load_rx_data\[1351]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[1387] = \SPIM:BSPIM:dpMISO_fifo_full\[1388]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[1389] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[1390]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[1392] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[1393] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[1394] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[1395] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[1396] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[1397] = zero[2]
Removing Lhs of wire \SPIM:Net_273\[1407] = zero[2]
Removing Lhs of wire \SPIM:Net_289\[1447] = zero[2]
Removing Lhs of wire tmpOE__MISO_net_0[1449] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__SCLK_net_0[1454] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__MOSI_net_0[1460] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__SS_1_net_0[1466] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire cydff_1D[1472] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:min_kill_reg\\D\[1473] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:prevCapture\\D\[1474] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:trig_last\\D\[1475] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\D\[1478] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm_i_reg\\D\[1481] = \Left_HB25_PWM:PWMUDB:pwm_i\[173]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm1_i_reg\\D\[1482] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm2_i_reg\\D\[1483] = zero[2]
Removing Lhs of wire cydff_2D[1485] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:min_kill_reg\\D\[1486] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:prevCapture\\D\[1487] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:trig_last\\D\[1488] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\D\[1491] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm_i_reg\\D\[1494] = \Right_HB25_PWM:PWMUDB:pwm_i\[563]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm1_i_reg\\D\[1495] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm2_i_reg\\D\[1496] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:prevCapture\\D\[1499] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[1500] = \Left_QuadDec:Cnt16:CounterUDB:overflow\[848]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[1501] = \Left_QuadDec:Cnt16:CounterUDB:status_1\[836]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[1502] = \Left_QuadDec:Cnt16:CounterUDB:reload_tc\[831]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:prevCompare\\D\[1503] = \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\[855]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1504] = \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\[855]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[1505] = \Left_QuadDec:Net_1203\[861]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:prevCapture\\D\[1514] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[1515] = \Right_QuadDec:Cnt16:CounterUDB:overflow\[1054]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[1516] = \Right_QuadDec:Cnt16:CounterUDB:status_1\[1042]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[1517] = \Right_QuadDec:Cnt16:CounterUDB:reload_tc\[1037]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:prevCompare\\D\[1518] = \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1061]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1519] = \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1061]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[1520] = \Right_QuadDec:Net_1203\[1067]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[1529] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[1534] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[1536] = \SPIM:BSPIM:load_rx_data\[1351]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[1537] = \SPIM:BSPIM:mosi_from_dp\[1366]

------------------------------------------------------
Aliased 0 equations, 280 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Left_HB25_PWM_Pin_net_0' (cost = 0):
tmpOE__Left_HB25_PWM_Pin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:compare1\' (cost = 2):
\Left_HB25_PWM:PWMUDB:compare1\ <= (\Left_HB25_PWM:PWMUDB:cmp1_less\
	OR \Left_HB25_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:pwm_temp\' (cost = 2):
\Left_HB25_PWM:PWMUDB:pwm_temp\ <= (\Left_HB25_PWM:PWMUDB:cmp1_less\
	OR \Left_HB25_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Left_HB25_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Left_HB25_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Left_HB25_PWM:PWMUDB:dith_count_1\ and \Left_HB25_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:compare1\' (cost = 2):
\Right_HB25_PWM:PWMUDB:compare1\ <= (\Right_HB25_PWM:PWMUDB:cmp1_less\
	OR \Right_HB25_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:pwm_temp\' (cost = 2):
\Right_HB25_PWM:PWMUDB:pwm_temp\ <= (\Right_HB25_PWM:PWMUDB:cmp1_less\
	OR \Right_HB25_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Right_HB25_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Right_HB25_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Right_HB25_PWM:PWMUDB:dith_count_1\ and \Right_HB25_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Left_QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\Left_QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Left_QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Left_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\Left_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Left_QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Left_QuadDec:bQuadDec:A_j\' (cost = 1):
\Left_QuadDec:bQuadDec:A_j\ <= ((\Left_QuadDec:bQuadDec:quad_A_delayed_0\ and \Left_QuadDec:bQuadDec:quad_A_delayed_1\ and \Left_QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Left_QuadDec:bQuadDec:A_k\' (cost = 3):
\Left_QuadDec:bQuadDec:A_k\ <= ((not \Left_QuadDec:bQuadDec:quad_A_delayed_0\ and not \Left_QuadDec:bQuadDec:quad_A_delayed_1\ and not \Left_QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Left_QuadDec:bQuadDec:B_j\' (cost = 1):
\Left_QuadDec:bQuadDec:B_j\ <= ((\Left_QuadDec:bQuadDec:quad_B_delayed_0\ and \Left_QuadDec:bQuadDec:quad_B_delayed_1\ and \Left_QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Left_QuadDec:bQuadDec:B_k\' (cost = 3):
\Left_QuadDec:bQuadDec:B_k\ <= ((not \Left_QuadDec:bQuadDec:quad_B_delayed_0\ and not \Left_QuadDec:bQuadDec:quad_B_delayed_1\ and not \Left_QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Left_QuadDec:Net_1151\' (cost = 0):
\Left_QuadDec:Net_1151\ <= (not \Left_QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\Left_QuadDec:Net_1287\' (cost = 0):
\Left_QuadDec:Net_1287\ <= (not \Left_QuadDec:Net_1264\);

Note:  Expanding virtual equation for '\Right_QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Right_QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\Right_QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Right_QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Right_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\Right_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Right_QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Right_QuadDec:bQuadDec:A_j\' (cost = 1):
\Right_QuadDec:bQuadDec:A_j\ <= ((\Right_QuadDec:bQuadDec:quad_A_delayed_0\ and \Right_QuadDec:bQuadDec:quad_A_delayed_1\ and \Right_QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Right_QuadDec:bQuadDec:A_k\' (cost = 3):
\Right_QuadDec:bQuadDec:A_k\ <= ((not \Right_QuadDec:bQuadDec:quad_A_delayed_0\ and not \Right_QuadDec:bQuadDec:quad_A_delayed_1\ and not \Right_QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Right_QuadDec:bQuadDec:B_j\' (cost = 1):
\Right_QuadDec:bQuadDec:B_j\ <= ((\Right_QuadDec:bQuadDec:quad_B_delayed_0\ and \Right_QuadDec:bQuadDec:quad_B_delayed_1\ and \Right_QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Right_QuadDec:bQuadDec:B_k\' (cost = 3):
\Right_QuadDec:bQuadDec:B_k\ <= ((not \Right_QuadDec:bQuadDec:quad_B_delayed_0\ and not \Right_QuadDec:bQuadDec:quad_B_delayed_1\ and not \Right_QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Right_QuadDec:Net_1151\' (cost = 0):
\Right_QuadDec:Net_1151\ <= (not \Right_QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\Right_QuadDec:Net_1287\' (cost = 0):
\Right_QuadDec:Net_1287\ <= (not \Right_QuadDec:Net_1264\);

Note:  Expanding virtual equation for 'Net_8908' (cost = 0):
Net_8908 <= (not Net_8907);

Note:  Expanding virtual equation for 'Net_8918' (cost = 3):
Net_8918 <= ((not Net_8897_1 and not Net_8897_0 and not Net_8907));

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Left_HB25_PWM:PWMUDB:dith_count_0\ and \Left_HB25_PWM:PWMUDB:dith_count_1\)
	OR (not \Left_HB25_PWM:PWMUDB:dith_count_1\ and \Left_HB25_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Right_HB25_PWM:PWMUDB:dith_count_0\ and \Right_HB25_PWM:PWMUDB:dith_count_1\)
	OR (not \Right_HB25_PWM:PWMUDB:dith_count_1\ and \Right_HB25_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_QuadDec:Net_1248\' (cost = 2):
\Left_QuadDec:Net_1248\ <= ((not \Left_QuadDec:Net_1264\ and \Left_QuadDec:Net_1275\));

Note:  Expanding virtual equation for '\Right_QuadDec:Net_1248\' (cost = 2):
\Right_QuadDec:Net_1248\ <= ((not \Right_QuadDec:Net_1264\ and \Right_QuadDec:Net_1275\));

Note:  Expanding virtual equation for 'Net_8923' (cost = 3):
Net_8923 <= ((not Net_8907 and Net_8897_1 and Net_8897_0));

Note:  Expanding virtual equation for 'Net_8921' (cost = 3):
Net_8921 <= ((not Net_8897_0 and not Net_8907 and Net_8897_1));

Note:  Expanding virtual equation for 'Net_8920' (cost = 3):
Net_8920 <= ((not Net_8897_1 and not Net_8907 and Net_8897_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 76 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Left_HB25_PWM:PWMUDB:final_capture\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:final_capture\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:final_capture\[90] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[354] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[364] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[374] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:final_capture\[480] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[744] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[754] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[764] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:hwCapture\[828] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:hwCapture\[1034] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:runmode_enable\\D\[1476] = tmpOE__bufoe_1_net_0[27]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:runmode_enable\\D\[1489] = tmpOE__bufoe_2_net_0[418]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 freesoc.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.199ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Sunday, 02 October 2016 10:26:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\d_drive\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -d CY8C5888AXI-LP096 freesoc.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Left_HB25_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Left_HB25_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Left_HB25_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Left_HB25_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Right_HB25_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_HB25_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Right_HB25_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Right_HB25_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Left_QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPI_Clock'. Fanout=1, Signal=Net_8869
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock'. Fanout=2, Signal=Net_8613
    Digital Clock 2: Automatic-assigning  clock 'Encoder_Clock'. Fanout=6, Signal=Net_8580
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Left_HB25_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Right_HB25_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Left_QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Left_QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Right_QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Right_QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_Clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Left_HB25_PWM_Pin(0):iocell.fb
        Effective Clock: BUS_CLK
        Enable Signal: Left_HB25_PWM_Pin(0):iocell.fb
    Routed Clock: Right_HB25_PWM_Pin(0):iocell.fb
        Effective Clock: BUS_CLK
        Enable Signal: Right_HB25_PWM_Pin(0):iocell.fb
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Right_QuadDec:Net_1264\, Duplicate of \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Right_QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Right_QuadDec:Net_1264\ (fanout=2)

    Removing \Left_QuadDec:Net_1264\, Duplicate of \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Left_QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Left_QuadDec:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Left_HB25_PWM_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_HB25_PWM_Pin(0)__PA ,
            oe => tmpOE__bufoe_1_net_0 ,
            fb => Net_1584 ,
            input => Net_1537 ,
            pad => Left_HB25_PWM_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_HB25_Enable_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_HB25_Enable_Pin(0)__PA ,
            annotation => Net_139 ,
            pad => Left_HB25_Enable_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_HB25_PWM_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_HB25_PWM_Pin(0)__PA ,
            oe => tmpOE__bufoe_2_net_0 ,
            fb => Net_51 ,
            input => Net_39 ,
            pad => Right_HB25_PWM_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_HB25_Enable_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_HB25_Enable_Pin(0)__PA ,
            annotation => Net_42 ,
            pad => Right_HB25_Enable_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Encoder_A(0)__PA ,
            fb => Net_3173 ,
            pad => Left_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Encoder_B(0)__PA ,
            fb => Net_3174 ,
            pad => Left_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Encoder_A(0)__PA ,
            fb => Net_95 ,
            pad => Right_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Encoder_B(0)__PA ,
            fb => Net_96 ,
            pad => Right_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SDA(0)__PA ,
            fb => \EZI2C_Slave:Net_181\ ,
            input => \EZI2C_Slave:Net_173\ ,
            pad => I2C_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SCL(0)__PA ,
            fb => \EZI2C_Slave:Net_175\ ,
            input => \EZI2C_Slave:Net_174\ ,
            pad => I2C_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mainloop_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mainloop_Pin(0)__PA ,
            pad => Mainloop_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS_4(0)__PA ,
            input => Net_8924 ,
            pad => SS_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS_3(0)__PA ,
            input => Net_8922 ,
            pad => SS_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS_2(0)__PA ,
            input => Net_8917 ,
            pad => SS_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_8868 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            input => Net_8866 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            input => Net_8865 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS_1(0)__PA ,
            input => Net_8915 ,
            pad => SS_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Right_QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \Left_QuadDec:Net_1203\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1275\ * \Left_QuadDec:Net_1251\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1275\ * !\Left_QuadDec:Net_1251\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \Right_QuadDec:Net_1203\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1275\ * \Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1275\ * !\Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=Net_8924, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_8897_1 * Net_8897_0 * !Net_8907
        );
        Output = Net_8924 (fanout=1)

    MacroCell: Name=Net_8922, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_8897_1 * !Net_8897_0 * !Net_8907
        );
        Output = Net_8922 (fanout=1)

    MacroCell: Name=Net_8917, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8897_1 * Net_8897_0 * !Net_8907
        );
        Output = Net_8917 (fanout=1)

    MacroCell: Name=Net_8915, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8897_1 * !Net_8897_0 * !Net_8907
        );
        Output = Net_8915 (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Right_QuadDec:Net_1260\ * \Right_QuadDec:Net_1203\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3173
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3174
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_95
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_96
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=tmpOE__bufoe_1_net_0, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1584)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = tmpOE__bufoe_1_net_0 (fanout=2)

    MacroCell: Name=\Left_HB25_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_1_net_0
        );
        Output = \Left_HB25_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1537, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Left_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Left_HB25_PWM:PWMUDB:cmp1_eq\
            + \Left_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Left_HB25_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1537 (fanout=1)

    MacroCell: Name=tmpOE__bufoe_2_net_0, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_51)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = tmpOE__bufoe_2_net_0 (fanout=2)

    MacroCell: Name=\Right_HB25_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_2_net_0
        );
        Output = \Right_HB25_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_39, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Right_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Right_HB25_PWM:PWMUDB:cmp1_eq\
            + \Right_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Right_HB25_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_39 (fanout=1)

    MacroCell: Name=\Left_QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + \Left_QuadDec:Net_1251_split\
        );
        Output = \Left_QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Left_QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1203\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1203_split\
        );
        Output = \Left_QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\Left_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\Left_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \Left_QuadDec:bQuadDec:quad_A_filt\
            + \Left_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \Left_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \Left_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\Left_QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\Left_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\Left_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\
            + \Left_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \Left_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \Left_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Left_QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:error\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\Left_QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Left_QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Left_QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Right_QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + \Right_QuadDec:Net_1251_split\
        );
        Output = \Right_QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Left_QuadDec:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:Net_1203\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1203\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1203_split\
        );
        Output = \Right_QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\Right_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\Right_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\
            + \Right_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \Right_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \Right_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\Right_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\Right_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\
            + \Right_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \Right_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \Right_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Right_QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Right_QuadDec:Net_1260\ * !\Right_QuadDec:bQuadDec:error\
            + !\Right_QuadDec:Net_1260\ * !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\Right_QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Right_QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Right_QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=Net_8907, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_8907 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + !Net_8907 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !Net_8907 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_8907 (fanout=5)

    MacroCell: Name=Net_8865, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_8865 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_8865 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_8866, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_8866
        );
        Output = Net_8866 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_8613 ,
            cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_8613 ,
            cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \Left_HB25_PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \Left_HB25_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Left_HB25_PWM:PWMUDB:tc_i\ ,
            chain_in => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_8613 ,
            cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_8613 ,
            cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \Right_HB25_PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \Right_HB25_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Right_HB25_PWM:PWMUDB:tc_i\ ,
            chain_in => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_8580 ,
            cs_addr_2 => \Left_QuadDec:Net_1251\ ,
            cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_8580 ,
            cs_addr_2 => \Left_QuadDec:Net_1251\ ,
            cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Left_QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Left_QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_8580 ,
            cs_addr_2 => \Right_QuadDec:Net_1251\ ,
            cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_8580 ,
            cs_addr_2 => \Right_QuadDec:Net_1251\ ,
            cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Right_QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Right_QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_8869 ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_8868 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Left_QuadDec:Net_1260\ ,
            clock => Net_8580 ,
            status_6 => \Left_QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Left_QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Left_QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Left_QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Left_QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Left_QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_8580 ,
            status_3 => \Left_QuadDec:bQuadDec:error\ ,
            status_2 => \Left_QuadDec:Net_1260\ ,
            status_1 => \Left_QuadDec:Net_611\ ,
            status_0 => \Left_QuadDec:Net_530\ ,
            interrupt => Net_8520 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Right_QuadDec:Net_1260\ ,
            clock => Net_8580 ,
            status_6 => \Right_QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Right_QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Right_QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Right_QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Right_QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Right_QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Right_QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_8580 ,
            status_3 => \Right_QuadDec:bQuadDec:error\ ,
            status_2 => \Right_QuadDec:Net_1260\ ,
            status_1 => \Right_QuadDec:Net_611\ ,
            status_0 => \Right_QuadDec:Net_530\ ,
            interrupt => Net_8522 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_8869 ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_8869 ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ ,
            interrupt => Net_8871 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_8580 ,
            control_7 => \Left_QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Left_QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Left_QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Left_QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Left_QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Left_QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Left_QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Left_QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_8580 ,
            control_7 => \Right_QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Right_QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Right_QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Right_QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Right_QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Right_QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Right_QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Right_QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Slave_Select:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Slave_Select:control_7\ ,
            control_6 => \Slave_Select:control_6\ ,
            control_5 => \Slave_Select:control_5\ ,
            control_4 => \Slave_Select:control_4\ ,
            control_3 => \Slave_Select:control_3\ ,
            control_2 => \Slave_Select:control_2\ ,
            control_1 => Net_8897_1 ,
            control_0 => Net_8897_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_8869 ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Left_QuadDec:isr\
        PORT MAP (
            interrupt => Net_8520 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Right_QuadDec:isr\
        PORT MAP (
            interrupt => Net_8522 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\EZI2C_Slave:isr\
        PORT MAP (
            interrupt => \EZI2C_Slave:Net_172\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_9118 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_8871 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   23 :   49 :   72 : 31.94 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   79 :  113 :  192 : 41.15 %
  Unique P-terms              :  149 :  235 :  384 : 38.80 %
  Total P-terms               :  166 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
Tech mapping phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : I2C_SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : I2C_SDA(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Left_Encoder_A(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Left_Encoder_B(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Left_HB25_Enable_Pin(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Left_HB25_PWM_Pin(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : MISO(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : MOSI(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Mainloop_Pin(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Right_Encoder_A(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Right_Encoder_B(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Right_HB25_Enable_Pin(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Right_HB25_PWM_Pin(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCLK(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SS_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SS_2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SS_3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SS_4(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.91
                   Pterms :            5.13
               Macrocells :            2.47
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.015ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 914, final cost is 914 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :      10.25 :       4.94
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1203\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \Left_QuadDec:Net_1203\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_8580 ,
        cs_addr_2 => \Left_QuadDec:Net_1251\ ,
        cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_8580 ,
        control_7 => \Left_QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Left_QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Left_QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Left_QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Left_QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Left_QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Left_QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Left_QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_8580 ,
        cs_addr_2 => \Right_QuadDec:Net_1251\ ,
        cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Right_QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Right_QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Right_QuadDec:Net_1260\ ,
        clock => Net_8580 ,
        status_6 => \Right_QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Right_QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Right_QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Right_QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Right_QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Right_QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_8580 ,
        cs_addr_2 => \Left_QuadDec:Net_1251\ ,
        cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Left_QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Left_QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Left_QuadDec:Net_1260\ ,
        clock => Net_8580 ,
        status_6 => \Left_QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Left_QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Left_QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Left_QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Left_QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Left_QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1275\ * !\Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1275\ * \Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_8580 ,
        cs_addr_2 => \Right_QuadDec:Net_1251\ ,
        cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\Right_QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_8580 ,
        status_3 => \Right_QuadDec:bQuadDec:error\ ,
        status_2 => \Right_QuadDec:Net_1260\ ,
        status_1 => \Right_QuadDec:Net_611\ ,
        status_0 => \Right_QuadDec:Net_530\ ,
        interrupt => Net_8522 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \Right_QuadDec:Net_1203\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:error\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1203_split\
        );
        Output = \Left_QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_8580 ,
        control_7 => \Right_QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Right_QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Right_QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Right_QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Right_QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Right_QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Right_QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Right_QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:Net_1203\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_8869 ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_8868 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_8869 ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1203\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\Right_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\Right_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\
            + \Right_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \Right_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \Right_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1275\ * \Left_QuadDec:Net_1251\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_96
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + \Left_QuadDec:Net_1251_split\
        );
        Output = \Left_QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1275\ * !\Left_QuadDec:Net_1251\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Left_QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_8580 ,
        status_3 => \Left_QuadDec:bQuadDec:error\ ,
        status_2 => \Left_QuadDec:Net_1260\ ,
        status_1 => \Left_QuadDec:Net_611\ ,
        status_0 => \Left_QuadDec:Net_530\ ,
        interrupt => Net_8520 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Right_QuadDec:Net_1260\ * !\Right_QuadDec:bQuadDec:error\
            + !\Right_QuadDec:Net_1260\ * !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_8869 ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ ,
        interrupt => Net_8871 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\Left_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\Left_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \Left_QuadDec:bQuadDec:quad_A_filt\
            + \Left_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \Left_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \Left_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\Left_QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1203_split\
        );
        Output = \Right_QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\Left_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\Left_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\
            + \Left_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \Left_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \Left_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3174
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_8613 ,
        cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_8865, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_8865 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_8865 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_8866, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_8866
        );
        Output = Net_8866 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8915, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8897_1 * !Net_8897_0 * !Net_8907
        );
        Output = Net_8915 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=4, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_8907, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8869) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_8907 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + !Net_8907 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !Net_8907 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_8907 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Left_HB25_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_1_net_0
        );
        Output = \Left_HB25_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1537, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Left_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Left_HB25_PWM:PWMUDB:cmp1_eq\
            + \Left_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Left_HB25_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1537 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8917, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8897_1 * Net_8897_0 * !Net_8907
        );
        Output = Net_8917 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_8922, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_8897_1 * !Net_8897_0 * !Net_8907
        );
        Output = Net_8922 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\Right_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\Right_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\
            + \Right_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \Right_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \Right_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8924, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_8897_1 * Net_8897_0 * !Net_8907
        );
        Output = Net_8924 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_8613 ,
        cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \Left_HB25_PWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \Left_HB25_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Left_HB25_PWM:PWMUDB:tc_i\ ,
        chain_in => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_8869 ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_95
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Right_QuadDec:Net_1260\ * \Right_QuadDec:Net_1203\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=tmpOE__bufoe_1_net_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1584)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = tmpOE__bufoe_1_net_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_8613 ,
        cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Slave_Select:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Slave_Select:control_7\ ,
        control_6 => \Slave_Select:control_6\ ,
        control_5 => \Slave_Select:control_5\ ,
        control_4 => \Slave_Select:control_4\ ,
        control_3 => \Slave_Select:control_3\ ,
        control_2 => \Slave_Select:control_2\ ,
        control_1 => Net_8897_1 ,
        control_0 => Net_8897_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + \Right_QuadDec:Net_1251_split\
        );
        Output = \Right_QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3173
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_39, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Right_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Right_HB25_PWM:PWMUDB:cmp1_eq\
            + \Right_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Right_HB25_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_39 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_HB25_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_2_net_0
        );
        Output = \Right_HB25_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=tmpOE__bufoe_2_net_0, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_51)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = tmpOE__bufoe_2_net_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_8613 ,
        cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \Right_HB25_PWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \Right_HB25_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Right_HB25_PWM:PWMUDB:tc_i\ ,
        chain_in => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Left_QuadDec:isr\
        PORT MAP (
            interrupt => Net_8520 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\Right_QuadDec:isr\
        PORT MAP (
            interrupt => Net_8522 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_8871 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\EZI2C_Slave:isr\
        PORT MAP (
            interrupt => \EZI2C_Slave:Net_172\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_9118 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SS_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS_1(0)__PA ,
        input => Net_8915 ,
        pad => SS_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SS_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS_2(0)__PA ,
        input => Net_8917 ,
        pad => SS_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SS_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS_3(0)__PA ,
        input => Net_8922 ,
        pad => SS_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SS_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS_4(0)__PA ,
        input => Net_8924 ,
        pad => SS_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        input => Net_8865 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_8868 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        input => Net_8866 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Left_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Encoder_A(0)__PA ,
        fb => Net_3173 ,
        pad => Left_Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Right_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Encoder_A(0)__PA ,
        fb => Net_95 ,
        pad => Right_Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Left_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Encoder_B(0)__PA ,
        fb => Net_3174 ,
        pad => Left_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Right_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Encoder_B(0)__PA ,
        fb => Net_96 ,
        pad => Right_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Left_HB25_Enable_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_HB25_Enable_Pin(0)__PA ,
        annotation => Net_139 ,
        pad => Left_HB25_Enable_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Right_HB25_Enable_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_HB25_Enable_Pin(0)__PA ,
        annotation => Net_42 ,
        pad => Right_HB25_Enable_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Left_HB25_PWM_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_HB25_PWM_Pin(0)__PA ,
        oe => tmpOE__bufoe_1_net_0 ,
        fb => Net_1584 ,
        input => Net_1537 ,
        pad => Left_HB25_PWM_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Right_HB25_PWM_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_HB25_PWM_Pin(0)__PA ,
        oe => tmpOE__bufoe_2_net_0 ,
        fb => Net_51 ,
        input => Net_39 ,
        pad => Right_HB25_PWM_Pin(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = I2C_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SCL(0)__PA ,
        fb => \EZI2C_Slave:Net_175\ ,
        input => \EZI2C_Slave:Net_174\ ,
        pad => I2C_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = I2C_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SDA(0)__PA ,
        fb => \EZI2C_Slave:Net_181\ ,
        input => \EZI2C_Slave:Net_173\ ,
        pad => I2C_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Mainloop_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mainloop_Pin(0)__PA ,
        pad => Mainloop_Pin(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__Left_HB25_PWM_Pin_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Left_HB25_PWM_Pin_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_8869 ,
            dclk_0 => Net_8869_local ,
            dclk_glb_1 => Net_8613 ,
            dclk_1 => Net_8613_local ,
            dclk_glb_2 => Net_8580 ,
            dclk_2 => Net_8580_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\EZI2C_Slave:I2C_Prim\
        PORT MAP (
            scl_in => \EZI2C_Slave:Net_175\ ,
            sda_in => \EZI2C_Slave:Net_181\ ,
            scl_out => \EZI2C_Slave:Net_174\ ,
            sda_out => \EZI2C_Slave:Net_173\ ,
            interrupt => \EZI2C_Slave:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_9118 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                          | 
Port | Pin | Fixed |      Type |       Drive Mode |                     Name | Connections
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |                  SS_1(0) | In(Net_8915)
     |   1 |     * |      NONE |         CMOS_OUT |                  SS_2(0) | In(Net_8917)
     |   2 |     * |      NONE |         CMOS_OUT |                  SS_3(0) | In(Net_8922)
     |   3 |     * |      NONE |         CMOS_OUT |                  SS_4(0) | In(Net_8924)
     |   4 |     * |      NONE |         CMOS_OUT |                  MOSI(0) | In(Net_8865)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |                  MISO(0) | FB(Net_8868)
     |   6 |     * |      NONE |         CMOS_OUT |                  SCLK(0) | In(Net_8866)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |        Left_Encoder_A(0) | FB(Net_3173)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |       Right_Encoder_A(0) | FB(Net_95)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        Left_Encoder_B(0) | FB(Net_3174)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       Right_Encoder_B(0) | FB(Net_96)
     |   4 |     * |      NONE |         CMOS_OUT |  Left_HB25_Enable_Pin(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | Right_HB25_Enable_Pin(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |     Left_HB25_PWM_Pin(0) | FB(Net_1584), In(Net_1537), OE(tmpOE__bufoe_1_net_0)
     |   7 |     * |      NONE |      RES_PULL_UP |    Right_HB25_PWM_Pin(0) | FB(Net_51), In(Net_39), OE(tmpOE__bufoe_2_net_0)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |               I2C_SCL(0) | FB(\EZI2C_Slave:Net_175\), In(\EZI2C_Slave:Net_174\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |               I2C_SDA(0) | FB(\EZI2C_Slave:Net_181\), In(\EZI2C_Slave:Net_173\)
     |   2 |     * |      NONE |         CMOS_OUT |          Mainloop_Pin(0) | 
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |          \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |          \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-----------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in freesoc_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.656ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.913ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.944ms
API generation phase: Elapsed time ==> 3s.224ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
