// Seed: 3494838607
module module_0 (
    input wand id_0,
    input tri id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    input wire id_8,
    input uwire id_9,
    input wor id_10,
    output wor id_11,
    input uwire id_12,
    output uwire id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri id_16,
    input tri id_17,
    output supply0 id_18,
    input supply1 id_19,
    input tri id_20,
    output wor id_21,
    input tri1 id_22,
    input tri id_23
);
  assign id_18 = id_12;
  wire id_25;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  tri1  id_4,
    input  uwire id_5,
    output wand  id_6,
    input  tri0  id_7
    , id_12,
    output tri0  id_8,
    output wor   id_9,
    output tri   id_10
);
  assign id_12 = 1;
  module_0(
      id_5,
      id_4,
      id_4,
      id_5,
      id_6,
      id_2,
      id_5,
      id_7,
      id_1,
      id_7,
      id_3,
      id_10,
      id_5,
      id_0,
      id_10,
      id_5,
      id_5,
      id_5,
      id_8,
      id_3,
      id_1,
      id_0,
      id_4,
      id_1
  );
  final id_10 = id_5;
  assign id_0 = 1;
endmodule
