##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK
		4.2::Critical Path Report for CLK_CNT
		4.3::Critical Path Report for CLK_PWM
		4.4::Critical Path Report for Clock_1
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for I2C_DISPLAY_IntClock
		4.7::Critical Path Report for UART_IntClock
		4.8::Critical Path Report for UART_RX_IntClock
		4.9::Critical Path Report for UART_TX_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TX_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_RX_IntClock:R)
		5.4::Critical Path Report for (CLK_CNT:R vs. CLK_CNT:R)
		5.5::Critical Path Report for (I2C_DISPLAY_IntClock:R vs. I2C_DISPLAY_IntClock:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (CLK_PWM:R vs. CLK_CNT:R)
		5.8::Critical Path Report for (CLK_PWM:R vs. CLK_PWM:R)
		5.9::Critical Path Report for (CLK:R vs. CLK:R)
		5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.11::Critical Path Report for (UART_TX_IntClock:R vs. UART_TX_IntClock:R)
		5.12::Critical Path Report for (UART_RX_IntClock:R vs. UART_RX_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CLK                   | Frequency: 57.40 MHz  | Target: 0.02 MHz   | 
Clock: CLK_CNT               | Frequency: 37.54 MHz  | Target: 24.00 MHz  | 
Clock: CLK_PWM               | Frequency: 37.54 MHz  | Target: 0.10 MHz   | 
Clock: Clock_1               | Frequency: 63.44 MHz  | Target: 0.01 MHz   | 
Clock: CyBUS_CLK             | Frequency: 57.36 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_DISPLAY_IntClock  | Frequency: 22.97 MHz  | Target: 6.00 MHz   | 
Clock: UART_IntClock         | Frequency: 47.99 MHz  | Target: 0.46 MHz   | 
Clock: UART_RX_IntClock      | Frequency: 56.28 MHz  | Target: 0.01 MHz   | 
Clock: UART_TX_IntClock      | Frequency: 45.74 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK                   CLK                   4.16667e+007     41649245    N/A              N/A         N/A              N/A         N/A              N/A         
CLK_CNT               CLK_CNT               41666.7          15036       N/A              N/A         N/A              N/A         N/A              N/A         
CLK_PWM               CLK_CNT               41666.7          15026       N/A              N/A         N/A              N/A         N/A              N/A         
CLK_PWM               CLK_PWM               1e+007           9980088     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1               Clock_1               1e+008           99984236    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_IntClock         41666.7          24944       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_RX_IntClock      41666.7          24521       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_TX_IntClock      41666.7          24233       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_DISPLAY_IntClock  I2C_DISPLAY_IntClock  166667           123139      N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock         UART_IntClock         2.16667e+006     2145827     N/A              N/A         N/A              N/A         N/A              N/A         
UART_RX_IntClock      UART_RX_IntClock      1.04167e+008     104148899   N/A              N/A         N/A              N/A         N/A              N/A         
UART_TX_IntClock      UART_TX_IntClock      1.04167e+008     104144803   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase        
---------------------  ------------  ----------------------  
SCL_DISPLAY(0)_PAD:in  18814         I2C_DISPLAY_IntClock:R  
SDA_DISPLAY(0)_PAD:in  17514         I2C_DISPLAY_IntClock:R  
TACHO_SENSOR(0)_PAD    39652         CLK_CNT:R               


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase        
----------------------  ------------  ----------------------  
SCL_DISPLAY(0)_PAD:out  24714         I2C_DISPLAY_IntClock:R  
SDA_DISPLAY(0)_PAD:out  25670         I2C_DISPLAY_IntClock:R  
SPEED(0)_PAD            23388         CLK:R                   
TX_UART_RX(0)_PAD       33685         UART_RX_IntClock:R      
TX_UART_TX(0)_PAD       30086         UART_TX_IntClock:R      
Tx_1(0)_PAD             31819         UART_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)   Port Name (Destination)  Delay  
-------------------  -----------------------  -----  
TACHO_SENSOR(0)_PAD  LED_TACHO(0)_PAD         27079  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CLK
*********************************
Clock: CLK
Frequency: 57.40 MHz | Target: 0.02 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 41649245p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -4230
------------------------------------   -------- 
End-of-path required time (ps)         41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13191
-------------------------------------   ----- 
End-of-path arrival time (ps)           13191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/clock_0            macrocell96         0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q         macrocell96      1250   1250  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    6811   8061  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  13191  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  13191  41649245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell10      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CLK_CNT
*************************************
Clock: CLK_CNT
Frequency: 37.54 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22411
-------------------------------------   ----- 
End-of-path arrival time (ps)           22411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell15   3782  10681  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell15   5130  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ci         datapathcell16      0  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell16   3300  19111  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ci         datapathcell17      0  19111  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell17   3300  22411  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci         datapathcell18      0  22411  15026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock         datapathcell18      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CLK_PWM
*************************************
Clock: CLK_PWM
Frequency: 37.54 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22411
-------------------------------------   ----- 
End-of-path arrival time (ps)           22411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell15   3782  10681  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell15   5130  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ci         datapathcell16      0  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell16   3300  19111  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ci         datapathcell17      0  19111  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell17   3300  22411  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci         datapathcell18      0  22411  15026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock         datapathcell18      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.44 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BUZZER:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BUZZER:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 99984236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -4230
--------------------------------------------   --------- 
End-of-path required time (ps)                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2904   6404  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11534  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11534  99984236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell12      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.36 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_TX(0)/fb
Path End       : \UART_TX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24233p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_TX_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13963
-------------------------------------   ----- 
End-of-path arrival time (ps)           13963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_TX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UART_TX(0)/fb                           iocell1         2183   2183  24233  RISE       1
\UART_TX:BUART:rx_postpoll\/main_0         macrocell7      6136   8319  24233  RISE       1
\UART_TX:BUART:rx_postpoll\/q              macrocell7      3350  11669  24233  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  13963  24233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for I2C_DISPLAY_IntClock
**************************************************
Clock: I2C_DISPLAY_IntClock
Frequency: 22.97 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 123139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40018
-------------------------------------   ----- 
End-of-path arrival time (ps)           40018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell93   1250   1250  123139  RISE       1
SCL_DISPLAY(0)/pin_input                  iocell5       6849   8099  123139  RISE       1
SCL_DISPLAY(0)/pad_out                    iocell5      16615  24714  123139  RISE       1
SCL_DISPLAY(0)/pad_in                     iocell5          0  24714  123139  RISE       1
SCL_DISPLAY(0)/fb                         iocell5       9290  34004  123139  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0  macrocell83   6014  40018  123139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell83         0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 47.99 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145827p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14650
-------------------------------------   ----- 
End-of-path arrival time (ps)           14650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell114     1250   1250  2145827  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell33      7194   8444  2145827  RISE       1
\UART:BUART:counter_load_not\/q                macrocell33      3350  11794  2145827  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell20   2856  14650  2145827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for UART_RX_IntClock
**********************************************
Clock: UART_RX_IntClock
Frequency: 56.28 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RX:BUART:sRX:RxBitCounter\/clock
Path slack     : 104148899p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -5360
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q            macrocell63   1250   1250  104148899  RISE       1
\UART_RX:BUART:rx_counter_load\/main_1  macrocell14   5501   6751  104148899  RISE       1
\UART_RX:BUART:rx_counter_load\/q       macrocell14   3350  10101  104148899  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/load   count7cell    2306  12408  104148899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
4.9::Critical Path Report for UART_TX_IntClock
**********************************************
Clock: UART_TX_IntClock
Frequency: 45.74 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TX:BUART:sTX:TxSts\/clock
Path slack     : 104144803p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                          -500
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21363
-------------------------------------   ----- 
End-of-path arrival time (ps)           21363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  104144803  RISE       1
\UART_TX:BUART:tx_status_0\/main_3                 macrocell4      7082  10662  104144803  RISE       1
\UART_TX:BUART:tx_status_0\/q                      macrocell4      3350  14012  104144803  RISE       1
\UART_TX:BUART:sTX:TxSts\/status_0                 statusicell1    7351  21363  104144803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24944p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13253
-------------------------------------   ----- 
End-of-path arrival time (ps)           13253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell11         2009   2009  24944  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell37      5601   7610  24944  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell37      3350  10960  24944  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell21   2293  13253  24944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell21      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TX_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_TX(0)/fb
Path End       : \UART_TX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24233p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_TX_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13963
-------------------------------------   ----- 
End-of-path arrival time (ps)           13963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_TX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UART_TX(0)/fb                           iocell1         2183   2183  24233  RISE       1
\UART_TX:BUART:rx_postpoll\/main_0         macrocell7      6136   8319  24233  RISE       1
\UART_TX:BUART:rx_postpoll\/q              macrocell7      3350  11669  24233  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  13963  24233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_RX_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_UART_RX(0)/fb
Path End       : \UART_RX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24521p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_RX_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_UART_RX(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
RX_UART_RX(0)/fb                           iocell3         1816   1816  24521  RISE       1
\UART_RX:BUART:rx_postpoll\/main_0         macrocell15     6200   8016  24521  RISE       1
\UART_RX:BUART:rx_postpoll\/q              macrocell15     3350  11366  24521  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2310  13676  24521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CLK_CNT:R vs. CLK_CNT:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:prevCapture\/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15036p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22401
-------------------------------------   ----- 
End-of-path arrival time (ps)           22401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:prevCapture\/clock_0             macrocell107        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:prevCapture\/q                macrocell107     1250   1250  15036  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_1             macrocell28      2289   3539  15036  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6889  15036  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell15   3782  10671  15036  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell15   5130  15801  15036  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ci         datapathcell16      0  15801  15036  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell16   3300  19101  15036  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ci         datapathcell17      0  19101  15036  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell17   3300  22401  15036  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci         datapathcell18      0  22401  15036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock         datapathcell18      0      0  RISE       1


5.5::Critical Path Report for (I2C_DISPLAY_IntClock:R vs. I2C_DISPLAY_IntClock:R)
*********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 123139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40018
-------------------------------------   ----- 
End-of-path arrival time (ps)           40018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell93   1250   1250  123139  RISE       1
SCL_DISPLAY(0)/pin_input                  iocell5       6849   8099  123139  RISE       1
SCL_DISPLAY(0)/pad_out                    iocell5      16615  24714  123139  RISE       1
SCL_DISPLAY(0)/pad_in                     iocell5          0  24714  123139  RISE       1
SCL_DISPLAY(0)/fb                         iocell5       9290  34004  123139  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0  macrocell83   6014  40018  123139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell83         0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145827p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14650
-------------------------------------   ----- 
End-of-path arrival time (ps)           14650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell114     1250   1250  2145827  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell33      7194   8444  2145827  RISE       1
\UART:BUART:counter_load_not\/q                macrocell33      3350  11794  2145827  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell20   2856  14650  2145827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1


5.7::Critical Path Report for (CLK_PWM:R vs. CLK_CNT:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22411
-------------------------------------   ----- 
End-of-path arrival time (ps)           22411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell15   3782  10681  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell15   5130  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ci         datapathcell16      0  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell16   3300  19111  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ci         datapathcell17      0  19111  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell17   3300  22411  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci         datapathcell18      0  22411  15026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock         datapathcell18      0      0  RISE       1


5.8::Critical Path Report for (CLK_PWM:R vs. CLK_PWM:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9980088p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15682
-------------------------------------   ----- 
End-of-path arrival time (ps)           15682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   7052  10552  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   5130  15682  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  15682  9980088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell14      0      0  RISE       1


5.9::Critical Path Report for (CLK:R vs. CLK:R)
***********************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 41649245p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -4230
------------------------------------   -------- 
End-of-path required time (ps)         41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13191
-------------------------------------   ----- 
End-of-path arrival time (ps)           13191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/clock_0            macrocell96         0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q         macrocell96      1250   1250  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    6811   8061  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  13191  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  13191  41649245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell10      0      0  RISE       1


5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BUZZER:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BUZZER:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 99984236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -4230
--------------------------------------------   --------- 
End-of-path required time (ps)                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2904   6404  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11534  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11534  99984236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell12      0      0  RISE       1


5.11::Critical Path Report for (UART_TX_IntClock:R vs. UART_TX_IntClock:R)
**************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TX:BUART:sTX:TxSts\/clock
Path slack     : 104144803p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                          -500
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21363
-------------------------------------   ----- 
End-of-path arrival time (ps)           21363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  104144803  RISE       1
\UART_TX:BUART:tx_status_0\/main_3                 macrocell4      7082  10662  104144803  RISE       1
\UART_TX:BUART:tx_status_0\/q                      macrocell4      3350  14012  104144803  RISE       1
\UART_TX:BUART:sTX:TxSts\/status_0                 statusicell1    7351  21363  104144803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1


5.12::Critical Path Report for (UART_RX_IntClock:R vs. UART_RX_IntClock:R)
**************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RX:BUART:sRX:RxBitCounter\/clock
Path slack     : 104148899p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -5360
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q            macrocell63   1250   1250  104148899  RISE       1
\UART_RX:BUART:rx_counter_load\/main_1  macrocell14   5501   6751  104148899  RISE       1
\UART_RX:BUART:rx_counter_load\/q       macrocell14   3350  10101  104148899  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/load   count7cell    2306  12408  104148899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22411
-------------------------------------   ----- 
End-of-path arrival time (ps)           22411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell15   3782  10681  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell15   5130  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ci         datapathcell16      0  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell16   3300  19111  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ci         datapathcell17      0  19111  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell17   3300  22411  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ci         datapathcell18      0  22411  15026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock         datapathcell18      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 18326p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19111
-------------------------------------   ----- 
End-of-path arrival time (ps)           19111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell15   3782  10681  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell15   5130  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ci         datapathcell16      0  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell16   3300  19111  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ci         datapathcell17      0  19111  18326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/clock         datapathcell17      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 21626p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15811
-------------------------------------   ----- 
End-of-path arrival time (ps)           15811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell15   3782  10681  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell15   5130  15811  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ci         datapathcell16      0  15811  21626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_TX(0)/fb
Path End       : \UART_TX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24233p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_TX_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13963
-------------------------------------   ----- 
End-of-path arrival time (ps)           13963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_TX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UART_TX(0)/fb                           iocell1         2183   2183  24233  RISE       1
\UART_TX:BUART:rx_postpoll\/main_0         macrocell7      6136   8319  24233  RISE       1
\UART_TX:BUART:rx_postpoll\/q              macrocell7      3350  11669  24233  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  13963  24233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 24468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11009
-------------------------------------   ----- 
End-of-path arrival time (ps)           11009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell16   4110  11009  24468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_UART_RX(0)/fb
Path End       : \UART_RX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24521p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_RX_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_UART_RX(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
RX_UART_RX(0)/fb                           iocell3         1816   1816  24521  RISE       1
\UART_RX:BUART:rx_postpoll\/main_0         macrocell15     6200   8016  24521  RISE       1
\UART_RX:BUART:rx_postpoll\/q              macrocell15     3350  11366  24521  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2310  13676  24521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 24796p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10681
-------------------------------------   ----- 
End-of-path arrival time (ps)           10681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell15   3782  10681  24796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock         datapathcell15      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24944p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13253
-------------------------------------   ----- 
End-of-path arrival time (ps)           13253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell11         2009   2009  24944  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell37      5601   7610  24944  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell37      3350  10960  24944  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell21   2293  13253  24944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell21      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 25349p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10127
-------------------------------------   ----- 
End-of-path arrival time (ps)           10127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell17   3229  10127  25349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/clock         datapathcell17      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:count_stored_i\/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 25395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10082
-------------------------------------   ----- 
End-of-path arrival time (ps)           10082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:count_stored_i\/clock_0          macrocell110        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:count_stored_i\/q             macrocell110     1250   1250  15653  RISE       1
\Counter_TACHO:CounterUDB:count_enable\/main_2          macrocell31      2299   3549  15653  RISE       1
\Counter_TACHO:CounterUDB:count_enable\/q               macrocell31      3350   6899  15653  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell16   3183  10082  25395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:count_stored_i\/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 25423p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:count_stored_i\/clock_0          macrocell110        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:count_stored_i\/q             macrocell110     1250   1250  15653  RISE       1
\Counter_TACHO:CounterUDB:count_enable\/main_2          macrocell31      2299   3549  15653  RISE       1
\Counter_TACHO:CounterUDB:count_enable\/q               macrocell31      3350   6899  15653  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell15   3155  10054  25423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock         datapathcell15      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 25678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9799
-------------------------------------   ---- 
End-of-path arrival time (ps)           9799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                               macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0             macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                  macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell18   2900   9799  25678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock         datapathcell18      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:count_stored_i\/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 26259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9218
-------------------------------------   ---- 
End-of-path arrival time (ps)           9218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:count_stored_i\/clock_0          macrocell110        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:count_stored_i\/q             macrocell110     1250   1250  15653  RISE       1
\Counter_TACHO:CounterUDB:count_enable\/main_2          macrocell31      2299   3549  15653  RISE       1
\Counter_TACHO:CounterUDB:count_enable\/q               macrocell31      3350   6899  15653  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell17   2318   9218  26259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/clock         datapathcell17      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_TACHO:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_TACHO:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14887
-------------------------------------   ----- 
End-of-path arrival time (ps)           14887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell15   1600   1600  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell16      0   1600  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell16   1280   2880  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell17      0   2880  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell17   1280   4160  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell18      0   4160  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell18   2270   6430  26280  RISE       1
\Counter_TACHO:CounterUDB:status_0\/main_3             macrocell29      2777   9207  26280  RISE       1
\Counter_TACHO:CounterUDB:status_0\/q                  macrocell29      3350  12557  26280  RISE       1
\Counter_TACHO:CounterUDB:sSTSReg:stsreg\/status_0     statusicell9     2330  14887  26280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sSTSReg:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:count_stored_i\/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 26284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9192
-------------------------------------   ---- 
End-of-path arrival time (ps)           9192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:count_stored_i\/clock_0          macrocell110        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:count_stored_i\/q             macrocell110     1250   1250  15653  RISE       1
\Counter_TACHO:CounterUDB:count_enable\/main_2          macrocell31      2299   3549  15653  RISE       1
\Counter_TACHO:CounterUDB:count_enable\/q               macrocell31      3350   6899  15653  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell18   2293   9192  26284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock         datapathcell18      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_TACHO:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_TACHO:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13908
-------------------------------------   ----- 
End-of-path arrival time (ps)           13908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell15   1240   1240  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell16      0   1240  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell16   1210   2450  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell17      0   2450  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell17   1210   3660  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell18      0   3660  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell18   2270   5930  27259  RISE       1
\Counter_TACHO:CounterUDB:status_2\/main_0             macrocell30      2306   8236  27259  RISE       1
\Counter_TACHO:CounterUDB:status_2\/q                  macrocell30      3350  11586  27259  RISE       1
\Counter_TACHO:CounterUDB:sSTSReg:stsreg\/status_2     statusicell9     2322  13908  27259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sSTSReg:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 27528p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11009
-------------------------------------   ----- 
End-of-path arrival time (ps)           11009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                             macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0           macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell16   4110  11009  27528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 27856p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10681
-------------------------------------   ----- 
End-of-path arrival time (ps)           10681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                             macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0           macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell15   3782  10681  27856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock         datapathcell15      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 28409p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10127
-------------------------------------   ----- 
End-of-path arrival time (ps)           10127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                             macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0           macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell17   3229  10127  28409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/clock         datapathcell17      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 28738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9799
-------------------------------------   ---- 
End-of-path arrival time (ps)           9799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_251/q                                             macrocell106     1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0           macrocell28      2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q                macrocell28      3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell18   2900   9799  28738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/clock         datapathcell18      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_UART_RX(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 28790p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_RX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_UART_RX(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
RX_UART_RX(0)/fb  iocell3       1816   1816  24521  RISE       1
MODIN5_1/main_2   macrocell69   7551   9367  28790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_UART_RX(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 28790p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_RX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_UART_RX(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
RX_UART_RX(0)/fb  iocell3       1816   1816  24521  RISE       1
MODIN5_0/main_2   macrocell70   7551   9367  28790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_UART_RX(0)/fb
Path End       : \UART_RX:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RX:BUART:rx_status_3\/clock_0
Path slack     : 28790p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_RX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_UART_RX(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RX_UART_RX(0)/fb                    iocell3       1816   1816  24521  RISE       1
\UART_RX:BUART:rx_status_3\/main_5  macrocell71   7551   9367  28790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_TACHO:CounterUDB:prevCompare\/main_3
Capture Clock  : \Counter_TACHO:CounterUDB:prevCompare\/clock_0
Path slack     : 28938p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9219
-------------------------------------   ---- 
End-of-path arrival time (ps)           9219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell15   1600   1600  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell16      0   1600  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell16   1280   2880  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell17      0   2880  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell17   1280   4160  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell18      0   4160  26280  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell18   2270   6430  26280  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/main_3          macrocell109     2789   9219  28938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/clock_0             macrocell109        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Counter_TACHO:CounterUDB:prevCompare\/main_4
Capture Clock  : \Counter_TACHO:CounterUDB:prevCompare\/clock_0
Path slack     : 29313p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8843
-------------------------------------   ---- 
End-of-path arrival time (ps)           8843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell15   1370   1370  26671  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell16      0   1370  26671  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell16   1200   2570  26671  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell17      0   2570  26671  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell17   1200   3770  26671  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell18      0   3770  26671  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell18   2260   6030  26671  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/main_4          macrocell109     2813   8843  29313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/clock_0             macrocell109        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29677p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8479
-------------------------------------   ---- 
End-of-path arrival time (ps)           8479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell11       2009   2009  24944  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell118   6470   8479  29677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 29677p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8479
-------------------------------------   ---- 
End-of-path arrival time (ps)           8479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell11       2009   2009  24944  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell127   6470   8479  29677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_TX(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_TX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_TX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Rx_UART_TX(0)/fb  iocell1       2183   2183  24233  RISE       1
MODIN1_1/main_2   macrocell53   6152   8335  29821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_TX(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_TX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_TX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Rx_UART_TX(0)/fb  iocell1       2183   2183  24233  RISE       1
MODIN1_0/main_2   macrocell54   6152   8335  29821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_TX(0)/fb
Path End       : \UART_TX:BUART:rx_last\/main_0
Capture Clock  : \UART_TX:BUART:rx_last\/clock_0
Path slack     : 29821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_TX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_TX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_TX(0)/fb                iocell1       2183   2183  24233  RISE       1
\UART_TX:BUART:rx_last\/main_0  macrocell56   6152   8335  29821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_last\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29828p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell11       2009   2009  24944  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell121   6319   8328  29828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 29828p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell11       2009   2009  24944  RISE       1
\UART:BUART:rx_last\/main_0  macrocell128   6319   8328  29828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell128        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_TACHO:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_TACHO:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 29920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell15   1240   1240  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell16      0   1240  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell16   1210   2450  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell17      0   2450  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell17   1210   3660  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell18      0   3660  27259  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell18   2270   5930  27259  RISE       1
\Counter_TACHO:CounterUDB:overflow_reg_i\/main_0       macrocell108     2306   8236  29920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:overflow_reg_i\/clock_0          macrocell108        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_UART_RX(0)/fb
Path End       : \UART_RX:BUART:rx_last\/main_0
Capture Clock  : \UART_RX:BUART:rx_last\/clock_0
Path slack     : 30141p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_RX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8016
-------------------------------------   ---- 
End-of-path arrival time (ps)           8016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_UART_RX(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RX_UART_RX(0)/fb                iocell3       1816   1816  24521  RISE       1
\UART_RX:BUART:rx_last\/main_0  macrocell72   6200   8016  30141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_last\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30547p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell11       2009   2009  24944  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell124   5601   7610  30547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30547p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell11       2009   2009  24944  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell125   5601   7610  30547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_UART_RX(0)/fb
Path End       : \UART_RX:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 30712p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_RX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_UART_RX(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RX_UART_RX(0)/fb                   iocell3       1816   1816  24521  RISE       1
\UART_RX:BUART:rx_state_0\/main_5  macrocell63   5629   7445  30712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_UART_RX(0)/fb
Path End       : \UART_RX:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 30712p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_RX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_UART_RX(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RX_UART_RX(0)/fb                   iocell3       1816   1816  24521  RISE       1
\UART_RX:BUART:rx_state_2\/main_5  macrocell66   5629   7445  30712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_TX(0)/fb
Path End       : \UART_TX:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 30726p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_TX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7430
-------------------------------------   ---- 
End-of-path arrival time (ps)           7430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_TX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_TX(0)/fb                   iocell1       2183   2183  24233  RISE       1
\UART_TX:BUART:rx_state_0\/main_5  macrocell47   5247   7430  30726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_TX(0)/fb
Path End       : \UART_TX:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TX:BUART:rx_status_3\/clock_0
Path slack     : 30726p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_TX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7430
-------------------------------------   ---- 
End-of-path arrival time (ps)           7430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_TX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_TX(0)/fb                    iocell1       2183   2183  24233  RISE       1
\UART_TX:BUART:rx_status_3\/main_5  macrocell55   5247   7430  30726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_status_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_TX(0)/fb
Path End       : \UART_TX:BUART:rx_state_2\/main_5
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 30752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_TX_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_TX(0)/in_clock                                      iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_TX(0)/fb                   iocell1       2183   2183  24233  RISE       1
\UART_TX:BUART:rx_state_2\/main_5  macrocell50   5221   7404  30752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_TACHO:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31062p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10104
-------------------------------------   ----- 
End-of-path arrival time (ps)           10104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_251/q                                           macrocell106   1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/main_0         macrocell28    2299   3549  15026  RISE       1
\Counter_TACHO:CounterUDB:hwCapture\/q              macrocell28    3350   6899  15026  RISE       1
\Counter_TACHO:CounterUDB:sSTSReg:stsreg\/status_4  statusicell9   3206  10104  31062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sSTSReg:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Counter_TACHO:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_TACHO:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10085
-------------------------------------   ----- 
End-of-path arrival time (ps)           10085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\/z0       datapathcell15    760    760  31081  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell16      0    760  31081  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\/z0       datapathcell16   1210   1970  31081  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell17      0   1970  31081  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\/z0       datapathcell17   1210   3180  31081  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell18      0   3180  31081  RISE       1
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell18   2740   5920  31081  RISE       1
\Counter_TACHO:CounterUDB:sSTSReg:stsreg\/status_1    statusicell9     4165  10085  31081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sSTSReg:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\/control_1
Path End       : \Counter_TACHO:CounterUDB:prevCompare\/main_1
Capture Clock  : \Counter_TACHO:CounterUDB:prevCompare\/clock_0
Path slack     : 34156p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\/control_1  controlcell5   1210   1210  31487  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/main_1          macrocell109   2791   4001  34156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/clock_0             macrocell109        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\/control_0
Path End       : \Counter_TACHO:CounterUDB:prevCompare\/main_2
Capture Clock  : \Counter_TACHO:CounterUDB:prevCompare\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\/control_0  controlcell5   1210   1210  31644  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/main_2          macrocell109   2643   3853  34303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/clock_0             macrocell109        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\/control_2
Path End       : \Counter_TACHO:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_TACHO:CounterUDB:prevCompare\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_CNT:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\/control_2  controlcell5   1210   1210  31667  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/main_0          macrocell109   2618   3828  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:prevCompare\/clock_0             macrocell109        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251/q
Path End       : \Counter_TACHO:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_TACHO:CounterUDB:prevCapture\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_CNT:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_251/q                                      macrocell106   1250   1250  15026  RISE       1
\Counter_TACHO:CounterUDB:prevCapture\/main_0  macrocell107   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_TACHO:CounterUDB:prevCapture\/clock_0             macrocell107        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 123139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40018
-------------------------------------   ----- 
End-of-path arrival time (ps)           40018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell93   1250   1250  123139  RISE       1
SCL_DISPLAY(0)/pin_input                  iocell5       6849   8099  123139  RISE       1
SCL_DISPLAY(0)/pad_out                    iocell5      16615  24714  123139  RISE       1
SCL_DISPLAY(0)/pad_in                     iocell5          0  24714  123139  RISE       1
SCL_DISPLAY(0)/fb                         iocell5       9290  34004  123139  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0  macrocell83   6014  40018  123139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 123139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40018
-------------------------------------   ----- 
End-of-path arrival time (ps)           40018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell93   1250   1250  123139  RISE       1
SCL_DISPLAY(0)/pin_input                  iocell5       6849   8099  123139  RISE       1
SCL_DISPLAY(0)/pad_out                    iocell5      16615  24714  123139  RISE       1
SCL_DISPLAY(0)/pad_in                     iocell5          0  24714  123139  RISE       1
SCL_DISPLAY(0)/fb                         iocell5       9290  34004  123139  RISE       1
\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/main_0  macrocell92   6014  40018  123139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:sda_x_wire\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 123483p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39674
-------------------------------------   ----- 
End-of-path arrival time (ps)           39674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:sda_x_wire\/q                macrocell94   1250   1250  123483  RISE       1
SDA_DISPLAY(0)/pin_input                  iocell6       8382   9632  123483  RISE       1
SDA_DISPLAY(0)/pad_out                    iocell6      16038  25670  123483  RISE       1
SDA_DISPLAY(0)/pad_in                     iocell6          0  25670  123483  RISE       1
SDA_DISPLAY(0)/fb                         iocell6       7440  33110  123483  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/main_0  macrocell73   6564  39674  123483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:sda_x_wire\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 124995p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38162
-------------------------------------   ----- 
End-of-path arrival time (ps)           38162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:sda_x_wire\/q              macrocell94   1250   1250  123483  RISE       1
SDA_DISPLAY(0)/pin_input                iocell6       8382   9632  123483  RISE       1
SDA_DISPLAY(0)/pad_out                  iocell6      16038  25670  123483  RISE       1
SDA_DISPLAY(0)/pad_in                   iocell6          0  25670  123483  RISE       1
SDA_DISPLAY(0)/fb                       iocell6       7440  33110  123483  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_6  macrocell81   5052  38162  124995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock
Path slack     : 136389p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24267
-------------------------------------   ----- 
End-of-path arrival time (ps)           24267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q               macrocell75     1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/main_1          macrocell20     9728  10978  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/q               macrocell20     3350  14328  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell24     4300  18628  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\/q       macrocell24     3350  21978  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell7   2289  24267  136389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 136898p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -4130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25639
-------------------------------------   ----- 
End-of-path arrival time (ps)           25639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q                 macrocell75     1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/main_1            macrocell20     9728  10978  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/q                 macrocell20     3350  14328  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell21     4300  18628  136898  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell21     3350  21978  136898  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell8   3661  25639  136898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock
Path slack     : 141495p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19162
-------------------------------------   ----- 
End-of-path arrival time (ps)           19162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q               macrocell77     1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell23    10246  11496  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/q       macrocell23     3350  14846  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell7   4317  19162  141495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_8
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 143222p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19935
-------------------------------------   ----- 
End-of-path arrival time (ps)           19935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/main_1  macrocell20   9728  10978  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/q       macrocell20   3350  14328  136389  RISE       1
\I2C_DISPLAY:Net_643_3\/main_8           macrocell93   5606  19935  143222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 143514p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19642
-------------------------------------   ----- 
End-of-path arrival time (ps)           19642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q             macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4_split\/main_7  macrocell1   11391  12641  143514  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  15991  143514  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_6        macrocell74   3652  19642  143514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 143552p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19605
-------------------------------------   ----- 
End-of-path arrival time (ps)           19605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q             macrocell77    1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0_split\/main_7  macrocell111  12717  13967  143552  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0_split\/q       macrocell111   3350  17317  143552  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_8        macrocell78    2287  19605  143552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 143966p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -4130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18570
-------------------------------------   ----- 
End-of-path arrival time (ps)           18570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q                 macrocell75     1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell22    11044  12294  143966  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell22     3350  15644  143966  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell8   2927  18570  143966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 143977p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19180
-------------------------------------   ----- 
End-of-path arrival time (ps)           19180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q               macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell23  10246  11496  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/q       macrocell23   3350  14846  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_1           macrocell79   4334  19180  143977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 143977p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19180
-------------------------------------   ----- 
End-of-path arrival time (ps)           19180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q               macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell23  10246  11496  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/q       macrocell23   3350  14846  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_1           macrocell82   4334  19180  143977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 143985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19172
-------------------------------------   ----- 
End-of-path arrival time (ps)           19172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q             macrocell77    1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2_split\/main_7  macrocell126  10158  11408  143985  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2_split\/q       macrocell126   3350  14758  143985  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_5        macrocell76    4414  19172  143985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 144529p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18628
-------------------------------------   ----- 
End-of-path arrival time (ps)           18628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q            macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/main_1       macrocell20   9728  10978  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/q            macrocell20   3350  14328  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell88   4300  18628  144529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 145669p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17488
-------------------------------------   ----- 
End-of-path arrival time (ps)           17488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q               macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell23  10246  11496  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/q       macrocell23   3350  14846  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_0       macrocell89   2642  17488  145669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell89         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_2
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 150863p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12294
-------------------------------------   ----- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q  macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:Net_643_3\/main_2      macrocell93  11044  12294  150863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 151275p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           11882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_2  macrocell77  10632  11882  151275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_4
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 151426p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11731
-------------------------------------   ----- 
End-of-path arrival time (ps)           11731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q  macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_4     macrocell94  10481  11731  151426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 151646p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11511
-------------------------------------   ----- 
End-of-path arrival time (ps)           11511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q       macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_4  macrocell78  10261  11511  151646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 151646p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11511
-------------------------------------   ----- 
End-of-path arrival time (ps)           11511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q      macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_4  macrocell81  10261  11511  151646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151661p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11496
-------------------------------------   ----- 
End-of-path arrival time (ps)           11496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q       macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_7  macrocell75  10246  11496  151661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 151974p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11182
-------------------------------------   ----- 
End-of-path arrival time (ps)           11182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_5  macrocell74   9932  11182  151974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_8
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 151974p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11182
-------------------------------------   ----- 
End-of-path arrival time (ps)           11182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q  macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_8   macrocell94   9932  11182  151974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 151988p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11169
-------------------------------------   ----- 
End-of-path arrival time (ps)           11169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q       macrocell78   1250   1250  137515  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_5  macrocell77   9919  11169  151988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 152165p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_1  macrocell76   9742  10992  152165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 152307p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q      macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_2  macrocell80   9600  10850  152307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 152331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10826
-------------------------------------   ----- 
End-of-path arrival time (ps)           10826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q      macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_3  macrocell79   9576  10826  152331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 152331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10826
-------------------------------------   ----- 
End-of-path arrival time (ps)           10826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q      macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_3  macrocell82   9576  10826  152331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 152502p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10654
-------------------------------------   ----- 
End-of-path arrival time (ps)           10654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_3  macrocell78   9404  10654  152502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 152502p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10654
-------------------------------------   ----- 
End-of-path arrival time (ps)           10654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q      macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_3  macrocell81   9404  10654  152502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_4
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 152741p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10416
-------------------------------------   ----- 
End-of-path arrival time (ps)           10416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q  macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:Net_643_3\/main_4      macrocell93   9166  10416  152741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153240p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9917
-------------------------------------   ---- 
End-of-path arrival time (ps)           9917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_6  macrocell75   8667   9917  153240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 153299p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q       macrocell78   1250   1250  137515  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_4  macrocell74   8607   9857  153299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_7
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 153299p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q  macrocell78   1250   1250  137515  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_7     macrocell94   8607   9857  153299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_3
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 154063p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9093
-------------------------------------   ---- 
End-of-path arrival time (ps)           9093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q  macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:Net_643_3\/main_3      macrocell93   7843   9093  154063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 154218p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q      macrocell78   1250   1250  137515  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_5  macrocell80   7688   8938  154218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 154517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell88   1250   1250  141518  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_7  macrocell78   7390   8640  154517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 154517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell88   1250   1250  141518  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_8   macrocell81   7390   8640  154517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154574p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_6  macrocell77   7332   8582  154574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154633p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_9  macrocell75   7274   8524  154633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154869p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  144959  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_0             macrocell77     4707   8287  154869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_9
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 155038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8119
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q  macrocell89   1250   1250  149645  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_9        macrocell94   6869   8119  155038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155111p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  144959  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_0             macrocell78     4466   8046  155111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  144959  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_3             macrocell75     4451   8031  155125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_5
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 155151p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q  macrocell78   1250   1250  137515  RISE       1
\I2C_DISPLAY:Net_643_3\/main_5      macrocell93   6756   8006  155151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:status_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 155191p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:status_3\/q       macrocell79   1250   1250  155191  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_0  macrocell79   6716   7966  155191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155223p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_1  macrocell78   6683   7933  155223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 155223p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q      macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_1  macrocell81   6683   7933  155223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155252p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_4  macrocell75   6655   7905  155252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:StsReg\/clock
Path slack     : 155289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10877
-------------------------------------   ----- 
End-of-path arrival time (ps)           10877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell84         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q  macrocell84    1250   1250  143825  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_5\/main_1    macrocell18    3963   5213  155289  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_5\/q         macrocell18    3350   8563  155289  RISE       1
\I2C_DISPLAY:bI2C_UDB:StsReg\/status_5    statusicell5   2315  10877  155289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:StsReg\/clock                        statusicell5        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 155465p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7691
-------------------------------------   ---- 
End-of-path arrival time (ps)           7691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_3  macrocell76   6441   7691  155465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 155465p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7691
-------------------------------------   ---- 
End-of-path arrival time (ps)           7691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q              macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell90   6441   7691  155465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell90         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_1
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 155516p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7641
-------------------------------------   ---- 
End-of-path arrival time (ps)           7641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q  macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:Net_643_3\/main_1      macrocell93   6391   7641  155516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155568p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_5  macrocell75   6339   7589  155568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 155590p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q      macrocell78   1250   1250  137515  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_6  macrocell79   6316   7566  155590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_6  macrocell78   6295   7545  155611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 155611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q        macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_7  macrocell81   6295   7545  155611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 155655p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q            macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_1  macrocell89   6252   7502  155655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell89         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155668p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  148651  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_0           macrocell75    6279   7489  155668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 155739p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q      macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_5  macrocell79   6167   7417  155739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 155739p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q      macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_5  macrocell82   6167   7417  155739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 155858p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell88   1250   1250  141518  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_7  macrocell77   6049   7299  155858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 156098p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7059
-------------------------------------   ---- 
End-of-path arrival time (ps)           7059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q   macrocell88   1250   1250  141518  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_10  macrocell75   5809   7059  156098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 156248p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q      macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_4  macrocell80   5659   6909  156248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_6
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 156389p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q  macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:Net_643_3\/main_6    macrocell93   5518   6768  156389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:sda_x_wire\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_0
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 156484p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:sda_x_wire\/q       macrocell94   1250   1250  123483  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_0  macrocell94   5422   6672  156484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 156517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_3  macrocell77   5390   6640  156517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 156749p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell88   1250   1250  141518  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_4  macrocell76   5158   6408  156749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 156749p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q       macrocell88   1250   1250  141518  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell90   5158   6408  156749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell90         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 156924p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q      macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_3  macrocell80   4982   6232  156924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 156950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q      macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_4  macrocell79   4957   6207  156950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 156950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q      macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_4  macrocell82   4957   6207  156950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157039p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  150942  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_0           macrocell74    4907   6117  157039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_DISPLAY:sda_x_wire\/main_1
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 157039p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  150942  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_1                   macrocell94    4907   6117  157039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_7
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 157068p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell88   1250   1250  141518  RISE       1
\I2C_DISPLAY:Net_643_3\/main_7           macrocell93   4838   6088  157068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157162p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q       macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_3  macrocell74   4744   5994  157162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_6
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 157162p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q  macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_6     macrocell94   4744   5994  157162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 157204p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell8   2290   2290  149065  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell88     3662   5952  157204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 157406p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_2  macrocell76   4501   5751  157406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 157443p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_1  macrocell77   4463   5713  157443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 157575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell83         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/q            macrocell83   1250   1250  141800  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/main_0  macrocell84   4331   5581  157575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_DISPLAY:sda_x_wire\/main_2
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 157707p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/so_comb  datapathcell7   2520   2520  157707  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_2            macrocell94     2930   5450  157707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157742p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  149848  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_1           macrocell75    4205   5415  157742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 157944p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell84         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q        macrocell84   1250   1250  143825  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell85   3963   5213  157944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell85         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 157944p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell84         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q    macrocell84   1250   1250  143825  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_1  macrocell91   3963   5213  157944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell91         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 158002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_2  macrocell74   3905   5155  158002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_5
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 158002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q  macrocell76   1250   1250  142169  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_5     macrocell94   3905   5155  158002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 158025p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_2  macrocell78   3881   5131  158025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 158025p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q      macrocell75   1250   1250  136389  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_2  macrocell81   3881   5131  158025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 158027p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell93   1250   1250  123139  RISE       1
\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/main_1  macrocell92   3879   5129  158027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 158211p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q      macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_1  macrocell80   3696   4946  158211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 158222p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q      macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_2  macrocell79   3684   4934  158222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 158222p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q      macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_2  macrocell82   3684   4934  158222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_DISPLAY:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0
Path slack     : 158246p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  158246  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/main_0             macrocell95    3700   4910  158246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:status_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 158296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:status_2\/q       macrocell80   1250   1250  158296  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_0  macrocell80   3610   4860  158296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 158334p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_0  macrocell76   3573   4823  158334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 158596p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q       macrocell78   1250   1250  137515  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_5  macrocell78   3310   4560  158596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 158596p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q      macrocell78   1250   1250  137515  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_5  macrocell81   3310   4560  158596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158604p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q       macrocell78   1250   1250  137515  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_8  macrocell75   3302   4552  158604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 158842p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q        macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_7  macrocell79   3065   4315  158842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 158842p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q        macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_6  macrocell82   3065   4315  158842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 158842p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q        macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_6  macrocell80   3065   4315  158842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 158842p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q              macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell88   3065   4315  158842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell88         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158847p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q     macrocell89   1250   1250  149645  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_11  macrocell75   3059   4309  158847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 158956p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q            macrocell95   1250   1250  149185  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_5  macrocell91   2950   4200  158956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell91         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 158973p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q       macrocell89   1250   1250  149645  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_2  macrocell89   2934   4184  158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell89         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_10
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 158989p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/q  macrocell90   1250   1250  158989  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_10         macrocell94   2918   4168  158989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock
Path slack     : 159113p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/q         macrocell73     1250   1250  159113  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/route_si  datapathcell7   2804   4054  159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 159119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/q            macrocell73   1250   1250  159113  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/main_0  macrocell86   2787   4037  159119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell86         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:status_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 159128p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:status_0\/q       macrocell82   1250   1250  159128  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_0  macrocell82   2779   4029  159128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159272p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell83         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/q         macrocell83   1250   1250  141800  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_0  macrocell91   2634   3884  159272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell91         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:status_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 159274p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:status_1\/q       macrocell81   1250   1250  159274  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_0  macrocell81   2633   3883  159274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 159289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_1  macrocell74   2618   3868  159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_3
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 159289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q  macrocell74   1250   1250  142558  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_3     macrocell94   2618   3868  159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 159382p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q       macrocell77   1250   1250  141495  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_4  macrocell77   2525   3775  159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159597p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell87         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/q   macrocell87   1250   1250  156942  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_4  macrocell91   2310   3560  159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell91         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159603p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/q       macrocell91   1250   1250  159603  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_6  macrocell91   2304   3554  159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell91         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159607p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/q   macrocell85   1250   1250  156953  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_2  macrocell91   2299   3549  159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell91         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 159614p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q        macrocell86   1250   1250  156959  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell87   2293   3543  159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell87         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159614p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q    macrocell86   1250   1250  156959  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_3  macrocell91   2293   3543  159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell91         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159615p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  151700  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_2           macrocell75    2332   3542  159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145827p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14650
-------------------------------------   ----- 
End-of-path arrival time (ps)           14650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell114     1250   1250  2145827  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell33      7194   8444  2145827  RISE       1
\UART:BUART:counter_load_not\/q                macrocell33      3350  11794  2145827  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell20   2856  14650  2145827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146678p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14629
-------------------------------------   ----- 
End-of-path arrival time (ps)           14629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell117   1250   1250  2146678  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell36    4051   5301  2146678  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell36    3350   8651  2146678  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     5977  14629  2146678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2146819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19347
-------------------------------------   ----- 
End-of-path arrival time (ps)           19347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell19      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell19   3580   3580  2146819  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell34      6531  10111  2146819  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell34      3350  13461  2146819  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell10    5886  19347  2146819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell10       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9273
-------------------------------------   ---- 
End-of-path arrival time (ps)           9273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell122     1250   1250  2151384  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell21   8023   9273  2151384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell21      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2151754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell122   1250   1250  2151384  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell118  10153  11403  2151754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2151754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell122   1250   1250  2151384  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell119  10153  11403  2151754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2151754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell122   1250   1250  2151384  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell120  10153  11403  2151754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2151754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell122   1250   1250  2151384  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell127  10153  11403  2151754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2151765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11391
-------------------------------------   ----- 
End-of-path arrival time (ps)           11391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell122   1250   1250  2151384  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell121  10141  11391  2151765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152238p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell114     1250   1250  2145827  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell19   7168   8418  2152238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell19      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2152601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10555
-------------------------------------   ----- 
End-of-path arrival time (ps)           10555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell19      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell19   4370   4370  2152601  RISE       1
\UART:BUART:txn\/main_3                macrocell112     6185  10555  2152601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2153046p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10111
-------------------------------------   ----- 
End-of-path arrival time (ps)           10111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell19      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell19   3580   3580  2146819  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell114     6531  10111  2153046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2153629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9527
-------------------------------------   ---- 
End-of-path arrival time (ps)           9527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell115   1250   1250  2147927  RISE       1
\UART:BUART:txn\/main_4    macrocell112   8277   9527  2153629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2153629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9527
-------------------------------------   ---- 
End-of-path arrival time (ps)           9527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell115   1250   1250  2147927  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell116   8277   9527  2153629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell116        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2154112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2154112  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell124   7104   9044  2154112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2154112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2154112  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell125   7104   9044  2154112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2154153p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell115   1250   1250  2147927  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell114   7754   9004  2154153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2154195p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8962
-------------------------------------   ---- 
End-of-path arrival time (ps)           8962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell116   1250   1250  2154195  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell113   7712   8962  2154195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2154195p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8962
-------------------------------------   ---- 
End-of-path arrival time (ps)           8962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell116   1250   1250  2154195  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell115   7712   8962  2154195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2154599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8558
-------------------------------------   ---- 
End-of-path arrival time (ps)           8558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154599  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell118   6618   8558  2154599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8558
-------------------------------------   ---- 
End-of-path arrival time (ps)           8558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154599  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell119   6618   8558  2154599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8558
-------------------------------------   ---- 
End-of-path arrival time (ps)           8558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154599  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell120   6618   8558  2154599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2154611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154611  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell118   6605   8545  2154611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154611  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell119   6605   8545  2154611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154611  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell120   6605   8545  2154611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154611  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell121   6602   8542  2154615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2154618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell21      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell21   3580   3580  2154618  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell38      2302   5882  2154618  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell38      3350   9232  2154618  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell11    2317  11548  2154618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell11       0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154599  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell121   6578   8518  2154639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8489
-------------------------------------   ---- 
End-of-path arrival time (ps)           8489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2154668  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell121   6549   8489  2154668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2154670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2154668  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell118   6547   8487  2154670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2154668  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell119   6547   8487  2154670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2154668  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell120   6547   8487  2154670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2154713p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell114   1250   1250  2145827  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell113   7194   8444  2154713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2154713p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell114   1250   1250  2145827  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell115   7194   8444  2154713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell113   1250   1250  2148618  RISE       1
\UART:BUART:txn\/main_1    macrocell112   7070   8320  2154836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2154836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell113   1250   1250  2148618  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell116   7070   8320  2154836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell116        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2154841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2154841  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell124   6376   8316  2154841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2154841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2154841  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell125   6376   8316  2154841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2154844p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell113   1250   1250  2148618  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell114   7062   8312  2154844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell113     1250   1250  2148618  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell19   4056   5306  2155351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell19      0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2154112  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell122   5476   7416  2155741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell122        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155790p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell118     1250   1250  2148037  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell21   3617   4867  2155790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell21      0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155812p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell20    190    190  2155812  RISE       1
\UART:BUART:txn\/main_5                      macrocell112     7155   7345  2155812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2155923p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell20    190    190  2149546  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell116     7043   7233  2155923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell116        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell20    190    190  2149546  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell19   4533   4723  2155934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell19      0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell20    190    190  2149546  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell114     7033   7223  2155934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell116        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell116   1250   1250  2154195  RISE       1
\UART:BUART:txn\/main_6   macrocell112   5867   7117  2156040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell117        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell117     1250   1250  2146678  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell21   2308   3558  2157099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell21      0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2146678  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell118   4594   5844  2157313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2146678  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell119   4594   5844  2157313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2146678  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell120   4594   5844  2157313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2146678  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell127   4594   5844  2157313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2154841  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell122   3627   5567  2157589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell122        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2146678  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell121   4051   5301  2157855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell117   1250   1250  2146678  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell123   4051   5301  2157855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell123        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell113   1250   1250  2148618  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell113   4030   5280  2157877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell113   1250   1250  2148618  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell115   4030   5280  2157877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell119        0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell119     1250   1250  2155514  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell21   4317   5567  2157970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell21      0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell115   1250   1250  2147927  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell113   3721   4971  2158185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell115   1250   1250  2147927  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell115   3721   4971  2158185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell116   1250   1250  2154195  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell114   3631   4881  2158276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158382  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell122   2835   4775  2158382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell122        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell20    190    190  2149546  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell113     4535   4725  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell20    190    190  2149546  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell115     4535   4725  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell114   1250   1250  2145827  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell114   3474   4724  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell114   1250   1250  2145827  RISE       1
\UART:BUART:txn\/main_2    macrocell112   3473   4723  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell114   1250   1250  2145827  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell116   3473   4723  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell116        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158705p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell124   1250   1250  2153985  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell118   3202   4452  2158705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158705p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell124   1250   1250  2153985  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell127   3202   4452  2158705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158723p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell125   1250   1250  2154006  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell118   3183   4433  2158723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158723p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell125   1250   1250  2154006  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell127   3183   4433  2158723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell20    190    190  2155812  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell113     4021   4211  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell20      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell20    190    190  2155812  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell115     4021   4211  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159195p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell121   1250   1250  2148024  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell118   2712   3962  2159195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159195p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell121   1250   1250  2148024  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell119   2712   3962  2159195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159195p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell121   1250   1250  2148024  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell120   2712   3962  2159195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159195p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell121   1250   1250  2148024  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell127   2712   3962  2159195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell121   1250   1250  2148024  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell121   2705   3955  2159202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell121   1250   1250  2148024  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell123   2705   3955  2159202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell123        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell118   1250   1250  2148037  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell118   2696   3946  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell118   1250   1250  2148037  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell119   2696   3946  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell118   1250   1250  2148037  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell120   2696   3946  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell118   1250   1250  2148037  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell127   2696   3946  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell118   1250   1250  2148037  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell121   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell118   1250   1250  2148037  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell123   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell123        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell120   1250   1250  2148044  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell121   2685   3935  2159222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell120   1250   1250  2148044  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell123   2685   3935  2159222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell123        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell120   1250   1250  2148044  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell118   2684   3934  2159222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell120   1250   1250  2148044  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell119   2684   3934  2159222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell120   1250   1250  2148044  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell120   2684   3934  2159222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell120   1250   1250  2148044  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell127   2684   3934  2159222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell112        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell112   1250   1250  2159373  RISE       1
\UART:BUART:txn\/main_0  macrocell112   2534   3784  2159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159588p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell124   1250   1250  2153985  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell124   2319   3569  2159588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell125   1250   1250  2154006  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell124   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell125   1250   1250  2154006  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell125   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell128   1250   1250  2159659  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell121   2247   3497  2159659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2162049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell127        0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell127    1250   1250  2162049  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell11   2868   4118  2162049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell11       0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9980088p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15682
-------------------------------------   ----- 
End-of-path arrival time (ps)           15682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   7052  10552  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   5130  15682  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  15682  9980088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_TACHO:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_TACHO:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9983262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16238
-------------------------------------   ----- 
End-of-path arrival time (ps)           16238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  9980088  RISE       1
\PWM_TACHO:PWMUDB:status_2\/main_1          macrocell27      7067  10567  9983262  RISE       1
\PWM_TACHO:PWMUDB:status_2\/q               macrocell27      3350  13917  9983262  RISE       1
\PWM_TACHO:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2320  16238  9983262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:genblk8:stsreg\/clock                    statusicell8        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9983388p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10552
-------------------------------------   ----- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   7052  10552  9983388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:runmode_enable\/q
Path End       : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984345p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:runmode_enable\/q         macrocell103     1250   1250  9981045  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   8345   9595  9984345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_TACHO:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_TACHO:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986450p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  9986450  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  9986450  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  9986450  RISE       1
\PWM_TACHO:PWMUDB:prevCompare1\/main_1     macrocell104     6290  10040  9986450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:prevCompare1\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_TACHO:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_TACHO:PWMUDB:status_0\/clock_0
Path slack     : 9986450p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  9986450  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  9986450  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  9986450  RISE       1
\PWM_TACHO:PWMUDB:status_0\/main_2         macrocell105     6290  10040  9986450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:status_0\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_251/main_2
Capture Clock  : Net_251/clock_0
Path slack     : 9986450p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  9986450  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  9986450  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  9986450  RISE       1
Net_251/main_2                             macrocell106     6290  10040  9986450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_TACHO:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_TACHO:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986700p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9790
-------------------------------------   ---- 
End-of-path arrival time (ps)           9790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell13   1240   1240  9986700  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell14      0   1240  9986700  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell14   2270   3510  9986700  RISE       1
\PWM_TACHO:PWMUDB:prevCompare1\/main_0     macrocell104     6280   9790  9986700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:prevCompare1\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_TACHO:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_TACHO:PWMUDB:status_0\/clock_0
Path slack     : 9986700p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9790
-------------------------------------   ---- 
End-of-path arrival time (ps)           9790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell13   1240   1240  9986700  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell14      0   1240  9986700  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell14   2270   3510  9986700  RISE       1
\PWM_TACHO:PWMUDB:status_0\/main_1         macrocell105     6280   9790  9986700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:status_0\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_251/main_1
Capture Clock  : Net_251/clock_0
Path slack     : 9986700p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9790
-------------------------------------   ---- 
End-of-path arrival time (ps)           9790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell13   1240   1240  9986700  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell14      0   1240  9986700  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell14   2270   3510  9986700  RISE       1
Net_251/main_1                             macrocell106     6280   9790  9986700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:runmode_enable\/q
Path End       : Net_251/main_0
Capture Clock  : Net_251/clock_0
Path slack     : 9986904p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9586
-------------------------------------   ---- 
End-of-path arrival time (ps)           9586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:runmode_enable\/q  macrocell103   1250   1250  9981045  RISE       1
Net_251/main_0                       macrocell106   8336   9586  9986904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell106        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987025p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  9980088  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell14   3415   6915  9987025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:runmode_enable\/q
Path End       : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987144p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6796
-------------------------------------   ---- 
End-of-path arrival time (ps)           6796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:runmode_enable\/q         macrocell103     1250   1250  9981045  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell14   5546   6796  9987144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:prevCompare1\/q
Path End       : \PWM_TACHO:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_TACHO:PWMUDB:status_0\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:prevCompare1\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:prevCompare1\/q   macrocell104   1250   1250  9992945  RISE       1
\PWM_TACHO:PWMUDB:status_0\/main_0  macrocell105   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:status_0\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_TACHO:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_TACHO:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992966  RISE       1
\PWM_TACHO:PWMUDB:runmode_enable\/main_0      macrocell103   2314   3524  9992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_TACHO:PWMUDB:status_0\/q
Path End       : \PWM_TACHO:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_TACHO:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CLK_PWM:R#1 vs. CLK_PWM:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:status_0\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_TACHO:PWMUDB:status_0\/q               macrocell105   1250   1250  9995927  RISE       1
\PWM_TACHO:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2323   3573  9995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_TACHO:PWMUDB:genblk8:stsreg\/clock                    statusicell8        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 41649245p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -4230
------------------------------------   -------- 
End-of-path required time (ps)         41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13191
-------------------------------------   ----- 
End-of-path arrival time (ps)           13191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/clock_0            macrocell96         0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q         macrocell96      1250   1250  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    6811   8061  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  13191  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  13191  41649245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 41652415p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                               -500
------------------------------------   -------- 
End-of-path required time (ps)         41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/clock_0            macrocell96         0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q         macrocell96    1250   1250  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:status_2\/main_0          macrocell25    6831   8081  41652415  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:status_2\/q               macrocell25    3350  11431  41652415  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\/status_2  statusicell6   2320  13752  41652415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\/clock              statusicell6        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 41652544p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -6060
------------------------------------   -------- 
End-of-path required time (ps)         41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/clock_0            macrocell96         0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q         macrocell96      1250   1250  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   6812   8062  41652544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 41652545p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -6060
------------------------------------   -------- 
End-of-path required time (ps)         41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/clock_0            macrocell96         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q         macrocell96     1250   1250  41649245  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   6811   8061  41652545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\/clock_0
Path slack     : 41652629p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10527
-------------------------------------   ----- 
End-of-path arrival time (ps)           10527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  41652629  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  41652629  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  41652629  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\/main_0     macrocell97      6777  10527  41652629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\/clock_0              macrocell97         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_MOTOR_SPEED:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:status_0\/clock_0
Path slack     : 41652638p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10518
-------------------------------------   ----- 
End-of-path arrival time (ps)           10518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  41652629  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  41652629  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  41652629  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:status_0\/main_1         macrocell98      6768  10518  41652638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:status_0\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 41654008p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -6060
------------------------------------   -------- 
End-of-path required time (ps)         41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  41650708  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  41650708  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  41650708  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    3099   6599  41654008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 41654132p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -6060
------------------------------------   -------- 
End-of-path required time (ps)         41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  41650708  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  41650708  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  41650708  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2974   6474  41654132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q
Path End       : Net_145/main_0
Capture Clock  : Net_145/clock_0
Path slack     : 41655076p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/clock_0            macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/q  macrocell96   1250   1250  41649245  RISE       1
Net_145/main_0                             macrocell99   6831   8081  41655076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_145/clock_0                                            macrocell99         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_145/main_1
Capture Clock  : Net_145/clock_0
Path slack     : 41655879p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  41652629  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  41652629  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  41652629  RISE       1
Net_145/main_1                                   macrocell99      3528   7278  41655879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_145/clock_0                                            macrocell99         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:status_0\/q
Path End       : \PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 41658581p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                               -500
------------------------------------   -------- 
End-of-path required time (ps)         41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7586
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:status_0\/clock_0                  macrocell98         0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:status_0\/q               macrocell98    1250   1250  41658581  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\/status_0  statusicell6   6336   7586  41658581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\/clock              statusicell6        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\/q
Path End       : \PWM_MOTOR_SPEED:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:status_0\/clock_0
Path slack     : 41659608p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\/clock_0              macrocell97         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\/q   macrocell97   1250   1250  41659608  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:status_0\/main_0  macrocell98   2298   3548  41659608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:status_0\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_SPEED:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/clock_0
Path slack     : 41659633p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   41666667
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:genblk1:ctrlreg\/clock             controlcell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_MOTOR_SPEED:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  41659633  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/main_0      macrocell96    2314   3524  41659633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\/clock_0            macrocell96         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BUZZER:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BUZZER:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 99984236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -4230
--------------------------------------------   --------- 
End-of-path required time (ps)                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2904   6404  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11534  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11534  99984236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell12      0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BUZZER:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \BUZZER:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99987443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12057
-------------------------------------   ----- 
End-of-path arrival time (ps)           12057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  99984236  RISE       1
\BUZZER:PWMUDB:status_2\/main_1          macrocell26      2904   6404  99987443  RISE       1
\BUZZER:PWMUDB:status_2\/q               macrocell26      3350   9754  99987443  RISE       1
\BUZZER:PWMUDB:genblk8:stsreg\/status_2  statusicell7     2303  12057  99987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:genblk8:stsreg\/clock                       statusicell7        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \BUZZER:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 99987536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2904   6404  99987536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BUZZER:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \BUZZER:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 99987537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  99984236  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   2903   6403  99987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell12      0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \BUZZER:PWMUDB:prevCompare1\/main_0
Capture Clock  : \BUZZER:PWMUDB:prevCompare1\/clock_0
Path slack     : 99987569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT     slack  edge  Fanout
--------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  99987569  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  99987569  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  99987569  RISE       1
\BUZZER:PWMUDB:prevCompare1\/main_0     macrocell101     5171   8921  99987569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:prevCompare1\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \BUZZER:PWMUDB:status_0\/main_1
Capture Clock  : \BUZZER:PWMUDB:status_0\/clock_0
Path slack     : 99987569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT     slack  edge  Fanout
--------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  99987569  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  99987569  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  99987569  RISE       1
\BUZZER:PWMUDB:status_0\/main_1         macrocell102     5171   8921  99987569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:status_0\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:runmode_enable\/q
Path End       : \BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \BUZZER:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 99989619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:runmode_enable\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:runmode_enable\/q         macrocell100     1250   1250  99986319  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   3071   4321  99989619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:runmode_enable\/q
Path End       : \BUZZER:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \BUZZER:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 99989743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:runmode_enable\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:runmode_enable\/q         macrocell100     1250   1250  99986319  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   2947   4197  99989743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell12      0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \BUZZER:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BUZZER:PWMUDB:runmode_enable\/clock_0
Path slack     : 99990152p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6338
-------------------------------------   ---- 
End-of-path arrival time (ps)           6338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:genblk1:ctrlreg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  99990152  RISE       1
\BUZZER:PWMUDB:runmode_enable\/main_0      macrocell100   5128   6338  99990152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:runmode_enable\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:prevCompare1\/q
Path End       : \BUZZER:PWMUDB:status_0\/main_0
Capture Clock  : \BUZZER:PWMUDB:status_0\/clock_0
Path slack     : 99992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:prevCompare1\/clock_0                       macrocell101        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:prevCompare1\/q   macrocell101   1250   1250  99992945  RISE       1
\BUZZER:PWMUDB:status_0\/main_0  macrocell102   2295   3545  99992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:status_0\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BUZZER:PWMUDB:status_0\/q
Path End       : \BUZZER:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \BUZZER:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99993083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6417
-------------------------------------   ---- 
End-of-path arrival time (ps)           6417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:status_0\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\BUZZER:PWMUDB:status_0\/q               macrocell102   1250   1250  99993083  RISE       1
\BUZZER:PWMUDB:genblk8:stsreg\/status_0  statusicell7   5167   6417  99993083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\BUZZER:PWMUDB:genblk8:stsreg\/clock                       statusicell7        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TX:BUART:sTX:TxSts\/clock
Path slack     : 104144803p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                          -500
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21363
-------------------------------------   ----- 
End-of-path arrival time (ps)           21363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  104144803  RISE       1
\UART_TX:BUART:tx_status_0\/main_3                 macrocell4      7082  10662  104144803  RISE       1
\UART_TX:BUART:tx_status_0\/q                      macrocell4      3350  14012  104144803  RISE       1
\UART_TX:BUART:sTX:TxSts\/status_0                 statusicell1    7351  21363  104144803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_0\/q
Path End       : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 104144927p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -6190
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15549
-------------------------------------   ----- 
End-of-path arrival time (ps)           15549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_0\/q                      macrocell43     1250   1250  104144927  RISE       1
\UART_TX:BUART:counter_load_not\/main_1           macrocell3      8041   9291  104144927  RISE       1
\UART_TX:BUART:counter_load_not\/q                macrocell3      3350  12641  104144927  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2908  15549  104144927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RX:BUART:sRX:RxBitCounter\/clock
Path slack     : 104148899p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -5360
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q            macrocell63   1250   1250  104148899  RISE       1
\UART_RX:BUART:rx_counter_load\/main_1  macrocell14   5501   6751  104148899  RISE       1
\UART_RX:BUART:rx_counter_load\/q       macrocell14   3350  10101  104148899  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/load   count7cell    2306  12408  104148899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_1\/q
Path End       : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 104148976p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -6190
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_1\/q                      macrocell58     1250   1250  104148976  RISE       1
\UART_RX:BUART:counter_load_not\/main_0           macrocell11     4013   5263  104148976  RISE       1
\UART_RX:BUART:counter_load_not\/q                macrocell11     3350   8613  104148976  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2888  11501  104148976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_0\/q
Path End       : \UART_TX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TX:BUART:sRX:RxBitCounter\/clock
Path slack     : 104149272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -5360
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12035
-------------------------------------   ----- 
End-of-path arrival time (ps)           12035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_0\/q            macrocell47   1250   1250  104149272  RISE       1
\UART_TX:BUART:rx_counter_load\/main_1  macrocell6    5119   6369  104149272  RISE       1
\UART_TX:BUART:rx_counter_load\/q       macrocell6    3350   9719  104149272  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/load   count7cell    2316  12035  104149272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_0\/q
Path End       : \UART_TX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104150862p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_0\/q                macrocell43     1250   1250  104144927  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   8545   9795  104150862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RX:BUART:sTX:TxSts\/clock
Path slack     : 104151802p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                          -500
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14365
-------------------------------------   ----- 
End-of-path arrival time (ps)           14365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  104151802  RISE       1
\UART_RX:BUART:tx_status_0\/main_3                 macrocell12     4497   8077  104151802  RISE       1
\UART_RX:BUART:tx_status_0\/q                      macrocell12     3350  11427  104151802  RISE       1
\UART_RX:BUART:sTX:TxSts\/status_0                 statusicell3    2938  14365  104151802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RX:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104152467p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_ctrl_mark_last\/q         macrocell62     1250   1250  104149857  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6940   8190  104152467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_0\/q
Path End       : \UART_TX:BUART:txn\/main_2
Capture Clock  : \UART_TX:BUART:txn\/clock_0
Path slack     : 104152479p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10678
-------------------------------------   ----- 
End-of-path arrival time (ps)           10678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_0\/q  macrocell43   1250   1250  104144927  RISE       1
\UART_TX:BUART:txn\/main_2    macrocell41   9428  10678  104152479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:txn\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_0\/q
Path End       : \UART_TX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TX:BUART:tx_state_1\/clock_0
Path slack     : 104152479p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10678
-------------------------------------   ----- 
End-of-path arrival time (ps)           10678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_0\/q       macrocell43   1250   1250  104144927  RISE       1
\UART_TX:BUART:tx_state_1\/main_1  macrocell42   9428  10678  104152479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TX:BUART:tx_state_0\/clock_0
Path slack     : 104152485p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  104144803  RISE       1
\UART_TX:BUART:tx_state_0\/main_3                  macrocell43     7092  10672  104152485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RX:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RX:BUART:sRX:RxSts\/clock
Path slack     : 104152672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                          -500
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13495
-------------------------------------   ----- 
End-of-path arrival time (ps)           13495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  104152672  RISE       1
\UART_RX:BUART:rx_status_4\/main_1                 macrocell16     2318   5898  104152672  RISE       1
\UART_RX:BUART:rx_status_4\/q                      macrocell16     3350   9248  104152672  RISE       1
\UART_RX:BUART:sRX:RxSts\/status_4                 statusicell4    4247  13495  104152672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RX:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104153146p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_bitclk_enable\/q          macrocell67     1250   1250  104153146  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   6260   7510  104153146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_1\/q
Path End       : \UART_TX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TX:BUART:tx_state_0\/clock_0
Path slack     : 104153798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9358
-------------------------------------   ---- 
End-of-path arrival time (ps)           9358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_1\/q       macrocell42   1250   1250  104146634  RISE       1
\UART_TX:BUART:tx_state_0\/main_0  macrocell43   8108   9358  104153798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_1\/q
Path End       : \UART_TX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TX:BUART:tx_state_2\/clock_0
Path slack     : 104153798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9358
-------------------------------------   ---- 
End-of-path arrival time (ps)           9358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_1\/q       macrocell42   1250   1250  104146634  RISE       1
\UART_TX:BUART:tx_state_2\/main_0  macrocell44   8108   9358  104153798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_0\/q
Path End       : \UART_TX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TX:BUART:tx_bitclk\/clock_0
Path slack     : 104153866p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_0\/q      macrocell43   1250   1250  104144927  RISE       1
\UART_TX:BUART:tx_bitclk\/main_1  macrocell45   8041   9291  104153866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_bitclk\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_bitclk\/q
Path End       : \UART_TX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TX:BUART:tx_state_0\/clock_0
Path slack     : 104153869p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_bitclk\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_bitclk\/q        macrocell45   1250   1250  104153869  RISE       1
\UART_TX:BUART:tx_state_0\/main_5  macrocell43   8037   9287  104153869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_bitclk\/q
Path End       : \UART_TX:BUART:tx_state_2\/main_5
Capture Clock  : \UART_TX:BUART:tx_state_2\/clock_0
Path slack     : 104153869p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_bitclk\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_bitclk\/q        macrocell45   1250   1250  104153869  RISE       1
\UART_TX:BUART:tx_state_2\/main_5  macrocell44   8037   9287  104153869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TX:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104153873p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_ctrl_mark_last\/q         macrocell46     1250   1250  104150616  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5533   6783  104153873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RX:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104154390p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  104149857  RISE       1
\UART_RX:BUART:rx_state_0\/main_0    macrocell63   7517   8767  104154390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RX:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RX:BUART:rx_load_fifo\/clock_0
Path slack     : 104154390p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  104149857  RISE       1
\UART_RX:BUART:rx_load_fifo\/main_0  macrocell64   7517   8767  104154390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RX:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 104154390p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  104149857  RISE       1
\UART_RX:BUART:rx_state_2\/main_0    macrocell66   7517   8767  104154390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TX:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TX:BUART:sRX:RxSts\/clock
Path slack     : 104154611p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                          -500
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  104154611  RISE       1
\UART_TX:BUART:rx_status_4\/main_1                 macrocell8      2299   5879  104154611  RISE       1
\UART_TX:BUART:rx_status_4\/q                      macrocell8      3350   9229  104154611  RISE       1
\UART_TX:BUART:sRX:RxSts\/status_4                 statusicell2    2326  11555  104154611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104154708p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q                macrocell63     1250   1250  104148899  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4698   5948  104154708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_3\/q
Path End       : \UART_RX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104154935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_3\/q       macrocell65   1250   1250  104150652  RISE       1
\UART_RX:BUART:rx_state_0\/main_3  macrocell63   6972   8222  104154935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_3\/q
Path End       : \UART_RX:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RX:BUART:rx_load_fifo\/clock_0
Path slack     : 104154935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_3\/q         macrocell65   1250   1250  104150652  RISE       1
\UART_RX:BUART:rx_load_fifo\/main_3  macrocell64   6972   8222  104154935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_3\/q
Path End       : \UART_RX:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 104154935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_3\/q       macrocell65   1250   1250  104150652  RISE       1
\UART_RX:BUART:rx_state_2\/main_3  macrocell66   6972   8222  104154935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RX:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104155088p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  104153146  RISE       1
\UART_RX:BUART:rx_state_0\/main_2   macrocell63   6819   8069  104155088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RX:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RX:BUART:rx_load_fifo\/clock_0
Path slack     : 104155088p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_bitclk_enable\/q   macrocell67   1250   1250  104153146  RISE       1
\UART_RX:BUART:rx_load_fifo\/main_2  macrocell64   6819   8069  104155088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RX:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 104155088p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  104153146  RISE       1
\UART_RX:BUART:rx_state_2\/main_2   macrocell66   6819   8069  104155088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_2\/q
Path End       : \UART_TX:BUART:txn\/main_4
Capture Clock  : \UART_TX:BUART:txn\/clock_0
Path slack     : 104155157p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8000
-------------------------------------   ---- 
End-of-path arrival time (ps)           8000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_2\/q  macrocell44   1250   1250  104146226  RISE       1
\UART_TX:BUART:txn\/main_4    macrocell41   6750   8000  104155157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:txn\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_2\/q
Path End       : \UART_TX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TX:BUART:tx_state_1\/clock_0
Path slack     : 104155157p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8000
-------------------------------------   ---- 
End-of-path arrival time (ps)           8000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_2\/q       macrocell44   1250   1250  104146226  RISE       1
\UART_TX:BUART:tx_state_1\/main_3  macrocell42   6750   8000  104155157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_2\/q
Path End       : \UART_TX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TX:BUART:tx_bitclk\/clock_0
Path slack     : 104155165p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7992
-------------------------------------   ---- 
End-of-path arrival time (ps)           7992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_2\/q      macrocell44   1250   1250  104146226  RISE       1
\UART_TX:BUART:tx_bitclk\/main_3  macrocell45   6742   7992  104155165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_bitclk\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_RX:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104155242p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN5_0/q                         macrocell70   1250   1250  104150177  RISE       1
\UART_RX:BUART:rx_state_0\/main_7  macrocell63   6665   7915  104155242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TX:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104155253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_bitclk_enable\/q          macrocell51     1250   1250  104155253  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4154   5404  104155253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_0\/q
Path End       : \UART_TX:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104155388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_0\/q                macrocell47     1250   1250  104149272  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4019   5269  104155388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_3\/q
Path End       : \UART_RX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RX:BUART:rx_status_3\/clock_0
Path slack     : 104155787p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_3\/q        macrocell65   1250   1250  104150652  RISE       1
\UART_RX:BUART:rx_status_3\/main_3  macrocell71   6120   7370  104155787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RX:BUART:rx_status_3\/clock_0
Path slack     : 104155826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q        macrocell63   1250   1250  104148899  RISE       1
\UART_RX:BUART:rx_status_3\/main_1  macrocell71   6080   7330  104155826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_1\/q
Path End       : \UART_TX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104155831p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_1\/q                macrocell42     1250   1250  104146634  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3576   4826  104155831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TX:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104155885p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  104150616  RISE       1
\UART_TX:BUART:rx_state_0\/main_0    macrocell47   6022   7272  104155885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TX:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104155885p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_ctrl_mark_last\/q        macrocell46   1250   1250  104150616  RISE       1
\UART_TX:BUART:rx_state_stop1_reg\/main_0  macrocell52   6022   7272  104155885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_stop1_reg\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TX:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TX:BUART:rx_status_3\/clock_0
Path slack     : 104155885p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  104150616  RISE       1
\UART_TX:BUART:rx_status_3\/main_0   macrocell55   6022   7272  104155885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_status_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TX:BUART:txn\/main_3
Capture Clock  : \UART_TX:BUART:txn\/clock_0
Path slack     : 104155887p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  104155887  RISE       1
\UART_TX:BUART:txn\/main_3                macrocell41     2900   7270  104155887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:txn\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104155914p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148445  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4553   4743  104155914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_2\/q
Path End       : \UART_RX:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104155953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_2\/q       macrocell66   1250   1250  104149118  RISE       1
\UART_RX:BUART:rx_state_0\/main_4  macrocell63   5953   7203  104155953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_2\/q
Path End       : \UART_RX:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RX:BUART:rx_load_fifo\/clock_0
Path slack     : 104155953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_2\/q         macrocell66   1250   1250  104149118  RISE       1
\UART_RX:BUART:rx_load_fifo\/main_4  macrocell64   5953   7203  104155953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_2\/q
Path End       : \UART_RX:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 104155953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_2\/q       macrocell66   1250   1250  104149118  RISE       1
\UART_RX:BUART:rx_state_2\/main_4  macrocell66   5953   7203  104155953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_TX:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104155972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN1_1/q                         macrocell53   1250   1250  104150849  RISE       1
\UART_TX:BUART:rx_state_0\/main_6  macrocell47   5935   7185  104155972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_TX:BUART:rx_status_3\/main_6
Capture Clock  : \UART_TX:BUART:rx_status_3\/clock_0
Path slack     : 104155972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN1_1/q                          macrocell53   1250   1250  104150849  RISE       1
\UART_TX:BUART:rx_status_3\/main_6  macrocell55   5935   7185  104155972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_status_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RX:BUART:tx_state_0\/clock_0
Path slack     : 104156050p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  104151802  RISE       1
\UART_RX:BUART:tx_state_0\/main_3                  macrocell59     3526   7106  104156050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RX:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RX:BUART:rx_state_3\/clock_0
Path slack     : 104156055p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  104153146  RISE       1
\UART_RX:BUART:rx_state_3\/main_2   macrocell65   5851   7101  104156055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_2\/q
Path End       : \UART_RX:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RX:BUART:rx_status_3\/clock_0
Path slack     : 104156064p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_2\/q        macrocell66   1250   1250  104149118  RISE       1
\UART_RX:BUART:rx_status_3\/main_4  macrocell71   5843   7093  104156064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TX:BUART:tx_state_0\/clock_0
Path slack     : 104156123p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148445  RISE       1
\UART_TX:BUART:tx_state_0\/main_2               macrocell43     6843   7033  104156123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TX:BUART:tx_state_2\/clock_0
Path slack     : 104156123p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148445  RISE       1
\UART_TX:BUART:tx_state_2\/main_2               macrocell44     6843   7033  104156123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 104156236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6921
-------------------------------------   ---- 
End-of-path arrival time (ps)           6921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN5_0/q       macrocell70   1250   1250  104150177  RISE       1
MODIN5_1/main_4  macrocell69   5671   6921  104156236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 104156236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6921
-------------------------------------   ---- 
End-of-path arrival time (ps)           6921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN5_0/q       macrocell70   1250   1250  104150177  RISE       1
MODIN5_0/main_3  macrocell70   5671   6921  104156236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_RX:BUART:rx_status_3\/main_7
Capture Clock  : \UART_RX:BUART:rx_status_3\/clock_0
Path slack     : 104156236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6921
-------------------------------------   ---- 
End-of-path arrival time (ps)           6921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN5_0/q                          macrocell70   1250   1250  104150177  RISE       1
\UART_RX:BUART:rx_status_3\/main_7  macrocell71   5671   6921  104156236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_bitclk\/q
Path End       : \UART_RX:BUART:txn\/main_6
Capture Clock  : \UART_RX:BUART:txn\/clock_0
Path slack     : 104156257p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_bitclk\/q  macrocell61   1250   1250  104156257  RISE       1
\UART_RX:BUART:txn\/main_6   macrocell57   5650   6900  104156257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RX:BUART:rx_state_3\/clock_0
Path slack     : 104156405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6751
-------------------------------------   ---- 
End-of-path arrival time (ps)           6751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q       macrocell63   1250   1250  104148899  RISE       1
\UART_RX:BUART:rx_state_3\/main_1  macrocell65   5501   6751  104156405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104156405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6751
-------------------------------------   ---- 
End-of-path arrival time (ps)           6751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q               macrocell63   1250   1250  104148899  RISE       1
\UART_RX:BUART:rx_state_stop1_reg\/main_1  macrocell68   5501   6751  104156405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104156406p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  104150929  RISE       1
\UART_RX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4060   4250  104156406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_1\/q
Path End       : \UART_RX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104156479p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_1\/q                macrocell58     1250   1250  104148976  RISE       1
\UART_RX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   2928   4178  104156479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RX:BUART:txn\/main_3
Capture Clock  : \UART_RX:BUART:txn\/clock_0
Path slack     : 104156485p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  104156485  RISE       1
\UART_RX:BUART:txn\/main_3                macrocell57     2302   6672  104156485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_0\/q
Path End       : \UART_RX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104156494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -6010
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_0\/q                macrocell59     1250   1250  104149163  RISE       1
\UART_RX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   2912   4162  104156494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_2\/q
Path End       : \UART_RX:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RX:BUART:rx_state_3\/clock_0
Path slack     : 104156624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_2\/q       macrocell66   1250   1250  104149118  RISE       1
\UART_RX:BUART:rx_state_3\/main_4  macrocell65   5282   6532  104156624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_2\/q
Path End       : \UART_RX:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104156624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_2\/q               macrocell66   1250   1250  104149118  RISE       1
\UART_RX:BUART:rx_state_stop1_reg\/main_3  macrocell68   5282   6532  104156624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_0\/q
Path End       : \UART_TX:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TX:BUART:rx_load_fifo\/clock_0
Path slack     : 104156788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_0\/q         macrocell47   1250   1250  104149272  RISE       1
\UART_TX:BUART:rx_load_fifo\/main_1  macrocell48   5119   6369  104156788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_load_fifo\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_0\/q
Path End       : \UART_TX:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TX:BUART:rx_state_3\/clock_0
Path slack     : 104156788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_0\/q       macrocell47   1250   1250  104149272  RISE       1
\UART_TX:BUART:rx_state_3\/main_1  macrocell49   5119   6369  104156788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_0\/q
Path End       : \UART_TX:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 104156788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_0\/q       macrocell47   1250   1250  104149272  RISE       1
\UART_TX:BUART:rx_state_2\/main_1  macrocell50   5119   6369  104156788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_0\/q
Path End       : \UART_TX:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104156799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_0\/q       macrocell47   1250   1250  104149272  RISE       1
\UART_TX:BUART:rx_state_0\/main_1  macrocell47   5108   6358  104156799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_0\/q
Path End       : \UART_TX:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104156799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_0\/q               macrocell47   1250   1250  104149272  RISE       1
\UART_TX:BUART:rx_state_stop1_reg\/main_1  macrocell52   5108   6358  104156799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_stop1_reg\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_0\/q
Path End       : \UART_TX:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TX:BUART:rx_status_3\/clock_0
Path slack     : 104156799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_0\/q        macrocell47   1250   1250  104149272  RISE       1
\UART_TX:BUART:rx_status_3\/main_1  macrocell55   5108   6358  104156799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_status_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RX:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RX:BUART:rx_status_3\/clock_0
Path slack     : 104156806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  104149857  RISE       1
\UART_RX:BUART:rx_status_3\/main_0   macrocell71   5100   6350  104156806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TX:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104156838p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104156838  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/main_1   macrocell51   4379   6319  104156838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TX:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104156851p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104156851  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/main_0   macrocell51   4365   6305  104156851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_RX:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104156988p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN5_1/q                         macrocell69   1250   1250  104151922  RISE       1
\UART_RX:BUART:rx_state_0\/main_6  macrocell63   4919   6169  104156988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TX:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_TX:BUART:rx_load_fifo\/clock_0
Path slack     : 104156998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104156998  RISE       1
\UART_TX:BUART:rx_load_fifo\/main_5       macrocell48   4218   6158  104156998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_load_fifo\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TX:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TX:BUART:rx_state_3\/clock_0
Path slack     : 104156998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104156998  RISE       1
\UART_TX:BUART:rx_state_3\/main_5         macrocell49   4218   6158  104156998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TX:BUART:rx_state_2\/main_7
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 104156998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104156998  RISE       1
\UART_TX:BUART:rx_state_2\/main_7         macrocell50   4218   6158  104156998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RX:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RX:BUART:rx_state_3\/clock_0
Path slack     : 104157363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  104149857  RISE       1
\UART_RX:BUART:rx_state_3\/main_0    macrocell65   4543   5793  104157363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RX:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104157363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_ctrl_mark_last\/q        macrocell62   1250   1250  104149857  RISE       1
\UART_RX:BUART:rx_state_stop1_reg\/main_0  macrocell68   4543   5793  104157363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 104157402p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104156838  RISE       1
MODIN1_1/main_1                           macrocell53   3815   5755  104157402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 104157402p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104156838  RISE       1
MODIN1_0/main_1                           macrocell54   3815   5755  104157402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 104157412p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104156851  RISE       1
MODIN1_1/main_0                           macrocell53   3805   5745  104157412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 104157412p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104156851  RISE       1
MODIN1_0/main_0                           macrocell54   3805   5745  104157412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RX:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RX:BUART:rx_status_3\/clock_0
Path slack     : 104157487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  104153146  RISE       1
\UART_RX:BUART:rx_status_3\/main_2  macrocell71   4419   5669  104157487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TX:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104157581p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104156998  RISE       1
\UART_TX:BUART:rx_state_0\/main_8         macrocell47   3636   5576  104157581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_3\/q
Path End       : \UART_TX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104157723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_3\/q       macrocell49   1250   1250  104150765  RISE       1
\UART_TX:BUART:rx_state_0\/main_3  macrocell47   4184   5434  104157723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_3\/q
Path End       : \UART_TX:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104157723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_3\/q               macrocell49   1250   1250  104150765  RISE       1
\UART_TX:BUART:rx_state_stop1_reg\/main_2  macrocell52   4184   5434  104157723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_stop1_reg\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_3\/q
Path End       : \UART_TX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TX:BUART:rx_status_3\/clock_0
Path slack     : 104157723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_3\/q        macrocell49   1250   1250  104150765  RISE       1
\UART_TX:BUART:rx_status_3\/main_3  macrocell55   4184   5434  104157723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_status_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_bitclk\/q
Path End       : \UART_TX:BUART:txn\/main_6
Capture Clock  : \UART_TX:BUART:txn\/clock_0
Path slack     : 104157737p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_bitclk\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_bitclk\/q  macrocell45   1250   1250  104153869  RISE       1
\UART_TX:BUART:txn\/main_6   macrocell41   4169   5419  104157737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:txn\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_bitclk\/q
Path End       : \UART_TX:BUART:tx_state_1\/main_5
Capture Clock  : \UART_TX:BUART:tx_state_1\/clock_0
Path slack     : 104157737p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_bitclk\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_bitclk\/q        macrocell45   1250   1250  104153869  RISE       1
\UART_TX:BUART:tx_state_1\/main_5  macrocell42   4169   5419  104157737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_bitclk\/q
Path End       : \UART_RX:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RX:BUART:tx_state_1\/clock_0
Path slack     : 104157806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_bitclk\/q        macrocell61   1250   1250  104156257  RISE       1
\UART_RX:BUART:tx_state_1\/main_5  macrocell58   4101   5351  104157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_bitclk\/q
Path End       : \UART_RX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RX:BUART:tx_state_0\/clock_0
Path slack     : 104157806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_bitclk\/q        macrocell61   1250   1250  104156257  RISE       1
\UART_RX:BUART:tx_state_0\/main_5  macrocell59   4101   5351  104157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_bitclk\/q
Path End       : \UART_RX:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RX:BUART:tx_state_2\/clock_0
Path slack     : 104157806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_bitclk\/q        macrocell61   1250   1250  104156257  RISE       1
\UART_RX:BUART:tx_state_2\/main_5  macrocell60   4101   5351  104157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TX:BUART:tx_state_2\/clock_0
Path slack     : 104157826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  104157826  RISE       1
\UART_TX:BUART:tx_state_2\/main_4               macrocell44     5141   5331  104157826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RX:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104157848p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104157848  RISE       1
\UART_RX:BUART:rx_state_0\/main_8         macrocell63   3369   5309  104157848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RX:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RX:BUART:rx_load_fifo\/clock_0
Path slack     : 104157848p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104157848  RISE       1
\UART_RX:BUART:rx_load_fifo\/main_5       macrocell64   3369   5309  104157848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RX:BUART:rx_state_2\/main_7
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 104157848p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104157848  RISE       1
\UART_RX:BUART:rx_state_2\/main_7         macrocell66   3369   5309  104157848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RX:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104157859p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104157859  RISE       1
\UART_RX:BUART:rx_state_0\/main_9         macrocell63   3358   5298  104157859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RX:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RX:BUART:rx_load_fifo\/clock_0
Path slack     : 104157859p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104157859  RISE       1
\UART_RX:BUART:rx_load_fifo\/main_6       macrocell64   3358   5298  104157859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RX:BUART:rx_state_2\/main_8
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 104157859p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104157859  RISE       1
\UART_RX:BUART:rx_state_2\/main_8         macrocell66   3358   5298  104157859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_load_fifo\/q
Path End       : \UART_TX:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104157893p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3130
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_load_fifo\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_load_fifo\/q            macrocell48     1250   1250  104155393  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4394   5644  104157893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_1\/q
Path End       : \UART_RX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RX:BUART:tx_bitclk\/clock_0
Path slack     : 104157894p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_1\/q      macrocell58   1250   1250  104148976  RISE       1
\UART_RX:BUART:tx_bitclk\/main_0  macrocell61   4013   5263  104157894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RX:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104158031p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158031  RISE       1
\UART_RX:BUART:rx_state_0\/main_10        macrocell63   3186   5126  104158031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RX:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RX:BUART:rx_load_fifo\/clock_0
Path slack     : 104158031p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158031  RISE       1
\UART_RX:BUART:rx_load_fifo\/main_7       macrocell64   3186   5126  104158031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RX:BUART:rx_state_2\/main_9
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 104158031p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158031  RISE       1
\UART_RX:BUART:rx_state_2\/main_9         macrocell66   3186   5126  104158031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_0\/q
Path End       : \UART_RX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RX:BUART:tx_bitclk\/clock_0
Path slack     : 104158081p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_0\/q      macrocell59   1250   1250  104149163  RISE       1
\UART_RX:BUART:tx_bitclk\/main_1  macrocell61   3825   5075  104158081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_load_fifo\/q
Path End       : \UART_RX:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104158100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3130
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_load_fifo\/q            macrocell64     1250   1250  104153688  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4186   5436  104158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TX:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TX:BUART:rx_load_fifo\/clock_0
Path slack     : 104158132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  104150616  RISE       1
\UART_TX:BUART:rx_load_fifo\/main_0  macrocell48   3775   5025  104158132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_load_fifo\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TX:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TX:BUART:rx_state_3\/clock_0
Path slack     : 104158132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  104150616  RISE       1
\UART_TX:BUART:rx_state_3\/main_0    macrocell49   3775   5025  104158132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TX:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 104158132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_ctrl_mark_last\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  104150616  RISE       1
\UART_TX:BUART:rx_state_2\/main_0    macrocell50   3775   5025  104158132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_3\/q
Path End       : \UART_RX:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RX:BUART:rx_state_3\/clock_0
Path slack     : 104158159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_3\/q       macrocell65   1250   1250  104150652  RISE       1
\UART_RX:BUART:rx_state_3\/main_3  macrocell65   3748   4998  104158159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_3\/q
Path End       : \UART_RX:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104158159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_3\/q               macrocell65   1250   1250  104150652  RISE       1
\UART_RX:BUART:rx_state_stop1_reg\/main_2  macrocell68   3748   4998  104158159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_TX:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104158200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN1_0/q                         macrocell54   1250   1250  104151828  RISE       1
\UART_TX:BUART:rx_state_0\/main_7  macrocell47   3707   4957  104158200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_TX:BUART:rx_status_3\/main_7
Capture Clock  : \UART_TX:BUART:rx_status_3\/clock_0
Path slack     : 104158200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN1_0/q                          macrocell54   1250   1250  104151828  RISE       1
\UART_TX:BUART:rx_status_3\/main_7  macrocell55   3707   4957  104158200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_status_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_3\/q
Path End       : \UART_TX:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TX:BUART:rx_load_fifo\/clock_0
Path slack     : 104158281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_3\/q         macrocell49   1250   1250  104150765  RISE       1
\UART_TX:BUART:rx_load_fifo\/main_3  macrocell48   3626   4876  104158281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_load_fifo\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_3\/q
Path End       : \UART_TX:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TX:BUART:rx_state_3\/clock_0
Path slack     : 104158281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_3\/q       macrocell49   1250   1250  104150765  RISE       1
\UART_TX:BUART:rx_state_3\/main_3  macrocell49   3626   4876  104158281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_3\/q
Path End       : \UART_TX:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 104158281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_3\/q       macrocell49   1250   1250  104150765  RISE       1
\UART_TX:BUART:rx_state_2\/main_3  macrocell50   3626   4876  104158281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TX:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  104158322  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/main_2   macrocell51   2895   4835  104158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_2\/q
Path End       : \UART_RX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RX:BUART:tx_bitclk\/clock_0
Path slack     : 104158374p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_2\/q      macrocell60   1250   1250  104149456  RISE       1
\UART_RX:BUART:tx_bitclk\/main_3  macrocell61   3533   4783  104158374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TX:BUART:tx_state_1\/clock_0
Path slack     : 104158487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148445  RISE       1
\UART_TX:BUART:tx_state_1\/main_2               macrocell42     4480   4670  104158487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RX:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RX:BUART:rx_state_3\/clock_0
Path slack     : 104158564p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104157848  RISE       1
\UART_RX:BUART:rx_state_3\/main_5         macrocell65   2653   4593  104158564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RX:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RX:BUART:rx_state_3\/clock_0
Path slack     : 104158582p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104157859  RISE       1
\UART_RX:BUART:rx_state_3\/main_6         macrocell65   2635   4575  104158582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TX:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_TX:BUART:rx_load_fifo\/clock_0
Path slack     : 104158586p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158586  RISE       1
\UART_TX:BUART:rx_load_fifo\/main_7       macrocell48   2631   4571  104158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_load_fifo\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TX:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TX:BUART:rx_state_3\/clock_0
Path slack     : 104158586p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158586  RISE       1
\UART_TX:BUART:rx_state_3\/main_7         macrocell49   2631   4571  104158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TX:BUART:rx_state_2\/main_9
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 104158586p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158586  RISE       1
\UART_TX:BUART:rx_state_2\/main_9         macrocell50   2631   4571  104158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TX:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_TX:BUART:rx_load_fifo\/clock_0
Path slack     : 104158595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158595  RISE       1
\UART_TX:BUART:rx_load_fifo\/main_6       macrocell48   2622   4562  104158595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_load_fifo\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TX:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TX:BUART:rx_state_3\/clock_0
Path slack     : 104158595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158595  RISE       1
\UART_TX:BUART:rx_state_3\/main_6         macrocell49   2622   4562  104158595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TX:BUART:rx_state_2\/main_8
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 104158595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158595  RISE       1
\UART_TX:BUART:rx_state_2\/main_8         macrocell50   2622   4562  104158595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TX:BUART:rx_state_0\/main_10
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104158598p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158586  RISE       1
\UART_TX:BUART:rx_state_0\/main_10        macrocell47   2619   4559  104158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TX:BUART:rx_state_0\/main_9
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104158604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158595  RISE       1
\UART_TX:BUART:rx_state_0\/main_9         macrocell47   2612   4552  104158604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:txn\/q
Path End       : \UART_RX:BUART:txn\/main_0
Capture Clock  : \UART_RX:BUART:txn\/clock_0
Path slack     : 104158636p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:txn\/q       macrocell57   1250   1250  104158636  RISE       1
\UART_RX:BUART:txn\/main_0  macrocell57   3270   4520  104158636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RX:BUART:rx_state_0\/clock_0
Path slack     : 104158652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q       macrocell63   1250   1250  104148899  RISE       1
\UART_RX:BUART:rx_state_0\/main_1  macrocell63   3255   4505  104158652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RX:BUART:rx_load_fifo\/clock_0
Path slack     : 104158652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q         macrocell63   1250   1250  104148899  RISE       1
\UART_RX:BUART:rx_load_fifo\/main_1  macrocell64   3255   4505  104158652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_state_0\/q
Path End       : \UART_RX:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 104158652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_state_0\/q       macrocell63   1250   1250  104148899  RISE       1
\UART_RX:BUART:rx_state_2\/main_1  macrocell66   3255   4505  104158652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TX:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TX:BUART:rx_load_fifo\/clock_0
Path slack     : 104158666p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_bitclk_enable\/q   macrocell51   1250   1250  104155253  RISE       1
\UART_TX:BUART:rx_load_fifo\/main_2  macrocell48   3240   4490  104158666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_load_fifo\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TX:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TX:BUART:rx_state_3\/clock_0
Path slack     : 104158666p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  104155253  RISE       1
\UART_TX:BUART:rx_state_3\/main_2   macrocell49   3240   4490  104158666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TX:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 104158666p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  104155253  RISE       1
\UART_TX:BUART:rx_state_2\/main_2   macrocell50   3240   4490  104158666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TX:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104158667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  104155253  RISE       1
\UART_TX:BUART:rx_state_0\/main_2   macrocell47   3239   4489  104158667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TX:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TX:BUART:rx_status_3\/clock_0
Path slack     : 104158667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_bitclk_enable\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  104155253  RISE       1
\UART_TX:BUART:rx_status_3\/main_2  macrocell55   3239   4489  104158667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_status_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_1\/q
Path End       : \UART_RX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RX:BUART:tx_state_1\/clock_0
Path slack     : 104158820p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_1\/q       macrocell58   1250   1250  104148976  RISE       1
\UART_RX:BUART:tx_state_1\/main_0  macrocell58   3086   4336  104158820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_1\/q
Path End       : \UART_RX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RX:BUART:tx_state_0\/clock_0
Path slack     : 104158820p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_1\/q       macrocell58   1250   1250  104148976  RISE       1
\UART_RX:BUART:tx_state_0\/main_0  macrocell59   3086   4336  104158820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_1\/q
Path End       : \UART_RX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RX:BUART:tx_state_2\/clock_0
Path slack     : 104158820p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_1\/q       macrocell58   1250   1250  104148976  RISE       1
\UART_RX:BUART:tx_state_2\/main_0  macrocell60   3086   4336  104158820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_1\/q
Path End       : \UART_RX:BUART:txn\/main_1
Capture Clock  : \UART_RX:BUART:txn\/clock_0
Path slack     : 104158821p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_1\/q  macrocell58   1250   1250  104148976  RISE       1
\UART_RX:BUART:txn\/main_1    macrocell57   3086   4336  104158821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RX:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158891p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  104158891  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/main_2   macrocell67   2326   4266  104158891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RX:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RX:BUART:rx_state_3\/clock_0
Path slack     : 104158894p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158031  RISE       1
\UART_RX:BUART:rx_state_3\/main_7         macrocell65   2323   4263  104158894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RX:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104158903  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/main_1   macrocell67   2314   4254  104158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 104158903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104158903  RISE       1
MODIN5_1/main_1                           macrocell69   2314   4254  104158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 104158903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104158903  RISE       1
MODIN5_0/main_1                           macrocell70   2314   4254  104158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RX:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104158905  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/main_0   macrocell67   2312   4252  104158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 104158905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104158905  RISE       1
MODIN5_1/main_0                           macrocell69   2312   4252  104158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 104158905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104158905  RISE       1
MODIN5_0/main_0                           macrocell70   2312   4252  104158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RX:BUART:tx_state_1\/clock_0
Path slack     : 104158909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  104150929  RISE       1
\UART_RX:BUART:tx_state_1\/main_2               macrocell58     4058   4248  104158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RX:BUART:tx_state_0\/clock_0
Path slack     : 104158909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  104150929  RISE       1
\UART_RX:BUART:tx_state_0\/main_2               macrocell59     4058   4248  104158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RX:BUART:tx_state_2\/clock_0
Path slack     : 104158909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  104150929  RISE       1
\UART_RX:BUART:tx_state_2\/main_2               macrocell60     4058   4248  104158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_0\/q
Path End       : \UART_TX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TX:BUART:tx_state_0\/clock_0
Path slack     : 104158931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_0\/q       macrocell43   1250   1250  104144927  RISE       1
\UART_TX:BUART:tx_state_0\/main_1  macrocell43   2976   4226  104158931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_0\/q
Path End       : \UART_TX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TX:BUART:tx_state_2\/clock_0
Path slack     : 104158931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_0\/q       macrocell43   1250   1250  104144927  RISE       1
\UART_TX:BUART:tx_state_2\/main_1  macrocell44   2976   4226  104158931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 104158961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN1_0/q       macrocell54   1250   1250  104151828  RISE       1
MODIN1_1/main_4  macrocell53   2946   4196  104158961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 104158961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN1_0/q       macrocell54   1250   1250  104151828  RISE       1
MODIN1_0/main_3  macrocell54   2946   4196  104158961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_last\/q
Path End       : \UART_TX:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 104158964p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_last\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_last\/q          macrocell56   1250   1250  104158964  RISE       1
\UART_TX:BUART:rx_state_2\/main_6  macrocell50   2943   4193  104158964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_1\/q
Path End       : \UART_TX:BUART:txn\/main_1
Capture Clock  : \UART_TX:BUART:txn\/clock_0
Path slack     : 104158969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_1\/q  macrocell42   1250   1250  104146634  RISE       1
\UART_TX:BUART:txn\/main_1    macrocell41   2937   4187  104158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:txn\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_1\/q
Path End       : \UART_TX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TX:BUART:tx_state_1\/clock_0
Path slack     : 104158969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_1\/q       macrocell42   1250   1250  104146634  RISE       1
\UART_TX:BUART:tx_state_1\/main_0  macrocell42   2937   4187  104158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_1\/q
Path End       : \UART_TX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TX:BUART:tx_bitclk\/clock_0
Path slack     : 104158970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_1\/q      macrocell42   1250   1250  104146634  RISE       1
\UART_TX:BUART:tx_bitclk\/main_0  macrocell45   2937   4187  104158970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_bitclk\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_0\/q
Path End       : \UART_RX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RX:BUART:tx_state_1\/clock_0
Path slack     : 104159002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_0\/q       macrocell59   1250   1250  104149163  RISE       1
\UART_RX:BUART:tx_state_1\/main_1  macrocell58   2905   4155  104159002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_0\/q
Path End       : \UART_RX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RX:BUART:tx_state_0\/clock_0
Path slack     : 104159002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_0\/q       macrocell59   1250   1250  104149163  RISE       1
\UART_RX:BUART:tx_state_0\/main_1  macrocell59   2905   4155  104159002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_0\/q
Path End       : \UART_RX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RX:BUART:tx_state_2\/clock_0
Path slack     : 104159002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_0\/q       macrocell59   1250   1250  104149163  RISE       1
\UART_RX:BUART:tx_state_2\/main_1  macrocell60   2905   4155  104159002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_0\/q
Path End       : \UART_RX:BUART:txn\/main_2
Capture Clock  : \UART_RX:BUART:txn\/clock_0
Path slack     : 104159006p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_0\/q  macrocell59   1250   1250  104149163  RISE       1
\UART_RX:BUART:txn\/main_2    macrocell57   2900   4150  104159006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TX:BUART:tx_bitclk\/clock_0
Path slack     : 104159097p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148445  RISE       1
\UART_TX:BUART:tx_bitclk\/main_2                macrocell45     3870   4060  104159097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_bitclk\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_2\/q
Path End       : \UART_TX:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TX:BUART:rx_load_fifo\/clock_0
Path slack     : 104159115p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_2\/q         macrocell50   1250   1250  104151599  RISE       1
\UART_TX:BUART:rx_load_fifo\/main_4  macrocell48   2792   4042  104159115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_load_fifo\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_2\/q
Path End       : \UART_TX:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TX:BUART:rx_state_3\/clock_0
Path slack     : 104159115p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_2\/q       macrocell50   1250   1250  104151599  RISE       1
\UART_TX:BUART:rx_state_3\/main_4  macrocell49   2792   4042  104159115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_2\/q
Path End       : \UART_TX:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TX:BUART:rx_state_2\/clock_0
Path slack     : 104159115p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_2\/q       macrocell50   1250   1250  104151599  RISE       1
\UART_TX:BUART:rx_state_2\/main_4  macrocell50   2792   4042  104159115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_2\/q
Path End       : \UART_TX:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TX:BUART:rx_state_0\/clock_0
Path slack     : 104159116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_2\/q       macrocell50   1250   1250  104151599  RISE       1
\UART_TX:BUART:rx_state_0\/main_4  macrocell47   2791   4041  104159116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_0\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_2\/q
Path End       : \UART_TX:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104159116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_2\/q               macrocell50   1250   1250  104151599  RISE       1
\UART_TX:BUART:rx_state_stop1_reg\/main_3  macrocell52   2791   4041  104159116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_stop1_reg\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_state_2\/q
Path End       : \UART_TX:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TX:BUART:rx_status_3\/clock_0
Path slack     : 104159116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_state_2\/q        macrocell50   1250   1250  104151599  RISE       1
\UART_TX:BUART:rx_status_3\/main_4  macrocell55   2791   4041  104159116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_status_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RX:BUART:tx_state_1\/clock_0
Path slack     : 104159196p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  104159196  RISE       1
\UART_RX:BUART:tx_state_1\/main_4               macrocell58     3771   3961  104159196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RX:BUART:tx_state_2\/clock_0
Path slack     : 104159196p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  104159196  RISE       1
\UART_RX:BUART:tx_state_2\/main_4               macrocell60     3771   3961  104159196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RX:BUART:txn\/main_5
Capture Clock  : \UART_RX:BUART:txn\/clock_0
Path slack     : 104159215p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  104159196  RISE       1
\UART_RX:BUART:txn\/main_5                      macrocell57     3751   3941  104159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_2\/q
Path End       : \UART_TX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TX:BUART:tx_state_0\/clock_0
Path slack     : 104159222p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_2\/q       macrocell44   1250   1250  104146226  RISE       1
\UART_TX:BUART:tx_state_0\/main_4  macrocell43   2685   3935  104159222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:tx_state_2\/q
Path End       : \UART_TX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TX:BUART:tx_state_2\/clock_0
Path slack     : 104159222p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:tx_state_2\/q       macrocell44   1250   1250  104146226  RISE       1
\UART_TX:BUART:tx_state_2\/main_3  macrocell44   2685   3935  104159222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_2\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 104159264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN5_1/q       macrocell69   1250   1250  104151922  RISE       1
MODIN5_1/main_3  macrocell69   2643   3893  104159264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_RX:BUART:rx_status_3\/main_6
Capture Clock  : \UART_RX:BUART:rx_status_3\/clock_0
Path slack     : 104159264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN5_1/q                          macrocell69   1250   1250  104151922  RISE       1
\UART_RX:BUART:rx_status_3\/main_6  macrocell71   2643   3893  104159264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 104159271p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN1_1/q       macrocell53   1250   1250  104150849  RISE       1
MODIN1_1/main_3  macrocell53   2636   3886  104159271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_2\/q
Path End       : \UART_RX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RX:BUART:tx_state_1\/clock_0
Path slack     : 104159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_2\/q       macrocell60   1250   1250  104149456  RISE       1
\UART_RX:BUART:tx_state_1\/main_3  macrocell58   2606   3856  104159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_2\/q
Path End       : \UART_RX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RX:BUART:tx_state_0\/clock_0
Path slack     : 104159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_2\/q       macrocell60   1250   1250  104149456  RISE       1
\UART_RX:BUART:tx_state_0\/main_4  macrocell59   2606   3856  104159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_2\/q
Path End       : \UART_RX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RX:BUART:tx_state_2\/clock_0
Path slack     : 104159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_2\/q       macrocell60   1250   1250  104149456  RISE       1
\UART_RX:BUART:tx_state_2\/main_3  macrocell60   2606   3856  104159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:tx_state_2\/q
Path End       : \UART_RX:BUART:txn\/main_4
Capture Clock  : \UART_RX:BUART:txn\/clock_0
Path slack     : 104159301p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:tx_state_2\/q  macrocell60   1250   1250  104149456  RISE       1
\UART_RX:BUART:txn\/main_4    macrocell57   2606   3856  104159301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:txn\/q
Path End       : \UART_TX:BUART:txn\/main_0
Capture Clock  : \UART_TX:BUART:txn\/clock_0
Path slack     : 104159308p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:txn\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\UART_TX:BUART:txn\/q       macrocell41   1250   1250  104159308  RISE       1
\UART_TX:BUART:txn\/main_0  macrocell41   2599   3849  104159308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:txn\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_last\/q
Path End       : \UART_RX:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RX:BUART:rx_state_2\/clock_0
Path slack     : 104159596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_last\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_last\/q          macrocell72   1250   1250  104159596  RISE       1
\UART_RX:BUART:rx_state_2\/main_6  macrocell66   2311   3561  104159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RX:BUART:tx_bitclk\/clock_0
Path slack     : 104159847p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3310
-------------------------------------   ---- 
End-of-path arrival time (ps)           3310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  104150929  RISE       1
\UART_RX:BUART:tx_bitclk\/main_2                macrocell61     3120   3310  104159847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TX:BUART:txn\/main_5
Capture Clock  : \UART_TX:BUART:txn\/clock_0
Path slack     : 104160050p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3106
-------------------------------------   ---- 
End-of-path arrival time (ps)           3106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  104157826  RISE       1
\UART_TX:BUART:txn\/main_5                      macrocell41     2916   3106  104160050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:txn\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TX:BUART:tx_state_1\/clock_0
Path slack     : 104160050p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                         -3510
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3106
-------------------------------------   ---- 
End-of-path arrival time (ps)           3106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  104157826  RISE       1
\UART_TX:BUART:tx_state_1\/main_4               macrocell42     2916   3106  104160050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:tx_state_1\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RX:BUART:rx_status_3\/q
Path End       : \UART_RX:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RX:BUART:sRX:RxSts\/clock
Path slack     : 104161984p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RX_IntClock:R#1 vs. UART_RX_IntClock:R#2)   104166667
- Setup time                                                          -500
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name    delay     AT      slack  edge  Fanout
----------------------------------  ------------  -----  -----  ---------  ----  ------
\UART_RX:BUART:rx_status_3\/q       macrocell71    1250   1250  104161984  RISE       1
\UART_RX:BUART:sRX:RxSts\/status_3  statusicell4   2932   4182  104161984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_RX:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TX:BUART:rx_status_3\/q
Path End       : \UART_TX:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TX:BUART:sRX:RxSts\/clock
Path slack     : 104162020p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TX_IntClock:R#1 vs. UART_TX_IntClock:R#2)   104166667
- Setup time                                                          -500
--------------------------------------------------------------   --------- 
End-of-path required time (ps)                                   104166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:rx_status_3\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name    delay     AT      slack  edge  Fanout
----------------------------------  ------------  -----  -----  ---------  ----  ------
\UART_TX:BUART:rx_status_3\/q       macrocell55    1250   1250  104162020  RISE       1
\UART_TX:BUART:sRX:RxSts\/status_3  statusicell2   2896   4146  104162020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_TX:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

