Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Brown, S; Francine, R. J., Rose, J., and Vranesic, Z. G. 1992. Field-Programmable Gate Arrays. Kluwer Academic, Boston, MA.
Yao-Wen Chang , D. F. Wong , C. K. Wong, Universal switch modules for FPGA design, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.1, p.80-101, Jan. 1996[doi>10.1145/225871.225886]
Fan, H., Liu, G., and Liu, J. 2006. Minimal regular 2-graphs and applications. Sci. China Series A Math. 49, 158--172.
Hongbing Fan , Jiping Liu , Yu Liang Wu, General models for optimum arbitrary-dimension FPGA switch box designs, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Hongbing Fan , Jiping Liu , Yu-Liang Wu , Chak-Chung Cheung, On optimum switch box designs for 2-D FPGAs, Proceedings of the 38th annual Design Automation Conference, p.203-208, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378464]
Hongbing Fan , Jiping Liu , Yu-Liang Wu , C. K. Wong, Reduction design for generic universal switch blocks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.526-546, October 2002[doi>10.1145/605440.605443]
Hongbing Fan , Yu-Liang Wu , Yao-Wen Chang, Comment on Generic Universal Switch Blocks, IEEE Transactions on Computers, v.51 n.1, p.93-96, January 2002[doi>10.1109/12.980020]
Guy Lemieux , David Lewis, Design of Interconnection Networks for Programmable Logic, Kluwer Academic Publishers, Norwell, MA, 2004
Lovasz, L. and Pummer, M. D. 1986. Matching Theory. Elsevier Science, New York.
Jiaofeng Pan , Yu-Liang Wu , C. K. Wong , Guiying Yan, On the optimal four-way switch box routing structures of FPGA greedy routing architectures, Integration, the VLSI Journal, v.25 n.2, p.137-159, Nov. 1998[doi>10.1016/S0167-9260(98)00011-X]
Rose, J. and Brown, S. 1991. Flexibility of interconnection structures for field-programmable gate arrays. IEEE J. Solid-State Circ. 26, 3, 277--282.
Michael Shyu , Guang-Ming Wu , Yu-Dong Chang , Yao-Wen Chang, Generic Universal Switch Blocks, IEEE Transactions on Computers, v.49 n.4, p.348-359, April 2000[doi>10.1109/12.844347]
Steven Joseph Edward Wilton , Jonathan Rose , Zvenko Vranesic, Architectures and algorithms for field-programmable gate arrays with embedded memory, University of Toronto, Toronto, Ont., Canada, 1997
Yu-Liang Wu , S. Tsukiyama , M. Marek-Sadowska, Graph based analysis of 2-D FPGA routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.1, p.33-44, November 2006[doi>10.1109/43.486270]
