EN ddr2_ram_core_infrastructure_top NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl49 1476714427
AR ddr2_ram_core_infrastructure arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl44 1476714418
AR ddr2_ram_core_data_path_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl42 1476714416
EN clockdivider NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ClockDivider.vhd sub00/vhpl59 1476714437
AR ddr2_write_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Write_VHDL.vhd sub00/vhpl52 1476714422
AR ddr2_ram_core_ram8d_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl18 1476714392
EN ddr2_ram_core_dqs_delay NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl07 1476714381
EN ddr2_ram_core_data_write_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl33 1476714407
AR ddr2_read_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Read_VHDL.vhd sub00/vhpl54 1476714424
AR ddr2_ram_core_top_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_top_0.vhd sub00/vhpl48 1476714426
EN ddr2_ram_core_wr_gray_cntr NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl13 1476714387
EN ddr2_ram_core_cal_ctl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl19 1476714393
EN ddr2_ram_core_infrastructure NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl43 1476714417
AR ddr2_ram_core_infrastructure_top arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl50 1476714428
EN cu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/CU.vhd sub00/vhpl81 1476714433
AR alu behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ALU.vhd sub00/vhpl58 1476714436
AR ddr2_ram_core_s3_dq_iob arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl06 1476714380
AR clk133m_dcm behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/clk133m_dcm.vhd sub00/vhpl64 1476714442
AR ddr2_ram_core_controller_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl26 1476714400
EN clock_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/Clock_VHDL.vhd sub00/vhpl61 1476714439
EN ddr2_ram_core_data_path_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl27 1476714401
AR ddr2_ram_core_rd_gray_cntr arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl16 1476714390
EN blockram NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/BLOCKRAM.vhd sub00/vhpl79 1476714429
EN ddr2_ram_core_cal_top NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_top.vhd sub00/vhpl37 1476714411
EN ddr2_ram_core_s3_dq_iob NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl05 1476714379
AR cpu behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/CPU.vhd sub00/vhpl70 1476714448
AR cu cu_1 C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/CU.vhd sub00/vhpl82 1476714434
AR ddr2_ram_core_s3_dqs_iob arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl04 1476714378
EN ddr2_ram_core_controller_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_0.vhd sub00/vhpl39 1476714413
AR ddr2_ram_core_cal_top arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_top.vhd sub00/vhpl38 1476714412
EN ddr2_ram_core_s3_dm_iob NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl01 1476714375
AR ddr2_ram_core_tap_dly arc_tap_dly C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl22 1476714396
EN cpu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/CPU.vhd sub00/vhpl69 1476714447
AR ddr2_ram_core_s3_dm_iob arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl02 1476714376
AR ddr2_ram_core_dqs_delay arc_dqs_delay C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl08 1476714382
AR ddr2_ram_core_fifo_0_wr_en_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl10 1476714384
EN ddr2_ram_core_infrastructure_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl23 1476714397
EN ddr2_ram_core_tap_dly NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl21 1476714395
AR vga_clk behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ipcore_dir/vga_clk.vhd sub00/vhpl68 1476714446
EN toplevel NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/toplevel.vhd sub00/vhpl75 1476714453
EN vga NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/vga.vhd sub00/vhpl65 1476714443
AR ddr2_ram_core_cal_ctl arc_cal_ctl C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl20 1476714394
AR ddr2_ram_core_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl46 1476714420
EN ddr2_ram_core_data_path_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl41 1476714415
AR ddr2_ram_core arc_mem_interface_top C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core.vhd sub00/vhpl74 1476714452
AR ddr2_ram_core_data_write_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl34 1476714408
EN ddr2_ram_core_data_read_controller_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl31 1476714405
EN ddr2_ram_core_rd_gray_cntr NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl15 1476714389
EN ddr2_write_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Write_VHDL.vhd sub00/vhpl51 1476714421
EN mmu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/MMU.vhd sub00/vhpl77 1476714449
EN ddr2_control_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Control_VHDL.vhd sub00/vhpl71 1476714431
AR ddr2_ram_core_data_path_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl28 1476714402
AR ddr2_ram_core_data_read_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl30 1476714404
EN ddr2_ram_core_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl45 1476714419
EN ddr2_ram_core_top_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_top_0.vhd sub00/vhpl47 1476714425
EN vga_clk NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ipcore_dir/vga_clk.vhd sub00/vhpl67 1476714445
AR vga behaviour C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/vga.vhd sub00/vhpl66 1476714444
AR ddr2_ram_core_data_read_controller_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl32 1476714406
AR ddr2_ram_core_fifo_1_wr_en_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl12 1476714386
AR ddr2_ram_core_infrastructure_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl24 1476714398
AR ddr2_control_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Control_VHDL.vhd sub00/vhpl72 1476714432
EN ddr2_ram_core_clk_dcm NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl35 1476714409
AR mmu behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/MMU.vhd sub00/vhpl78 1476714450
EN ddr2_read_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Read_VHDL.vhd sub00/vhpl53 1476714423
AR leitwerk leitwerk_1 D:/RiscV/RiscV/RiscV/leitwerk_v3.vhd sub00/vhpl56 1474817338
AR blockram behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/BLOCKRAM.vhd sub00/vhpl80 1476714430
AR ddr2_ram_core_wr_gray_cntr arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl14 1476714388
EN ddr2_ram_core_ram8d_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl17 1476714391
EN ddr2_ram_core_fifo_1_wr_en_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl11 1476714385
AR ddr2_ram_core_controller_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_0.vhd sub00/vhpl40 1476714414
EN ddr2_ram_core_fifo_0_wr_en_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl09 1476714383
AR clock_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/Clock_VHDL.vhd sub00/vhpl62 1476714440
AR clockdivider behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ClockDivider.vhd sub00/vhpl60 1476714438
EN ddr2_ram_core NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core.vhd sub00/vhpl73 1476714451
EN clk133m_dcm NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/clk133m_dcm.vhd sub00/vhpl63 1476714441
EN leitwerk NULL D:/RiscV/RiscV/RiscV/leitwerk_v3.vhd sub00/vhpl55 1474817337
PH ddr2_ram_core_parameters_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_parameters_0.vhd sub00/vhpl00 1476714374
EN ddr2_ram_core_controller_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl25 1476714399
EN alu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ALU.vhd sub00/vhpl57 1476714435
EN ddr2_ram_core_s3_dqs_iob NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl03 1476714377
AR toplevel behaviour C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/toplevel.vhd sub00/vhpl76 1476714454
EN ddr2_ram_core_data_read_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl29 1476714403
AR ddr2_ram_core_clk_dcm arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl36 1476714410
