#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1bb8380 .scope module, "tb_mem" "tb_mem" 2 1;
 .timescale 0 0;
v0x1be9670_0 .net "A", 7 0, v0x1bbc0d0_0;  1 drivers
v0x1be9750_0 .net "B", 7 0, v0x1be3800_0;  1 drivers
v0x1be9810_0 .net "Clock", 0 0, v0x1be38e0_0;  1 drivers
v0x1be98b0_0 .net "Product", 15 0, L_0x1be9dd0;  1 drivers
v0x1be99a0_0 .net "Resetn", 0 0, v0x1be3a90_0;  1 drivers
v0x1be9ae0_0 .net "Si", 2 0, v0x1be3ba0_0;  1 drivers
S_0x1bbfd90 .scope module, "tb" "test_mem" 2 9, 3 1 0, S_0x1bb8380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "A"
    .port_info 1 /OUTPUT 8 "B"
    .port_info 2 /OUTPUT 1 "Clock"
    .port_info 3 /OUTPUT 1 "Resetn"
    .port_info 4 /OUTPUT 3 "Si"
    .port_info 5 /INPUT 16 "Product"
P_0x1bb95d0 .param/l "Add" 1 3 17, C4<001>;
P_0x1bb9610 .param/l "Addc" 1 3 17, C4<010>;
P_0x1bb9650 .param/l "Load" 1 3 17, C4<011>;
P_0x1bb9690 .param/l "Shift" 1 3 17, C4<100>;
v0x1bbc0d0_0 .var "A", 7 0;
v0x1be3800_0 .var "B", 7 0;
v0x1be38e0_0 .var "Clock", 0 0;
v0x1be39b0_0 .net "Product", 15 0, L_0x1be9dd0;  alias, 1 drivers
v0x1be3a90_0 .var "Resetn", 0 0;
v0x1be3ba0_0 .var "Si", 2 0;
E_0x1b9cf10 .event edge, v0x1be38e0_0;
S_0x1be3d80 .scope module, "uut" "mem" 2 7, 4 1 0, S_0x1bb8380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /INPUT 1 "Clock"
    .port_info 3 /INPUT 1 "Resetn"
    .port_info 4 /INPUT 3 "Si"
    .port_info 5 /OUTPUT 16 "Product"
P_0x1be3f70 .param/l "Add" 1 4 25, C4<001>;
P_0x1be3fb0 .param/l "Addc" 1 4 25, C4<010>;
P_0x1be3ff0 .param/l "Load" 1 4 25, C4<011>;
P_0x1be4030 .param/l "Shift" 1 4 25, C4<100>;
v0x1be87b0_0 .net "A", 7 0, v0x1bbc0d0_0;  alias, 1 drivers
v0x1be8890_0 .var "Addr", 3 0;
v0x1be8930_0 .net "B", 7 0, v0x1be3800_0;  alias, 1 drivers
v0x1be8a00_0 .net "Clock", 0 0, v0x1be38e0_0;  alias, 1 drivers
v0x1be8b30 .array "Data1_O", 0 3;
v0x1be8b30_0 .net v0x1be8b30 0, 8 0, v0x1be4e50_0; 1 drivers
v0x1be8b30_1 .net v0x1be8b30 1, 8 0, v0x1be64c0_0; 1 drivers
v0x1be8b30_2 .net v0x1be8b30 2, 8 0, v0x1be7b00_0; 1 drivers
o0x7f7b96c4cae8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x1be8b30_3 .net v0x1be8b30 3, 8 0, o0x7f7b96c4cae8; 0 drivers
v0x1be8c60 .array "Data2_O", 0 3;
v0x1be8c60_0 .net v0x1be8c60 0, 8 0, v0x1be4f20_0; 1 drivers
v0x1be8c60_1 .net v0x1be8c60 1, 8 0, v0x1be6580_0; 1 drivers
v0x1be8c60_2 .net v0x1be8c60 2, 8 0, v0x1be7ba0_0; 1 drivers
o0x7f7b96c4cb18 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x1be8c60_3 .net v0x1be8c60 3, 8 0, o0x7f7b96c4cb18; 0 drivers
v0x1be8dc0 .array "Data_In", 0 3, 8 0;
v0x1be8f20_0 .var "M_Sel", 0 0;
v0x1be8fc0_0 .net "Product", 15 0, L_0x1be9dd0;  alias, 1 drivers
v0x1be9120_0 .net "Resetn", 0 0, v0x1be3a90_0;  alias, 1 drivers
v0x1be91f0_0 .net "Si", 2 0, v0x1be3ba0_0;  alias, 1 drivers
v0x1be92c0 .array "W_En", 0 2, 0 0;
v0x1be93f0_0 .net *"_s2", 7 0, L_0x1be9bf0;  1 drivers
v0x1be9490_0 .net *"_s5", 7 0, L_0x1be9ce0;  1 drivers
v0x1be9530_0 .var/i "count", 31 0;
E_0x1be42e0/0 .event edge, v0x1be3ba0_0, v0x1bbc0d0_0, v0x1be3800_0, v0x1be9530_0;
E_0x1be42e0/1 .event edge, v0x1be4e50_0, v0x1be64c0_0, v0x1be7b00_0, v0x1be8b30_3;
E_0x1be42e0 .event/or E_0x1be42e0/0, E_0x1be42e0/1;
L_0x1be9bf0 .part v0x1be4e50_0, 0, 8;
L_0x1be9ce0 .part v0x1be64c0_0, 1, 8;
L_0x1be9dd0 .concat [ 8 8 0 0], L_0x1be9ce0, L_0x1be9bf0;
S_0x1be4370 .scope generate, "genblk1[0]" "genblk1[0]" 4 17, 4 17 0, S_0x1be3d80;
 .timescale 0 0;
P_0x1be4580 .param/l "i" 0 4 17, +C4<00>;
S_0x1be4660 .scope module, "m" "memory" 4 18, 5 3 0, S_0x1be4370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr"
    .port_info 1 /INPUT 9 "Data_In"
    .port_info 2 /INPUT 1 "W_En"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "M_Sel"
    .port_info 5 /OUTPUT 9 "Data1_O"
    .port_info 6 /OUTPUT 9 "Data2_O"
P_0x1be4830 .param/l "ADDR_WIDTH" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1be4870 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000001001>;
v0x1be4c60_0 .net "Addr", 3 0, v0x1be8890_0;  1 drivers
v0x1be4d60_0 .net "Clk", 0 0, v0x1be38e0_0;  alias, 1 drivers
v0x1be4e50_0 .var "Data1_O", 8 0;
v0x1be4f20_0 .var "Data2_O", 8 0;
v0x1be8dc0_0 .array/port v0x1be8dc0, 0;
v0x1be4fe0_0 .net "Data_In", 8 0, v0x1be8dc0_0;  1 drivers
v0x1be5110_0 .net "M_Sel", 0 0, v0x1be8f20_0;  1 drivers
v0x1be51d0 .array "Ram1", 0 15, 8 0;
v0x1be5520 .array "Ram2", 0 15, 8 0;
v0x1be92c0_0 .array/port v0x1be92c0, 0;
v0x1be5870_0 .net "W_En", 0 0, v0x1be92c0_0;  1 drivers
v0x1be51d0_0 .array/port v0x1be51d0, 0;
v0x1be51d0_1 .array/port v0x1be51d0, 1;
v0x1be51d0_2 .array/port v0x1be51d0, 2;
E_0x1be49a0/0 .event edge, v0x1be4c60_0, v0x1be51d0_0, v0x1be51d0_1, v0x1be51d0_2;
v0x1be51d0_3 .array/port v0x1be51d0, 3;
v0x1be51d0_4 .array/port v0x1be51d0, 4;
v0x1be51d0_5 .array/port v0x1be51d0, 5;
v0x1be51d0_6 .array/port v0x1be51d0, 6;
E_0x1be49a0/1 .event edge, v0x1be51d0_3, v0x1be51d0_4, v0x1be51d0_5, v0x1be51d0_6;
v0x1be51d0_7 .array/port v0x1be51d0, 7;
v0x1be51d0_8 .array/port v0x1be51d0, 8;
v0x1be51d0_9 .array/port v0x1be51d0, 9;
v0x1be51d0_10 .array/port v0x1be51d0, 10;
E_0x1be49a0/2 .event edge, v0x1be51d0_7, v0x1be51d0_8, v0x1be51d0_9, v0x1be51d0_10;
v0x1be51d0_11 .array/port v0x1be51d0, 11;
v0x1be51d0_12 .array/port v0x1be51d0, 12;
v0x1be51d0_13 .array/port v0x1be51d0, 13;
v0x1be51d0_14 .array/port v0x1be51d0, 14;
E_0x1be49a0/3 .event edge, v0x1be51d0_11, v0x1be51d0_12, v0x1be51d0_13, v0x1be51d0_14;
v0x1be51d0_15 .array/port v0x1be51d0, 15;
v0x1be5520_0 .array/port v0x1be5520, 0;
v0x1be5520_1 .array/port v0x1be5520, 1;
v0x1be5520_2 .array/port v0x1be5520, 2;
E_0x1be49a0/4 .event edge, v0x1be51d0_15, v0x1be5520_0, v0x1be5520_1, v0x1be5520_2;
v0x1be5520_3 .array/port v0x1be5520, 3;
v0x1be5520_4 .array/port v0x1be5520, 4;
v0x1be5520_5 .array/port v0x1be5520, 5;
v0x1be5520_6 .array/port v0x1be5520, 6;
E_0x1be49a0/5 .event edge, v0x1be5520_3, v0x1be5520_4, v0x1be5520_5, v0x1be5520_6;
v0x1be5520_7 .array/port v0x1be5520, 7;
v0x1be5520_8 .array/port v0x1be5520, 8;
v0x1be5520_9 .array/port v0x1be5520, 9;
v0x1be5520_10 .array/port v0x1be5520, 10;
E_0x1be49a0/6 .event edge, v0x1be5520_7, v0x1be5520_8, v0x1be5520_9, v0x1be5520_10;
v0x1be5520_11 .array/port v0x1be5520, 11;
v0x1be5520_12 .array/port v0x1be5520, 12;
v0x1be5520_13 .array/port v0x1be5520, 13;
v0x1be5520_14 .array/port v0x1be5520, 14;
E_0x1be49a0/7 .event edge, v0x1be5520_11, v0x1be5520_12, v0x1be5520_13, v0x1be5520_14;
v0x1be5520_15 .array/port v0x1be5520, 15;
E_0x1be49a0/8 .event edge, v0x1be5520_15;
E_0x1be49a0 .event/or E_0x1be49a0/0, E_0x1be49a0/1, E_0x1be49a0/2, E_0x1be49a0/3, E_0x1be49a0/4, E_0x1be49a0/5, E_0x1be49a0/6, E_0x1be49a0/7, E_0x1be49a0/8;
E_0x1be4c00 .event posedge, v0x1be38e0_0;
S_0x1be5ae0 .scope generate, "genblk1[1]" "genblk1[1]" 4 17, 4 17 0, S_0x1be3d80;
 .timescale 0 0;
P_0x1be5ca0 .param/l "i" 0 4 17, +C4<01>;
S_0x1be5d60 .scope module, "m" "memory" 4 18, 5 3 0, S_0x1be5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr"
    .port_info 1 /INPUT 9 "Data_In"
    .port_info 2 /INPUT 1 "W_En"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "M_Sel"
    .port_info 5 /OUTPUT 9 "Data1_O"
    .port_info 6 /OUTPUT 9 "Data2_O"
P_0x1be5f30 .param/l "ADDR_WIDTH" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1be5f70 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000001001>;
v0x1be62e0_0 .net "Addr", 3 0, v0x1be8890_0;  alias, 1 drivers
v0x1be63d0_0 .net "Clk", 0 0, v0x1be38e0_0;  alias, 1 drivers
v0x1be64c0_0 .var "Data1_O", 8 0;
v0x1be6580_0 .var "Data2_O", 8 0;
v0x1be8dc0_1 .array/port v0x1be8dc0, 1;
v0x1be6660_0 .net "Data_In", 8 0, v0x1be8dc0_1;  1 drivers
v0x1be6790_0 .net "M_Sel", 0 0, v0x1be8f20_0;  alias, 1 drivers
v0x1be6830 .array "Ram1", 0 15, 8 0;
v0x1be6b60 .array "Ram2", 0 15, 8 0;
v0x1be92c0_1 .array/port v0x1be92c0, 1;
v0x1be6eb0_0 .net "W_En", 0 0, v0x1be92c0_1;  1 drivers
v0x1be6830_0 .array/port v0x1be6830, 0;
v0x1be6830_1 .array/port v0x1be6830, 1;
v0x1be6830_2 .array/port v0x1be6830, 2;
E_0x1be6060/0 .event edge, v0x1be4c60_0, v0x1be6830_0, v0x1be6830_1, v0x1be6830_2;
v0x1be6830_3 .array/port v0x1be6830, 3;
v0x1be6830_4 .array/port v0x1be6830, 4;
v0x1be6830_5 .array/port v0x1be6830, 5;
v0x1be6830_6 .array/port v0x1be6830, 6;
E_0x1be6060/1 .event edge, v0x1be6830_3, v0x1be6830_4, v0x1be6830_5, v0x1be6830_6;
v0x1be6830_7 .array/port v0x1be6830, 7;
v0x1be6830_8 .array/port v0x1be6830, 8;
v0x1be6830_9 .array/port v0x1be6830, 9;
v0x1be6830_10 .array/port v0x1be6830, 10;
E_0x1be6060/2 .event edge, v0x1be6830_7, v0x1be6830_8, v0x1be6830_9, v0x1be6830_10;
v0x1be6830_11 .array/port v0x1be6830, 11;
v0x1be6830_12 .array/port v0x1be6830, 12;
v0x1be6830_13 .array/port v0x1be6830, 13;
v0x1be6830_14 .array/port v0x1be6830, 14;
E_0x1be6060/3 .event edge, v0x1be6830_11, v0x1be6830_12, v0x1be6830_13, v0x1be6830_14;
v0x1be6830_15 .array/port v0x1be6830, 15;
v0x1be6b60_0 .array/port v0x1be6b60, 0;
v0x1be6b60_1 .array/port v0x1be6b60, 1;
v0x1be6b60_2 .array/port v0x1be6b60, 2;
E_0x1be6060/4 .event edge, v0x1be6830_15, v0x1be6b60_0, v0x1be6b60_1, v0x1be6b60_2;
v0x1be6b60_3 .array/port v0x1be6b60, 3;
v0x1be6b60_4 .array/port v0x1be6b60, 4;
v0x1be6b60_5 .array/port v0x1be6b60, 5;
v0x1be6b60_6 .array/port v0x1be6b60, 6;
E_0x1be6060/5 .event edge, v0x1be6b60_3, v0x1be6b60_4, v0x1be6b60_5, v0x1be6b60_6;
v0x1be6b60_7 .array/port v0x1be6b60, 7;
v0x1be6b60_8 .array/port v0x1be6b60, 8;
v0x1be6b60_9 .array/port v0x1be6b60, 9;
v0x1be6b60_10 .array/port v0x1be6b60, 10;
E_0x1be6060/6 .event edge, v0x1be6b60_7, v0x1be6b60_8, v0x1be6b60_9, v0x1be6b60_10;
v0x1be6b60_11 .array/port v0x1be6b60, 11;
v0x1be6b60_12 .array/port v0x1be6b60, 12;
v0x1be6b60_13 .array/port v0x1be6b60, 13;
v0x1be6b60_14 .array/port v0x1be6b60, 14;
E_0x1be6060/7 .event edge, v0x1be6b60_11, v0x1be6b60_12, v0x1be6b60_13, v0x1be6b60_14;
v0x1be6b60_15 .array/port v0x1be6b60, 15;
E_0x1be6060/8 .event edge, v0x1be6b60_15;
E_0x1be6060 .event/or E_0x1be6060/0, E_0x1be6060/1, E_0x1be6060/2, E_0x1be6060/3, E_0x1be6060/4, E_0x1be6060/5, E_0x1be6060/6, E_0x1be6060/7, E_0x1be6060/8;
S_0x1be7120 .scope generate, "genblk1[2]" "genblk1[2]" 4 17, 4 17 0, S_0x1be3d80;
 .timescale 0 0;
P_0x1be72c0 .param/l "i" 0 4 17, +C4<010>;
S_0x1be7380 .scope module, "m" "memory" 4 18, 5 3 0, S_0x1be7120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr"
    .port_info 1 /INPUT 9 "Data_In"
    .port_info 2 /INPUT 1 "W_En"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "M_Sel"
    .port_info 5 /OUTPUT 9 "Data1_O"
    .port_info 6 /OUTPUT 9 "Data2_O"
P_0x1be7550 .param/l "ADDR_WIDTH" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x1be7590 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000001001>;
v0x1be7910_0 .net "Addr", 3 0, v0x1be8890_0;  alias, 1 drivers
v0x1be7a40_0 .net "Clk", 0 0, v0x1be38e0_0;  alias, 1 drivers
v0x1be7b00_0 .var "Data1_O", 8 0;
v0x1be7ba0_0 .var "Data2_O", 8 0;
v0x1be8dc0_2 .array/port v0x1be8dc0, 2;
v0x1be7c80_0 .net "Data_In", 8 0, v0x1be8dc0_2;  1 drivers
v0x1be7db0_0 .net "M_Sel", 0 0, v0x1be8f20_0;  alias, 1 drivers
v0x1be7ea0 .array "Ram1", 0 15, 8 0;
v0x1be81f0 .array "Ram2", 0 15, 8 0;
v0x1be92c0_2 .array/port v0x1be92c0, 2;
v0x1be8540_0 .net "W_En", 0 0, v0x1be92c0_2;  1 drivers
v0x1be7ea0_0 .array/port v0x1be7ea0, 0;
v0x1be7ea0_1 .array/port v0x1be7ea0, 1;
v0x1be7ea0_2 .array/port v0x1be7ea0, 2;
E_0x1be77a0/0 .event edge, v0x1be4c60_0, v0x1be7ea0_0, v0x1be7ea0_1, v0x1be7ea0_2;
v0x1be7ea0_3 .array/port v0x1be7ea0, 3;
v0x1be7ea0_4 .array/port v0x1be7ea0, 4;
v0x1be7ea0_5 .array/port v0x1be7ea0, 5;
v0x1be7ea0_6 .array/port v0x1be7ea0, 6;
E_0x1be77a0/1 .event edge, v0x1be7ea0_3, v0x1be7ea0_4, v0x1be7ea0_5, v0x1be7ea0_6;
v0x1be7ea0_7 .array/port v0x1be7ea0, 7;
v0x1be7ea0_8 .array/port v0x1be7ea0, 8;
v0x1be7ea0_9 .array/port v0x1be7ea0, 9;
v0x1be7ea0_10 .array/port v0x1be7ea0, 10;
E_0x1be77a0/2 .event edge, v0x1be7ea0_7, v0x1be7ea0_8, v0x1be7ea0_9, v0x1be7ea0_10;
v0x1be7ea0_11 .array/port v0x1be7ea0, 11;
v0x1be7ea0_12 .array/port v0x1be7ea0, 12;
v0x1be7ea0_13 .array/port v0x1be7ea0, 13;
v0x1be7ea0_14 .array/port v0x1be7ea0, 14;
E_0x1be77a0/3 .event edge, v0x1be7ea0_11, v0x1be7ea0_12, v0x1be7ea0_13, v0x1be7ea0_14;
v0x1be7ea0_15 .array/port v0x1be7ea0, 15;
v0x1be81f0_0 .array/port v0x1be81f0, 0;
v0x1be81f0_1 .array/port v0x1be81f0, 1;
v0x1be81f0_2 .array/port v0x1be81f0, 2;
E_0x1be77a0/4 .event edge, v0x1be7ea0_15, v0x1be81f0_0, v0x1be81f0_1, v0x1be81f0_2;
v0x1be81f0_3 .array/port v0x1be81f0, 3;
v0x1be81f0_4 .array/port v0x1be81f0, 4;
v0x1be81f0_5 .array/port v0x1be81f0, 5;
v0x1be81f0_6 .array/port v0x1be81f0, 6;
E_0x1be77a0/5 .event edge, v0x1be81f0_3, v0x1be81f0_4, v0x1be81f0_5, v0x1be81f0_6;
v0x1be81f0_7 .array/port v0x1be81f0, 7;
v0x1be81f0_8 .array/port v0x1be81f0, 8;
v0x1be81f0_9 .array/port v0x1be81f0, 9;
v0x1be81f0_10 .array/port v0x1be81f0, 10;
E_0x1be77a0/6 .event edge, v0x1be81f0_7, v0x1be81f0_8, v0x1be81f0_9, v0x1be81f0_10;
v0x1be81f0_11 .array/port v0x1be81f0, 11;
v0x1be81f0_12 .array/port v0x1be81f0, 12;
v0x1be81f0_13 .array/port v0x1be81f0, 13;
v0x1be81f0_14 .array/port v0x1be81f0, 14;
E_0x1be77a0/7 .event edge, v0x1be81f0_11, v0x1be81f0_12, v0x1be81f0_13, v0x1be81f0_14;
v0x1be81f0_15 .array/port v0x1be81f0, 15;
E_0x1be77a0/8 .event edge, v0x1be81f0_15;
E_0x1be77a0 .event/or E_0x1be77a0/0, E_0x1be77a0/1, E_0x1be77a0/2, E_0x1be77a0/3, E_0x1be77a0/4, E_0x1be77a0/5, E_0x1be77a0/6, E_0x1be77a0/7, E_0x1be77a0/8;
    .scope S_0x1be4660;
T_0 ;
    %wait E_0x1be4c00;
    %load/vec4 v0x1be5870_0;
    %load/vec4 v0x1be5110_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x1be4fe0_0;
    %load/vec4 v0x1be4c60_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x1be51d0, 4, 0;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x1be4fe0_0;
    %load/vec4 v0x1be4c60_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x1be5520, 4, 0;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1be4660;
T_1 ;
    %wait E_0x1be49a0;
    %load/vec4 v0x1be4c60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1be51d0, 4;
    %store/vec4 v0x1be4e50_0, 0, 9;
    %load/vec4 v0x1be4c60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1be5520, 4;
    %store/vec4 v0x1be4f20_0, 0, 9;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1be5d60;
T_2 ;
    %wait E_0x1be4c00;
    %load/vec4 v0x1be6eb0_0;
    %load/vec4 v0x1be6790_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x1be6660_0;
    %load/vec4 v0x1be62e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x1be6830, 4, 0;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x1be6660_0;
    %load/vec4 v0x1be62e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x1be6b60, 4, 0;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1be5d60;
T_3 ;
    %wait E_0x1be6060;
    %load/vec4 v0x1be62e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1be6830, 4;
    %store/vec4 v0x1be64c0_0, 0, 9;
    %load/vec4 v0x1be62e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1be6b60, 4;
    %store/vec4 v0x1be6580_0, 0, 9;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1be7380;
T_4 ;
    %wait E_0x1be4c00;
    %load/vec4 v0x1be8540_0;
    %load/vec4 v0x1be7db0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x1be7c80_0;
    %load/vec4 v0x1be7910_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x1be7ea0, 4, 0;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x1be7c80_0;
    %load/vec4 v0x1be7910_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x1be81f0, 4, 0;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1be7380;
T_5 ;
    %wait E_0x1be77a0;
    %load/vec4 v0x1be7910_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1be7ea0, 4;
    %store/vec4 v0x1be7b00_0, 0, 9;
    %load/vec4 v0x1be7910_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1be81f0, 4;
    %store/vec4 v0x1be7ba0_0, 0, 9;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1be3d80;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1be8890_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x1be3d80;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be8f20_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1be3d80;
T_8 ;
    %vpi_call 4 26 "$monitor", $time, "A=%b,B=%b", v0x1be8b30_0, v0x1be8b30_1 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1be3d80;
T_9 ;
    %wait E_0x1be42e0;
    %load/vec4 v0x1be91f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1be9530_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x1be9530_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x1be9530_0;
    %store/vec4a v0x1be92c0, 4, 0;
    %ix/getv/s 4, v0x1be9530_0;
    %load/vec4a v0x1be8b30, 4;
    %ix/getv/s 4, v0x1be9530_0;
    %store/vec4a v0x1be8dc0, 4, 0;
    %load/vec4 v0x1be9530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1be9530_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be8dc0, 4, 0;
    %load/vec4 v0x1be87b0_0;
    %concati/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be8dc0, 4, 0;
    %load/vec4 v0x1be8930_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1be8930_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be8dc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1be9530_0, 0, 32;
T_9.8 ;
    %load/vec4 v0x1be9530_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.9, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x1be9530_0;
    %store/vec4a v0x1be92c0, 4, 0;
    %load/vec4 v0x1be9530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1be9530_0, 0, 32;
    %jmp T_9.8;
T_9.9 ;
    %jmp T_9.5;
T_9.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1be8b30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1be8b30, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be8dc0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be92c0, 4, 0;
    %jmp T_9.5;
T_9.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1be8b30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1be8b30, 4;
    %inv;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be8dc0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be92c0, 4, 0;
    %jmp T_9.5;
T_9.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1be8b30, 4;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1be8b30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1be8b30, 4;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be8dc0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be8dc0, 4, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be92c0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1be92c0, 4, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1bbfd90;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be38e0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1bbfd90;
T_11 ;
    %wait E_0x1b9cf10;
    %delay 20, 0;
    %load/vec4 v0x1be38e0_0;
    %inv;
    %assign/vec4 v0x1be38e0_0, 0;
    %vpi_func 3 12 "$time" 64 {0 0 0};
    %cmpi/e 250, 0, 64;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 3 13 "$stop" {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1bbfd90;
T_12 ;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x1bbc0d0_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x1be3800_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1be3ba0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1be3ba0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1be3ba0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1be3ba0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1be3ba0_0, 0, 3;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_mem.v";
    "test_mem.v";
    "mem.v";
    "memory.v";
