
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/602.gcc_s-2226B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy

Warmup complete CPU 0 instructions: 1000004 cycles: 372727 (Simulation time: 0 hr 0 min 4 sec) 

Finished CPU 0 instructions: 1000001 cycles: 2693451 cumulative IPC: 0.371271 (Simulation time: 0 hr 0 min 8 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.371271 instructions: 1000001 cycles: 2693451
ITLB TOTAL     ACCESS:     180324  HIT:     180324  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:     180324  HIT:     180324  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:     184155	FORWARD:          0	MERGED:       3832	TO_CACHE:     180323

DTLB TOTAL     ACCESS:     154307  HIT:     152821  MISS:       1486  HIT %:     99.037  MISS %:   0.963015   MPKI: 1.486
DTLB LOAD TRANSLATION ACCESS:     154307  HIT:     152821  MISS:       1486  HIT %:     99.037  MISS %:   0.963015   MPKI: 1.486
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 158.861 cycles
DTLB RQ	ACCESS:     181421	FORWARD:          0	MERGED:      27111	TO_CACHE:     154310

STLB TOTAL     ACCESS:      61562  HIT:      60164  MISS:       1398  HIT %:    97.7291  MISS %:    2.27088   MPKI: 1.398
STLB LOAD TRANSLATION ACCESS:       1486  HIT:         88  MISS:       1398  HIT %:    5.92194  MISS %:    94.0781   MPKI: 1.398
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      60076  HIT:      60076  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 159.226 cycles
STLB RQ	ACCESS:     101684	FORWARD:          0	MERGED:      40122	TO_CACHE:      61562

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:     280771  HIT:     203385  MISS:      77386  HIT %:     72.438  MISS %:     27.562   MPKI: 77.3859
L1D LOAD      ACCESS:     168365  HIT:     165590  MISS:       2775  HIT %:    98.3518  MISS %:     1.6482   MPKI: 2.775
L1D RFO       ACCESS:      12819  HIT:      12815  MISS:          4  HIT %:    99.9688  MISS %:  0.0312037   MPKI: 0.004
L1D PREFETCH  ACCESS:      99587  HIT:      24980  MISS:      74607  HIT %:    25.0836  MISS %:    74.9164   MPKI: 74.6069
L1D PREFETCH  REQUESTED:     200396  ISSUED:     200396  USEFUL:      67699  USELESS:       6870
L1D USEFUL LOAD PREFETCHES:      67699 PREFETCH ISSUED TO LOWER LEVEL:      75167  ACCURACY: 90.0648
L1D TIMELY PREFETCHES:      67699 LATE PREFETCHES: 548 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 75167 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 12900.4 cycles
L1D RQ	ACCESS:     358174	FORWARD:          0	MERGED:     189572	TO_CACHE:     168602
L1D WQ	ACCESS:      14215	FORWARD:          0	MERGED:       1396	TO_CACHE:      12819
L1D PQ	ACCESS:     100198	FORWARD:          0	MERGED:          0	TO_CACHE:     100198

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 198779
L1D ROI Sum of L1D PQ occupancy: 1320966
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:     184156  HIT:     184156  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:     184156  HIT:     184156  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:     276491	FORWARD:          0	MERGED:      92336	TO_CACHE:     184155

BTB TOTAL     ACCESS:     236997  HIT:     236968  MISS:         29  HIT %:    99.9878  MISS %:  0.0122364   MPKI: 0.029
BTB BRANCH_DIRECT_JUMP	ACCESS:       3343  HIT:       3334  MISS:          9
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:     230356  HIT:     230342  MISS:         14
BTB BRANCH_DIRECT_CALL	ACCESS:       1649  HIT:       1646  MISS:          3
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:       1649  HIT:       1646  MISS:          3
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     141077  HIT:      65201  MISS:      75876  HIT %:    46.2166  MISS %:    53.7834   MPKI: 75.8759
L2C LOAD      ACCESS:       2227  HIT:        584  MISS:       1643  HIT %:    26.2236  MISS %:    73.7764   MPKI: 1.643
L2C DATA LOAD MPKI: 1.643
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:          4  HIT:          3  MISS:          1  HIT %:         75  MISS %:         25   MPKI: 0.000999999
L2C PREFETCH  ACCESS:     137314  HIT:      63447  MISS:      73867  HIT %:    46.2058  MISS %:    53.7942   MPKI: 73.8669
L2C DATA PREFETCH MPKI: 73.8669
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:        129  HIT:        126  MISS:          3  HIT %:    97.6744  MISS %:    2.32558   MPKI: 0.003
L2C LOAD TRANSLATION ACCESS:       1403  HIT:       1041  MISS:        362  HIT %:    74.1981  MISS %:    25.8019   MPKI: 0.362
L2C PREFETCH  REQUESTED:     154700  ISSUED:     154698  USEFUL:        220  USELESS:      73588
L2C USEFUL LOAD PREFETCHES:        220 PREFETCH ISSUED TO LOWER LEVEL:      73870  ACCURACY: 0.29782
L2C TIMELY PREFETCHES:        220 LATE PREFETCHES: 3 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 58110 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 109.721 cycles
L2C RQ	ACCESS:       3634	FORWARD:          0	MERGED:          0	TO_CACHE:       3634
L2C WQ	ACCESS:        129	FORWARD:          0	MERGED:          0	TO_CACHE:        129
L2C PQ	ACCESS:     229853	FORWARD:          0	MERGED:      43832	TO_CACHE:     186021

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 361
L2C Data Evicting Data 75158
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 1
L2C Data Evicting Translations 353
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       1398  HIT:       1398  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       1398  HIT:       1398  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       1398  HIT:       1398  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       1398  HIT:       1398  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       1398  HIT:       1396  MISS:          2  HIT %:    99.8569  MISS %:   0.143062   MPKI: 0.002
PSCL3 LOAD TRANSLATION ACCESS:       1398  HIT:       1396  MISS:          2  HIT %:    99.8569  MISS %:   0.143062   MPKI: 0.002
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       1398  HIT:       1345  MISS:         53  HIT %:    96.2089  MISS %:    3.79113   MPKI: 0.0529999
PSCL2 LOAD TRANSLATION ACCESS:       1398  HIT:       1345  MISS:         53  HIT %:    96.2089  MISS %:    3.79113   MPKI: 0.0529999
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:      75993  HIT:        536  MISS:      75457  HIT %:   0.705328  MISS %:    99.2947   MPKI: 75.4569
LLC LOAD      ACCESS:       1640  HIT:         21  MISS:       1619  HIT %:    1.28049  MISS %:    98.7195   MPKI: 1.619
LLC RFO       ACCESS:          1  HIT:          0  MISS:          1  HIT %:          0  MISS %:        100   MPKI: 0.000999999
LLC PREFETCH  ACCESS:      73870  HIT:        385  MISS:      73485  HIT %:   0.521186  MISS %:    99.4788   MPKI: 73.4849
LLC WRITEBACK ACCESS:        120  HIT:        118  MISS:          2  HIT %:    98.3333  MISS %:    1.66667   MPKI: 0.002
LLC LOAD TRANSLATION ACCESS:        362  HIT:         12  MISS:        350  HIT %:    3.31492  MISS %:    96.6851   MPKI: 0.35
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          4  USELESS:      73577
LLC USEFUL LOAD PREFETCHES:          4 PREFETCH ISSUED TO LOWER LEVEL:      73485  ACCURACY: 0.00544329
LLC TIMELY PREFETCHES:          4 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 79.8098 cycles
LLC RQ	ACCESS:       2003	FORWARD:          0	MERGED:          0	TO_CACHE:       2003
LLC WQ	ACCESS:        120	FORWARD:          0	MERGED:          0	TO_CACHE:        120
LLC PQ	ACCESS:      73870	FORWARD:          0	MERGED:          0	TO_CACHE:      73870

LLC Dense regions hint to LLC: 0

RAW hits: 0
Loads Generated: 358177
Loads sent to L1D: 358174
Stores Generated: 14215
Stores sent to L1D: 14215
Major fault: 0 Minor fault: 2704
Allocated PAGES: 2704

stream: 
stream:times selected: 311650
stream:pref_filled: 137178
stream:pref_useful: 128944
stream:pref_late: 934
stream:misses: 176
stream:misses_by_poll: 0

CS: 
CS:times selected: 235459
CS:pref_filled: 1037
CS:pref_useful: 1021
CS:pref_late: 55
CS:misses: 4583
CS:misses_by_poll: 10

CPLX: 
CPLX:times selected: 76031
CPLX:pref_filled: 8622
CPLX:pref_useful: 5614
CPLX:pref_late: 27
CPLX:misses: 1169
CPLX:misses_by_poll: 54

NL_L1: 
NL:times selected: 41
NL:pref_filled: 2
NL:pref_useful: 1
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 623181
total_filled: 74607
total_useful: 67699
total_late: 1072
total_polluted: 64
total_misses_after_warmup: 3012
conflicts: 0
Degree Incremented Times: 4292
Degree Decremented Times: 0

L1 IP Table Write Accesses: 168221
L1 IP Table Read Accesses: 168221
L1 RST Write Accesses: 115175
L1 RST Read Accesses: 230350
L1 CSPT Write Accesses: 115175
L1 CSPT Read Accesses: 244139
L1 RR Filter Tag Write Accesses: 100198
L1 RR Filter Tag Read Accesses: 25810460
L1 IP Table Tag Write Accesses: 168602
L1 IP Table Tag Read Accesses: 168602
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 1049635
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 938311
test: 36234
L2 IP Table Read Accesses: 68495
L2 IP Table Write Accesses: 66270
L2 IP Table Tag Read Accesses: 34248
L2 IP Table Tag Write Accesses: 34248

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      70056  ROW_BUFFER_MISS:       5399
 DBUS_CONGESTED:         10
 WQ ROW_BUFFER_HIT:          5  ROW_BUFFER_MISS:        108  FULL:          0

 AVG_CONGESTED_CYCLE: 3
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 1302167
0banks busy for write cycles: 63
1banks busy for read cycles: 345596
1banks busy for write cycles: 12852
2banks busy for read cycles: 319173
2banks busy for write cycles: 3588
3banks busy for read cycles: 227962
3banks busy for write cycles: 1290
4banks busy for read cycles: 106038
4banks busy for write cycles: 320
5banks busy for read cycles: 178715
5banks busy for write cycles: 320
6banks busy for read cycles: 60466
6banks busy for write cycles: 302
7banks busy for read cycles: 109202
7banks busy for write cycles: 6
8banks busy for read cycles: 25004
8banks busy for write cycles: 388

CPU 0 Branch Prediction Accuracy: 99.1133% MPKI: 3.15898 Average ROB Occupancy at Mispredict: 104.928
Branch types
NOT_BRANCH: 643685 64.3684%
BRANCH_DIRECT_JUMP: 3343 0.3343%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 349627 34.9627%
BRANCH_DIRECT_CALL: 1649 0.1649%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 1649 0.1649%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D     67699       548      6870     74607    200396    200396
@Sumon_Early_by_class_L1D     62860       518      4320         0
@Sumon_Late_by_class_L1D       456        47        20         0

@Sumon_Early_by_cycle_L1D     13852     44169      5651       789       608       902       296      1161       118       125        22         6
@Sumon_Late_by_cycle_L1D       515        33         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D     13061     42399      4613       322       301       614       268      1056        85       115        22         4
@Sumon_Early_CS_L1D       434        28         8         3         2         5        17        21         0         0         0         0
@Sumon_Early_CPLX_L1D       356      1742      1030       464       305       283        11        84        33        10         0         2
@Sumon_Late_stream_L1D       425        31         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D        46         1         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D        19         1         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C       220         3     73588     73867    154698    154700
@Sumon_Early_by_class_L2C       214         0         6         0
@Sumon_Late_by_class_L2C         3         0         0         0

@Sumon_Early_by_cycle_L2C        26        56         5         3         3         2         0         0         3        38        35        49
@Sumon_Late_by_cycle_L2C         3         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C        26        56         5         3         3         2         0         0         3        37        34        45
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         1         1         4
@Sumon_Late_stream_L2C         3         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 2704
