<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › pmc-sierra › msp71xx › msp_cic_int.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>msp_cic_int.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Defines for the MSP interrupt controller.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999 MIPS Technologies, Inc.  All rights reserved.</span>
<span class="cm"> * Author: Carsten Langgaard, carstenl@mips.com</span>
<span class="cm"> *</span>
<span class="cm"> * ########################################################################</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can distribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License (Version 2) as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<span class="cm"> *  for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * ########################################################################</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MSP_CIC_INT_H</span>
<span class="cp">#define _MSP_CIC_INT_H</span>

<span class="cm">/*</span>
<span class="cm"> * The PMC-Sierra CIC interrupts are all centrally managed by the</span>
<span class="cm"> * CIC sub-system.</span>
<span class="cm"> * We attempt to keep the interrupt numbers as consistent as possible</span>
<span class="cm"> * across all of the MSP devices, but some differences will creep in ...</span>
<span class="cm"> * The interrupts which are directly forwarded to the MIPS core interrupts</span>
<span class="cm"> * are assigned interrupts in the range 0-7, interrupts cascaded through</span>
<span class="cm"> * the CIC are assigned interrupts 8-39.  The cascade occurs on C_IRQ4</span>
<span class="cm"> * (MSP_INT_CIC).  Currently we don&#39;t really distinguish between VPE1</span>
<span class="cm"> * and VPE0 (or thread contexts for that matter).  Will have to fix.</span>
<span class="cm"> * The PER interrupts are assigned interrupts in the range 40-71.</span>
<span class="cm">*/</span>


<span class="cm">/*</span>
<span class="cm"> * IRQs directly forwarded to the CPU</span>
<span class="cm"> */</span>
<span class="cp">#define MSP_MIPS_INTBASE	0</span>
<span class="cp">#define MSP_INT_SW0		0	</span><span class="cm">/* IRQ for swint0,       C_SW0  */</span><span class="cp"></span>
<span class="cp">#define MSP_INT_SW1		1	</span><span class="cm">/* IRQ for swint1,       C_SW1  */</span><span class="cp"></span>
<span class="cp">#define MSP_INT_MAC0		2	</span><span class="cm">/* IRQ for MAC 0,        C_IRQ0 */</span><span class="cp"></span>
<span class="cp">#define MSP_INT_MAC1		3	</span><span class="cm">/* IRQ for MAC 1,        C_IRQ1 */</span><span class="cp"></span>
<span class="cp">#define MSP_INT_USB		4	</span><span class="cm">/* IRQ for USB,          C_IRQ2 */</span><span class="cp"></span>
<span class="cp">#define MSP_INT_SAR		5	</span><span class="cm">/* IRQ for ADSL2+ SAR,   C_IRQ3 */</span><span class="cp"></span>
<span class="cp">#define MSP_INT_CIC		6	</span><span class="cm">/* IRQ for CIC block,    C_IRQ4 */</span><span class="cp"></span>
<span class="cp">#define MSP_INT_SEC		7	</span><span class="cm">/* IRQ for Sec engine,   C_IRQ5 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * IRQs cascaded on CPU interrupt 4 (CAUSE bit 12, C_IRQ4)</span>
<span class="cm"> * These defines should be tied to the register definitions for the CIC</span>
<span class="cm"> * interrupt routine.  For now, just use hard-coded values.</span>
<span class="cm"> */</span>
<span class="cp">#define MSP_CIC_INTBASE		(MSP_MIPS_INTBASE + 8)</span>
<span class="cp">#define MSP_INT_EXT0		(MSP_CIC_INTBASE + 0)</span>
					<span class="cm">/* External interrupt 0         */</span>
<span class="cp">#define MSP_INT_EXT1		(MSP_CIC_INTBASE + 1)</span>
					<span class="cm">/* External interrupt 1         */</span>
<span class="cp">#define MSP_INT_EXT2		(MSP_CIC_INTBASE + 2)</span>
					<span class="cm">/* External interrupt 2         */</span>
<span class="cp">#define MSP_INT_EXT3		(MSP_CIC_INTBASE + 3)</span>
					<span class="cm">/* External interrupt 3         */</span>
<span class="cp">#define MSP_INT_CPUIF		(MSP_CIC_INTBASE + 4)</span>
					<span class="cm">/* CPU interface interrupt      */</span>
<span class="cp">#define MSP_INT_EXT4		(MSP_CIC_INTBASE + 5)</span>
					<span class="cm">/* External interrupt 4         */</span>
<span class="cp">#define MSP_INT_CIC_USB		(MSP_CIC_INTBASE + 6)</span>
					<span class="cm">/* Cascaded IRQ for USB         */</span>
<span class="cp">#define MSP_INT_MBOX		(MSP_CIC_INTBASE + 7)</span>
					<span class="cm">/* Sec engine mailbox IRQ       */</span>
<span class="cp">#define MSP_INT_EXT5		(MSP_CIC_INTBASE + 8)</span>
					<span class="cm">/* External interrupt 5         */</span>
<span class="cp">#define MSP_INT_TDM		(MSP_CIC_INTBASE + 9)</span>
					<span class="cm">/* TDM interrupt                */</span>
<span class="cp">#define MSP_INT_CIC_MAC0	(MSP_CIC_INTBASE + 10)</span>
					<span class="cm">/* Cascaded IRQ for MAC 0       */</span>
<span class="cp">#define MSP_INT_CIC_MAC1	(MSP_CIC_INTBASE + 11)</span>
					<span class="cm">/* Cascaded IRQ for MAC 1       */</span>
<span class="cp">#define MSP_INT_CIC_SEC		(MSP_CIC_INTBASE + 12)</span>
					<span class="cm">/* Cascaded IRQ for sec engine  */</span>
<span class="cp">#define	MSP_INT_PER		(MSP_CIC_INTBASE + 13)</span>
					<span class="cm">/* Peripheral interrupt         */</span>
<span class="cp">#define	MSP_INT_TIMER0		(MSP_CIC_INTBASE + 14)</span>
					<span class="cm">/* SLP timer 0                  */</span>
<span class="cp">#define	MSP_INT_TIMER1		(MSP_CIC_INTBASE + 15)</span>
					<span class="cm">/* SLP timer 1                  */</span>
<span class="cp">#define	MSP_INT_TIMER2		(MSP_CIC_INTBASE + 16)</span>
					<span class="cm">/* SLP timer 2                  */</span>
<span class="cp">#define	MSP_INT_VPE0_TIMER	(MSP_CIC_INTBASE + 17)</span>
					<span class="cm">/* VPE0 MIPS timer              */</span>
<span class="cp">#define MSP_INT_BLKCP		(MSP_CIC_INTBASE + 18)</span>
					<span class="cm">/* Block Copy                   */</span>
<span class="cp">#define MSP_INT_UART0		(MSP_CIC_INTBASE + 19)</span>
					<span class="cm">/* UART 0                       */</span>
<span class="cp">#define MSP_INT_PCI		(MSP_CIC_INTBASE + 20)</span>
					<span class="cm">/* PCI subsystem                */</span>
<span class="cp">#define MSP_INT_EXT6		(MSP_CIC_INTBASE + 21)</span>
					<span class="cm">/* External interrupt 5         */</span>
<span class="cp">#define MSP_INT_PCI_MSI		(MSP_CIC_INTBASE + 22)</span>
					<span class="cm">/* PCI Message Signal           */</span>
<span class="cp">#define MSP_INT_CIC_SAR		(MSP_CIC_INTBASE + 23)</span>
					<span class="cm">/* Cascaded ADSL2+ SAR IRQ      */</span>
<span class="cp">#define MSP_INT_DSL		(MSP_CIC_INTBASE + 24)</span>
					<span class="cm">/* ADSL2+ IRQ                   */</span>
<span class="cp">#define MSP_INT_CIC_ERR		(MSP_CIC_INTBASE + 25)</span>
					<span class="cm">/* SLP error condition          */</span>
<span class="cp">#define MSP_INT_VPE1_TIMER	(MSP_CIC_INTBASE + 26)</span>
					<span class="cm">/* VPE1 MIPS timer              */</span>
<span class="cp">#define MSP_INT_VPE0_PC		(MSP_CIC_INTBASE + 27)</span>
					<span class="cm">/* VPE0 Performance counter     */</span>
<span class="cp">#define MSP_INT_VPE1_PC		(MSP_CIC_INTBASE + 28)</span>
					<span class="cm">/* VPE1 Performance counter     */</span>
<span class="cp">#define MSP_INT_EXT7		(MSP_CIC_INTBASE + 29)</span>
					<span class="cm">/* External interrupt 5         */</span>
<span class="cp">#define MSP_INT_VPE0_SW		(MSP_CIC_INTBASE + 30)</span>
					<span class="cm">/* VPE0 Software interrupt      */</span>
<span class="cp">#define MSP_INT_VPE1_SW		(MSP_CIC_INTBASE + 31)</span>
					<span class="cm">/* VPE0 Software interrupt      */</span>

<span class="cm">/*</span>
<span class="cm"> * IRQs cascaded on CIC PER interrupt (MSP_INT_PER)</span>
<span class="cm"> */</span>
<span class="cp">#define MSP_PER_INTBASE		(MSP_CIC_INTBASE + 32)</span>
<span class="cm">/* Reserved					   0-1                  */</span>
<span class="cp">#define MSP_INT_UART1		(MSP_PER_INTBASE + 2)</span>
					<span class="cm">/* UART 1                       */</span>
<span class="cm">/* Reserved					   3-5                  */</span>
<span class="cp">#define MSP_INT_2WIRE		(MSP_PER_INTBASE + 6)</span>
					<span class="cm">/* 2-wire                       */</span>
<span class="cp">#define MSP_INT_TM0		(MSP_PER_INTBASE + 7)</span>
					<span class="cm">/* Peripheral timer block out 0 */</span>
<span class="cp">#define MSP_INT_TM1		(MSP_PER_INTBASE + 8)</span>
					<span class="cm">/* Peripheral timer block out 1 */</span>
<span class="cm">/* Reserved					   9                    */</span>
<span class="cp">#define MSP_INT_SPRX		(MSP_PER_INTBASE + 10)</span>
					<span class="cm">/* SPI RX complete              */</span>
<span class="cp">#define MSP_INT_SPTX		(MSP_PER_INTBASE + 11)</span>
					<span class="cm">/* SPI TX complete              */</span>
<span class="cp">#define MSP_INT_GPIO		(MSP_PER_INTBASE + 12)</span>
					<span class="cm">/* GPIO                         */</span>
<span class="cp">#define MSP_INT_PER_ERR		(MSP_PER_INTBASE + 13)</span>
					<span class="cm">/* Peripheral error             */</span>
<span class="cm">/* Reserved					   14-31                */</span>

<span class="cp">#endif </span><span class="cm">/* !_MSP_CIC_INT_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
