#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002db42dbf180 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002db42eb6990_0 .net "PC", 31 0, v000002db42df85d0_0;  1 drivers
v000002db42eb6c10_0 .var "clk", 0 0;
v000002db42eb6e90_0 .net "clkout", 0 0, L_000002db42dfd9b0;  1 drivers
v000002db42eb5bd0_0 .net "cycles_consumed", 31 0, v000002db42eb56d0_0;  1 drivers
v000002db42eb6f30_0 .var "rst", 0 0;
S_000002db42dbf4a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002db42dbf180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002db42dd4930 .param/l "RType" 0 4 2, C4<000000>;
P_000002db42dd4968 .param/l "add" 0 4 5, C4<100000>;
P_000002db42dd49a0 .param/l "addi" 0 4 8, C4<001000>;
P_000002db42dd49d8 .param/l "addu" 0 4 5, C4<100001>;
P_000002db42dd4a10 .param/l "and_" 0 4 5, C4<100100>;
P_000002db42dd4a48 .param/l "andi" 0 4 8, C4<001100>;
P_000002db42dd4a80 .param/l "beq" 0 4 10, C4<000100>;
P_000002db42dd4ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000002db42dd4af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002db42dd4b28 .param/l "j" 0 4 12, C4<000010>;
P_000002db42dd4b60 .param/l "jal" 0 4 12, C4<000011>;
P_000002db42dd4b98 .param/l "jr" 0 4 6, C4<001000>;
P_000002db42dd4bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000002db42dd4c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000002db42dd4c40 .param/l "or_" 0 4 5, C4<100101>;
P_000002db42dd4c78 .param/l "ori" 0 4 8, C4<001101>;
P_000002db42dd4cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002db42dd4ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000002db42dd4d20 .param/l "slt" 0 4 5, C4<101010>;
P_000002db42dd4d58 .param/l "slti" 0 4 8, C4<101010>;
P_000002db42dd4d90 .param/l "srl" 0 4 6, C4<000010>;
P_000002db42dd4dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000002db42dd4e00 .param/l "subu" 0 4 5, C4<100011>;
P_000002db42dd4e38 .param/l "sw" 0 4 8, C4<101011>;
P_000002db42dd4e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000002db42dd4ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000002db42dfdb00 .functor NOT 1, v000002db42eb6f30_0, C4<0>, C4<0>, C4<0>;
L_000002db42dfdbe0 .functor NOT 1, v000002db42eb6f30_0, C4<0>, C4<0>, C4<0>;
L_000002db42dfde80 .functor NOT 1, v000002db42eb6f30_0, C4<0>, C4<0>, C4<0>;
L_000002db42dfd7f0 .functor NOT 1, v000002db42eb6f30_0, C4<0>, C4<0>, C4<0>;
L_000002db42dfe2e0 .functor NOT 1, v000002db42eb6f30_0, C4<0>, C4<0>, C4<0>;
L_000002db42dfdf60 .functor NOT 1, v000002db42eb6f30_0, C4<0>, C4<0>, C4<0>;
L_000002db42dfd710 .functor NOT 1, v000002db42eb6f30_0, C4<0>, C4<0>, C4<0>;
L_000002db42dfe350 .functor NOT 1, v000002db42eb6f30_0, C4<0>, C4<0>, C4<0>;
L_000002db42dfd9b0 .functor OR 1, v000002db42eb6c10_0, v000002db42dc8d00_0, C4<0>, C4<0>;
L_000002db42dfd5c0 .functor OR 1, L_000002db42f016c0, L_000002db42f00d60, C4<0>, C4<0>;
L_000002db42dfdc50 .functor AND 1, L_000002db42f00860, L_000002db42f00540, C4<1>, C4<1>;
L_000002db42dfd940 .functor NOT 1, v000002db42eb6f30_0, C4<0>, C4<0>, C4<0>;
L_000002db42dfe3c0 .functor OR 1, L_000002db42f00c20, L_000002db42f00cc0, C4<0>, C4<0>;
L_000002db42dfe430 .functor OR 1, L_000002db42dfe3c0, L_000002db42f01800, C4<0>, C4<0>;
L_000002db42dfe4a0 .functor OR 1, L_000002db42f000e0, L_000002db42f15f30, C4<0>, C4<0>;
L_000002db42dfda20 .functor AND 1, L_000002db42efffa0, L_000002db42dfe4a0, C4<1>, C4<1>;
L_000002db42dfdda0 .functor OR 1, L_000002db42f169d0, L_000002db42f16a70, C4<0>, C4<0>;
L_000002db42dfd860 .functor AND 1, L_000002db42f17510, L_000002db42dfdda0, C4<1>, C4<1>;
L_000002db42dfdfd0 .functor NOT 1, L_000002db42dfd9b0, C4<0>, C4<0>, C4<0>;
v000002db42df8710_0 .net "ALUOp", 3 0, v000002db42dc8c60_0;  1 drivers
v000002db42df8f30_0 .net "ALUResult", 31 0, v000002db42df8a30_0;  1 drivers
v000002db42df8cb0_0 .net "ALUSrc", 0 0, v000002db42dc9200_0;  1 drivers
v000002db42eb2dd0_0 .net "ALUin2", 31 0, L_000002db42f167f0;  1 drivers
v000002db42eb2b50_0 .net "MemReadEn", 0 0, v000002db42dca060_0;  1 drivers
v000002db42eb2e70_0 .net "MemWriteEn", 0 0, v000002db42dc92a0_0;  1 drivers
v000002db42eb2a10_0 .net "MemtoReg", 0 0, v000002db42dc9480_0;  1 drivers
v000002db42eb2d30_0 .net "PC", 31 0, v000002db42df85d0_0;  alias, 1 drivers
v000002db42eb1f70_0 .net "PCPlus1", 31 0, L_000002db42f007c0;  1 drivers
v000002db42eb3410_0 .net "PCsrc", 0 0, v000002db42df8170_0;  1 drivers
v000002db42eb1e30_0 .net "RegDst", 0 0, v000002db42dc9520_0;  1 drivers
v000002db42eb23d0_0 .net "RegWriteEn", 0 0, v000002db42dc97a0_0;  1 drivers
v000002db42eb1d90_0 .net "WriteRegister", 4 0, L_000002db42f01300;  1 drivers
v000002db42eb20b0_0 .net *"_ivl_0", 0 0, L_000002db42dfdb00;  1 drivers
L_000002db42eb7ef0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002db42eb21f0_0 .net/2u *"_ivl_10", 4 0, L_000002db42eb7ef0;  1 drivers
L_000002db42eb82e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb34b0_0 .net *"_ivl_101", 15 0, L_000002db42eb82e0;  1 drivers
v000002db42eb30f0_0 .net *"_ivl_102", 31 0, L_000002db42f00e00;  1 drivers
L_000002db42eb8328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb28d0_0 .net *"_ivl_105", 25 0, L_000002db42eb8328;  1 drivers
L_000002db42eb8370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb19d0_0 .net/2u *"_ivl_106", 31 0, L_000002db42eb8370;  1 drivers
v000002db42eb1890_0 .net *"_ivl_108", 0 0, L_000002db42f00860;  1 drivers
L_000002db42eb83b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002db42eb3370_0 .net/2u *"_ivl_110", 5 0, L_000002db42eb83b8;  1 drivers
v000002db42eb2790_0 .net *"_ivl_112", 0 0, L_000002db42f00540;  1 drivers
v000002db42eb26f0_0 .net *"_ivl_115", 0 0, L_000002db42dfdc50;  1 drivers
v000002db42eb2970_0 .net *"_ivl_116", 47 0, L_000002db42f00f40;  1 drivers
L_000002db42eb8400 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb2830_0 .net *"_ivl_119", 15 0, L_000002db42eb8400;  1 drivers
L_000002db42eb7f38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002db42eb2010_0 .net/2u *"_ivl_12", 5 0, L_000002db42eb7f38;  1 drivers
v000002db42eb1b10_0 .net *"_ivl_120", 47 0, L_000002db42f01120;  1 drivers
L_000002db42eb8448 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb2150_0 .net *"_ivl_123", 15 0, L_000002db42eb8448;  1 drivers
v000002db42eb2470_0 .net *"_ivl_125", 0 0, L_000002db42f00220;  1 drivers
v000002db42eb1bb0_0 .net *"_ivl_126", 31 0, L_000002db42f00720;  1 drivers
v000002db42eb1c50_0 .net *"_ivl_128", 47 0, L_000002db42f01a80;  1 drivers
v000002db42eb3050_0 .net *"_ivl_130", 47 0, L_000002db42f00fe0;  1 drivers
v000002db42eb3550_0 .net *"_ivl_132", 47 0, L_000002db42f011c0;  1 drivers
v000002db42eb1930_0 .net *"_ivl_134", 47 0, L_000002db42f00400;  1 drivers
v000002db42eb2330_0 .net *"_ivl_14", 0 0, L_000002db42eb74d0;  1 drivers
v000002db42eb1a70_0 .net *"_ivl_140", 0 0, L_000002db42dfd940;  1 drivers
L_000002db42eb84d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb16b0_0 .net/2u *"_ivl_142", 31 0, L_000002db42eb84d8;  1 drivers
L_000002db42eb85b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002db42eb2ab0_0 .net/2u *"_ivl_146", 5 0, L_000002db42eb85b0;  1 drivers
v000002db42eb2c90_0 .net *"_ivl_148", 0 0, L_000002db42f00c20;  1 drivers
L_000002db42eb85f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002db42eb2290_0 .net/2u *"_ivl_150", 5 0, L_000002db42eb85f8;  1 drivers
v000002db42eb1cf0_0 .net *"_ivl_152", 0 0, L_000002db42f00cc0;  1 drivers
v000002db42eb2bf0_0 .net *"_ivl_155", 0 0, L_000002db42dfe3c0;  1 drivers
L_000002db42eb8640 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002db42eb2f10_0 .net/2u *"_ivl_156", 5 0, L_000002db42eb8640;  1 drivers
v000002db42eb2fb0_0 .net *"_ivl_158", 0 0, L_000002db42f01800;  1 drivers
L_000002db42eb7f80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002db42eb3190_0 .net/2u *"_ivl_16", 4 0, L_000002db42eb7f80;  1 drivers
v000002db42eb3230_0 .net *"_ivl_161", 0 0, L_000002db42dfe430;  1 drivers
L_000002db42eb8688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb32d0_0 .net/2u *"_ivl_162", 15 0, L_000002db42eb8688;  1 drivers
v000002db42eb2510_0 .net *"_ivl_164", 31 0, L_000002db42f01b20;  1 drivers
v000002db42eb1750_0 .net *"_ivl_167", 0 0, L_000002db42f01bc0;  1 drivers
v000002db42eb17f0_0 .net *"_ivl_168", 15 0, L_000002db42f01c60;  1 drivers
v000002db42eb1ed0_0 .net *"_ivl_170", 31 0, L_000002db42f01d00;  1 drivers
v000002db42eb25b0_0 .net *"_ivl_174", 31 0, L_000002db42efff00;  1 drivers
L_000002db42eb86d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb2650_0 .net *"_ivl_177", 25 0, L_000002db42eb86d0;  1 drivers
L_000002db42eb8718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb3bc0_0 .net/2u *"_ivl_178", 31 0, L_000002db42eb8718;  1 drivers
v000002db42eb3f80_0 .net *"_ivl_180", 0 0, L_000002db42efffa0;  1 drivers
L_000002db42eb8760 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb39e0_0 .net/2u *"_ivl_182", 5 0, L_000002db42eb8760;  1 drivers
v000002db42eb5100_0 .net *"_ivl_184", 0 0, L_000002db42f000e0;  1 drivers
L_000002db42eb87a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002db42eb4020_0 .net/2u *"_ivl_186", 5 0, L_000002db42eb87a8;  1 drivers
v000002db42eb3a80_0 .net *"_ivl_188", 0 0, L_000002db42f15f30;  1 drivers
v000002db42eb4ca0_0 .net *"_ivl_19", 4 0, L_000002db42eb5e50;  1 drivers
v000002db42eb4340_0 .net *"_ivl_191", 0 0, L_000002db42dfe4a0;  1 drivers
v000002db42eb5240_0 .net *"_ivl_193", 0 0, L_000002db42dfda20;  1 drivers
L_000002db42eb87f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002db42eb4c00_0 .net/2u *"_ivl_194", 5 0, L_000002db42eb87f0;  1 drivers
v000002db42eb4200_0 .net *"_ivl_196", 0 0, L_000002db42f173d0;  1 drivers
L_000002db42eb8838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002db42eb3da0_0 .net/2u *"_ivl_198", 31 0, L_000002db42eb8838;  1 drivers
L_000002db42eb7ea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb4a20_0 .net/2u *"_ivl_2", 5 0, L_000002db42eb7ea8;  1 drivers
v000002db42eb42a0_0 .net *"_ivl_20", 4 0, L_000002db42eb5ef0;  1 drivers
v000002db42eb3800_0 .net *"_ivl_200", 31 0, L_000002db42f16110;  1 drivers
v000002db42eb3e40_0 .net *"_ivl_204", 31 0, L_000002db42f17470;  1 drivers
L_000002db42eb8880 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb4480_0 .net *"_ivl_207", 25 0, L_000002db42eb8880;  1 drivers
L_000002db42eb88c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb3760_0 .net/2u *"_ivl_208", 31 0, L_000002db42eb88c8;  1 drivers
v000002db42eb4160_0 .net *"_ivl_210", 0 0, L_000002db42f17510;  1 drivers
L_000002db42eb8910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb4520_0 .net/2u *"_ivl_212", 5 0, L_000002db42eb8910;  1 drivers
v000002db42eb45c0_0 .net *"_ivl_214", 0 0, L_000002db42f169d0;  1 drivers
L_000002db42eb8958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002db42eb4660_0 .net/2u *"_ivl_216", 5 0, L_000002db42eb8958;  1 drivers
v000002db42eb4700_0 .net *"_ivl_218", 0 0, L_000002db42f16a70;  1 drivers
v000002db42eb3b20_0 .net *"_ivl_221", 0 0, L_000002db42dfdda0;  1 drivers
v000002db42eb43e0_0 .net *"_ivl_223", 0 0, L_000002db42dfd860;  1 drivers
L_000002db42eb89a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002db42eb4fc0_0 .net/2u *"_ivl_224", 5 0, L_000002db42eb89a0;  1 drivers
v000002db42eb52e0_0 .net *"_ivl_226", 0 0, L_000002db42f170b0;  1 drivers
v000002db42eb40c0_0 .net *"_ivl_228", 31 0, L_000002db42f16750;  1 drivers
v000002db42eb3940_0 .net *"_ivl_24", 0 0, L_000002db42dfde80;  1 drivers
L_000002db42eb7fc8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002db42eb47a0_0 .net/2u *"_ivl_26", 4 0, L_000002db42eb7fc8;  1 drivers
v000002db42eb4840_0 .net *"_ivl_29", 4 0, L_000002db42eb6cb0;  1 drivers
v000002db42eb5420_0 .net *"_ivl_32", 0 0, L_000002db42dfd7f0;  1 drivers
L_000002db42eb8010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002db42eb48e0_0 .net/2u *"_ivl_34", 4 0, L_000002db42eb8010;  1 drivers
v000002db42eb38a0_0 .net *"_ivl_37", 4 0, L_000002db42eb6df0;  1 drivers
v000002db42eb4980_0 .net *"_ivl_40", 0 0, L_000002db42dfe2e0;  1 drivers
L_000002db42eb8058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb4e80_0 .net/2u *"_ivl_42", 15 0, L_000002db42eb8058;  1 drivers
v000002db42eb4ac0_0 .net *"_ivl_45", 15 0, L_000002db42f01080;  1 drivers
v000002db42eb3c60_0 .net *"_ivl_48", 0 0, L_000002db42dfdf60;  1 drivers
v000002db42eb3d00_0 .net *"_ivl_5", 5 0, L_000002db42eb7390;  1 drivers
L_000002db42eb80a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb4b60_0 .net/2u *"_ivl_50", 36 0, L_000002db42eb80a0;  1 drivers
L_000002db42eb80e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb51a0_0 .net/2u *"_ivl_52", 31 0, L_000002db42eb80e8;  1 drivers
v000002db42eb4d40_0 .net *"_ivl_55", 4 0, L_000002db42f014e0;  1 drivers
v000002db42eb3ee0_0 .net *"_ivl_56", 36 0, L_000002db42f00680;  1 drivers
v000002db42eb4de0_0 .net *"_ivl_58", 36 0, L_000002db42f01580;  1 drivers
v000002db42eb4f20_0 .net *"_ivl_62", 0 0, L_000002db42dfd710;  1 drivers
L_000002db42eb8130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb5060_0 .net/2u *"_ivl_64", 5 0, L_000002db42eb8130;  1 drivers
v000002db42eb5380_0 .net *"_ivl_67", 5 0, L_000002db42f01440;  1 drivers
v000002db42eb54c0_0 .net *"_ivl_70", 0 0, L_000002db42dfe350;  1 drivers
L_000002db42eb8178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb5560_0 .net/2u *"_ivl_72", 57 0, L_000002db42eb8178;  1 drivers
L_000002db42eb81c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42eb36c0_0 .net/2u *"_ivl_74", 31 0, L_000002db42eb81c0;  1 drivers
v000002db42eb6d50_0 .net *"_ivl_77", 25 0, L_000002db42f005e0;  1 drivers
v000002db42eb5db0_0 .net *"_ivl_78", 57 0, L_000002db42f01940;  1 drivers
v000002db42eb7070_0 .net *"_ivl_8", 0 0, L_000002db42dfdbe0;  1 drivers
v000002db42eb62b0_0 .net *"_ivl_80", 57 0, L_000002db42f00a40;  1 drivers
L_000002db42eb8208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002db42eb6a30_0 .net/2u *"_ivl_84", 31 0, L_000002db42eb8208;  1 drivers
L_000002db42eb8250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002db42eb6350_0 .net/2u *"_ivl_88", 5 0, L_000002db42eb8250;  1 drivers
v000002db42eb5810_0 .net *"_ivl_90", 0 0, L_000002db42f016c0;  1 drivers
L_000002db42eb8298 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002db42eb6fd0_0 .net/2u *"_ivl_92", 5 0, L_000002db42eb8298;  1 drivers
v000002db42eb7110_0 .net *"_ivl_94", 0 0, L_000002db42f00d60;  1 drivers
v000002db42eb71b0_0 .net *"_ivl_97", 0 0, L_000002db42dfd5c0;  1 drivers
v000002db42eb5770_0 .net *"_ivl_98", 47 0, L_000002db42f00b80;  1 drivers
v000002db42eb6170_0 .net "adderResult", 31 0, L_000002db42f00900;  1 drivers
v000002db42eb6b70_0 .net "address", 31 0, L_000002db42f00040;  1 drivers
v000002db42eb65d0_0 .net "clk", 0 0, L_000002db42dfd9b0;  alias, 1 drivers
v000002db42eb56d0_0 .var "cycles_consumed", 31 0;
v000002db42eb6710_0 .net "extImm", 31 0, L_000002db42f01da0;  1 drivers
v000002db42eb6530_0 .net "funct", 5 0, L_000002db42f00ea0;  1 drivers
v000002db42eb63f0_0 .net "hlt", 0 0, v000002db42dc8d00_0;  1 drivers
v000002db42eb7430_0 .net "imm", 15 0, L_000002db42f01620;  1 drivers
v000002db42eb6ad0_0 .net "immediate", 31 0, L_000002db42f17650;  1 drivers
v000002db42eb5c70_0 .net "input_clk", 0 0, v000002db42eb6c10_0;  1 drivers
v000002db42eb6210_0 .net "instruction", 31 0, L_000002db42f01260;  1 drivers
v000002db42eb6490_0 .net "memoryReadData", 31 0, v000002db42df8350_0;  1 drivers
v000002db42eb58b0_0 .net "nextPC", 31 0, L_000002db42f00ae0;  1 drivers
v000002db42eb6670_0 .net "opcode", 5 0, L_000002db42eb5d10;  1 drivers
v000002db42eb5a90_0 .net "rd", 4 0, L_000002db42eb5f90;  1 drivers
v000002db42eb6850_0 .net "readData1", 31 0, L_000002db42dfdd30;  1 drivers
v000002db42eb7250_0 .net "readData1_w", 31 0, L_000002db42f17010;  1 drivers
v000002db42eb67b0_0 .net "readData2", 31 0, L_000002db42dfd780;  1 drivers
v000002db42eb5950_0 .net "rs", 4 0, L_000002db42eb6030;  1 drivers
v000002db42eb68f0_0 .net "rst", 0 0, v000002db42eb6f30_0;  1 drivers
v000002db42eb60d0_0 .net "rt", 4 0, L_000002db42f00180;  1 drivers
v000002db42eb72f0_0 .net "shamt", 31 0, L_000002db42f002c0;  1 drivers
v000002db42eb7570_0 .net "wire_instruction", 31 0, L_000002db42dfdcc0;  1 drivers
v000002db42eb59f0_0 .net "writeData", 31 0, L_000002db42f176f0;  1 drivers
v000002db42eb5b30_0 .net "zero", 0 0, L_000002db42f16430;  1 drivers
L_000002db42eb7390 .part L_000002db42f01260, 26, 6;
L_000002db42eb5d10 .functor MUXZ 6, L_000002db42eb7390, L_000002db42eb7ea8, L_000002db42dfdb00, C4<>;
L_000002db42eb74d0 .cmp/eq 6, L_000002db42eb5d10, L_000002db42eb7f38;
L_000002db42eb5e50 .part L_000002db42f01260, 11, 5;
L_000002db42eb5ef0 .functor MUXZ 5, L_000002db42eb5e50, L_000002db42eb7f80, L_000002db42eb74d0, C4<>;
L_000002db42eb5f90 .functor MUXZ 5, L_000002db42eb5ef0, L_000002db42eb7ef0, L_000002db42dfdbe0, C4<>;
L_000002db42eb6cb0 .part L_000002db42f01260, 21, 5;
L_000002db42eb6030 .functor MUXZ 5, L_000002db42eb6cb0, L_000002db42eb7fc8, L_000002db42dfde80, C4<>;
L_000002db42eb6df0 .part L_000002db42f01260, 16, 5;
L_000002db42f00180 .functor MUXZ 5, L_000002db42eb6df0, L_000002db42eb8010, L_000002db42dfd7f0, C4<>;
L_000002db42f01080 .part L_000002db42f01260, 0, 16;
L_000002db42f01620 .functor MUXZ 16, L_000002db42f01080, L_000002db42eb8058, L_000002db42dfe2e0, C4<>;
L_000002db42f014e0 .part L_000002db42f01260, 6, 5;
L_000002db42f00680 .concat [ 5 32 0 0], L_000002db42f014e0, L_000002db42eb80e8;
L_000002db42f01580 .functor MUXZ 37, L_000002db42f00680, L_000002db42eb80a0, L_000002db42dfdf60, C4<>;
L_000002db42f002c0 .part L_000002db42f01580, 0, 32;
L_000002db42f01440 .part L_000002db42f01260, 0, 6;
L_000002db42f00ea0 .functor MUXZ 6, L_000002db42f01440, L_000002db42eb8130, L_000002db42dfd710, C4<>;
L_000002db42f005e0 .part L_000002db42f01260, 0, 26;
L_000002db42f01940 .concat [ 26 32 0 0], L_000002db42f005e0, L_000002db42eb81c0;
L_000002db42f00a40 .functor MUXZ 58, L_000002db42f01940, L_000002db42eb8178, L_000002db42dfe350, C4<>;
L_000002db42f00040 .part L_000002db42f00a40, 0, 32;
L_000002db42f007c0 .arith/sum 32, v000002db42df85d0_0, L_000002db42eb8208;
L_000002db42f016c0 .cmp/eq 6, L_000002db42eb5d10, L_000002db42eb8250;
L_000002db42f00d60 .cmp/eq 6, L_000002db42eb5d10, L_000002db42eb8298;
L_000002db42f00b80 .concat [ 32 16 0 0], L_000002db42f00040, L_000002db42eb82e0;
L_000002db42f00e00 .concat [ 6 26 0 0], L_000002db42eb5d10, L_000002db42eb8328;
L_000002db42f00860 .cmp/eq 32, L_000002db42f00e00, L_000002db42eb8370;
L_000002db42f00540 .cmp/eq 6, L_000002db42f00ea0, L_000002db42eb83b8;
L_000002db42f00f40 .concat [ 32 16 0 0], L_000002db42dfdd30, L_000002db42eb8400;
L_000002db42f01120 .concat [ 32 16 0 0], v000002db42df85d0_0, L_000002db42eb8448;
L_000002db42f00220 .part L_000002db42f01620, 15, 1;
LS_000002db42f00720_0_0 .concat [ 1 1 1 1], L_000002db42f00220, L_000002db42f00220, L_000002db42f00220, L_000002db42f00220;
LS_000002db42f00720_0_4 .concat [ 1 1 1 1], L_000002db42f00220, L_000002db42f00220, L_000002db42f00220, L_000002db42f00220;
LS_000002db42f00720_0_8 .concat [ 1 1 1 1], L_000002db42f00220, L_000002db42f00220, L_000002db42f00220, L_000002db42f00220;
LS_000002db42f00720_0_12 .concat [ 1 1 1 1], L_000002db42f00220, L_000002db42f00220, L_000002db42f00220, L_000002db42f00220;
LS_000002db42f00720_0_16 .concat [ 1 1 1 1], L_000002db42f00220, L_000002db42f00220, L_000002db42f00220, L_000002db42f00220;
LS_000002db42f00720_0_20 .concat [ 1 1 1 1], L_000002db42f00220, L_000002db42f00220, L_000002db42f00220, L_000002db42f00220;
LS_000002db42f00720_0_24 .concat [ 1 1 1 1], L_000002db42f00220, L_000002db42f00220, L_000002db42f00220, L_000002db42f00220;
LS_000002db42f00720_0_28 .concat [ 1 1 1 1], L_000002db42f00220, L_000002db42f00220, L_000002db42f00220, L_000002db42f00220;
LS_000002db42f00720_1_0 .concat [ 4 4 4 4], LS_000002db42f00720_0_0, LS_000002db42f00720_0_4, LS_000002db42f00720_0_8, LS_000002db42f00720_0_12;
LS_000002db42f00720_1_4 .concat [ 4 4 4 4], LS_000002db42f00720_0_16, LS_000002db42f00720_0_20, LS_000002db42f00720_0_24, LS_000002db42f00720_0_28;
L_000002db42f00720 .concat [ 16 16 0 0], LS_000002db42f00720_1_0, LS_000002db42f00720_1_4;
L_000002db42f01a80 .concat [ 16 32 0 0], L_000002db42f01620, L_000002db42f00720;
L_000002db42f00fe0 .arith/sum 48, L_000002db42f01120, L_000002db42f01a80;
L_000002db42f011c0 .functor MUXZ 48, L_000002db42f00fe0, L_000002db42f00f40, L_000002db42dfdc50, C4<>;
L_000002db42f00400 .functor MUXZ 48, L_000002db42f011c0, L_000002db42f00b80, L_000002db42dfd5c0, C4<>;
L_000002db42f00900 .part L_000002db42f00400, 0, 32;
L_000002db42f00ae0 .functor MUXZ 32, L_000002db42f007c0, L_000002db42f00900, v000002db42df8170_0, C4<>;
L_000002db42f01260 .functor MUXZ 32, L_000002db42dfdcc0, L_000002db42eb84d8, L_000002db42dfd940, C4<>;
L_000002db42f00c20 .cmp/eq 6, L_000002db42eb5d10, L_000002db42eb85b0;
L_000002db42f00cc0 .cmp/eq 6, L_000002db42eb5d10, L_000002db42eb85f8;
L_000002db42f01800 .cmp/eq 6, L_000002db42eb5d10, L_000002db42eb8640;
L_000002db42f01b20 .concat [ 16 16 0 0], L_000002db42f01620, L_000002db42eb8688;
L_000002db42f01bc0 .part L_000002db42f01620, 15, 1;
LS_000002db42f01c60_0_0 .concat [ 1 1 1 1], L_000002db42f01bc0, L_000002db42f01bc0, L_000002db42f01bc0, L_000002db42f01bc0;
LS_000002db42f01c60_0_4 .concat [ 1 1 1 1], L_000002db42f01bc0, L_000002db42f01bc0, L_000002db42f01bc0, L_000002db42f01bc0;
LS_000002db42f01c60_0_8 .concat [ 1 1 1 1], L_000002db42f01bc0, L_000002db42f01bc0, L_000002db42f01bc0, L_000002db42f01bc0;
LS_000002db42f01c60_0_12 .concat [ 1 1 1 1], L_000002db42f01bc0, L_000002db42f01bc0, L_000002db42f01bc0, L_000002db42f01bc0;
L_000002db42f01c60 .concat [ 4 4 4 4], LS_000002db42f01c60_0_0, LS_000002db42f01c60_0_4, LS_000002db42f01c60_0_8, LS_000002db42f01c60_0_12;
L_000002db42f01d00 .concat [ 16 16 0 0], L_000002db42f01620, L_000002db42f01c60;
L_000002db42f01da0 .functor MUXZ 32, L_000002db42f01d00, L_000002db42f01b20, L_000002db42dfe430, C4<>;
L_000002db42efff00 .concat [ 6 26 0 0], L_000002db42eb5d10, L_000002db42eb86d0;
L_000002db42efffa0 .cmp/eq 32, L_000002db42efff00, L_000002db42eb8718;
L_000002db42f000e0 .cmp/eq 6, L_000002db42f00ea0, L_000002db42eb8760;
L_000002db42f15f30 .cmp/eq 6, L_000002db42f00ea0, L_000002db42eb87a8;
L_000002db42f173d0 .cmp/eq 6, L_000002db42eb5d10, L_000002db42eb87f0;
L_000002db42f16110 .functor MUXZ 32, L_000002db42f01da0, L_000002db42eb8838, L_000002db42f173d0, C4<>;
L_000002db42f17650 .functor MUXZ 32, L_000002db42f16110, L_000002db42f002c0, L_000002db42dfda20, C4<>;
L_000002db42f17470 .concat [ 6 26 0 0], L_000002db42eb5d10, L_000002db42eb8880;
L_000002db42f17510 .cmp/eq 32, L_000002db42f17470, L_000002db42eb88c8;
L_000002db42f169d0 .cmp/eq 6, L_000002db42f00ea0, L_000002db42eb8910;
L_000002db42f16a70 .cmp/eq 6, L_000002db42f00ea0, L_000002db42eb8958;
L_000002db42f170b0 .cmp/eq 6, L_000002db42eb5d10, L_000002db42eb89a0;
L_000002db42f16750 .functor MUXZ 32, L_000002db42dfdd30, v000002db42df85d0_0, L_000002db42f170b0, C4<>;
L_000002db42f17010 .functor MUXZ 32, L_000002db42f16750, L_000002db42dfd780, L_000002db42dfd860, C4<>;
S_000002db42dbf630 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002db42db69f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002db42dfdb70 .functor NOT 1, v000002db42dc9200_0, C4<0>, C4<0>, C4<0>;
v000002db42dc88a0_0 .net *"_ivl_0", 0 0, L_000002db42dfdb70;  1 drivers
v000002db42dc93e0_0 .net "in1", 31 0, L_000002db42dfd780;  alias, 1 drivers
v000002db42dc9340_0 .net "in2", 31 0, L_000002db42f17650;  alias, 1 drivers
v000002db42dc90c0_0 .net "out", 31 0, L_000002db42f167f0;  alias, 1 drivers
v000002db42dc9700_0 .net "s", 0 0, v000002db42dc9200_0;  alias, 1 drivers
L_000002db42f167f0 .functor MUXZ 32, L_000002db42f17650, L_000002db42dfd780, L_000002db42dfdb70, C4<>;
S_000002db42dd3e80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002db42df6f80 .param/l "RType" 0 4 2, C4<000000>;
P_000002db42df6fb8 .param/l "add" 0 4 5, C4<100000>;
P_000002db42df6ff0 .param/l "addi" 0 4 8, C4<001000>;
P_000002db42df7028 .param/l "addu" 0 4 5, C4<100001>;
P_000002db42df7060 .param/l "and_" 0 4 5, C4<100100>;
P_000002db42df7098 .param/l "andi" 0 4 8, C4<001100>;
P_000002db42df70d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002db42df7108 .param/l "bne" 0 4 10, C4<000101>;
P_000002db42df7140 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002db42df7178 .param/l "j" 0 4 12, C4<000010>;
P_000002db42df71b0 .param/l "jal" 0 4 12, C4<000011>;
P_000002db42df71e8 .param/l "jr" 0 4 6, C4<001000>;
P_000002db42df7220 .param/l "lw" 0 4 8, C4<100011>;
P_000002db42df7258 .param/l "nor_" 0 4 5, C4<100111>;
P_000002db42df7290 .param/l "or_" 0 4 5, C4<100101>;
P_000002db42df72c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002db42df7300 .param/l "sgt" 0 4 6, C4<101011>;
P_000002db42df7338 .param/l "sll" 0 4 6, C4<000000>;
P_000002db42df7370 .param/l "slt" 0 4 5, C4<101010>;
P_000002db42df73a8 .param/l "slti" 0 4 8, C4<101010>;
P_000002db42df73e0 .param/l "srl" 0 4 6, C4<000010>;
P_000002db42df7418 .param/l "sub" 0 4 5, C4<100010>;
P_000002db42df7450 .param/l "subu" 0 4 5, C4<100011>;
P_000002db42df7488 .param/l "sw" 0 4 8, C4<101011>;
P_000002db42df74c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002db42df74f8 .param/l "xori" 0 4 8, C4<001110>;
v000002db42dc8c60_0 .var "ALUOp", 3 0;
v000002db42dc9200_0 .var "ALUSrc", 0 0;
v000002db42dca060_0 .var "MemReadEn", 0 0;
v000002db42dc92a0_0 .var "MemWriteEn", 0 0;
v000002db42dc9480_0 .var "MemtoReg", 0 0;
v000002db42dc9520_0 .var "RegDst", 0 0;
v000002db42dc97a0_0 .var "RegWriteEn", 0 0;
v000002db42dc8940_0 .net "funct", 5 0, L_000002db42f00ea0;  alias, 1 drivers
v000002db42dc8d00_0 .var "hlt", 0 0;
v000002db42dc9980_0 .net "opcode", 5 0, L_000002db42eb5d10;  alias, 1 drivers
v000002db42dca380_0 .net "rst", 0 0, v000002db42eb6f30_0;  alias, 1 drivers
E_000002db42db6570 .event anyedge, v000002db42dca380_0, v000002db42dc9980_0, v000002db42dc8940_0;
S_000002db42d665b0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002db42db65f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002db42dfdcc0 .functor BUFZ 32, L_000002db42f004a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002db42dc9c00_0 .net "Data_Out", 31 0, L_000002db42dfdcc0;  alias, 1 drivers
v000002db42dc9a20 .array "InstMem", 0 1023, 31 0;
v000002db42dca2e0_0 .net *"_ivl_0", 31 0, L_000002db42f004a0;  1 drivers
v000002db42dc9ac0_0 .net *"_ivl_3", 9 0, L_000002db42f01760;  1 drivers
v000002db42dc8b20_0 .net *"_ivl_4", 11 0, L_000002db42f009a0;  1 drivers
L_000002db42eb8490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002db42dca420_0 .net *"_ivl_7", 1 0, L_000002db42eb8490;  1 drivers
v000002db42dc9e80_0 .net "addr", 31 0, v000002db42df85d0_0;  alias, 1 drivers
v000002db42dc9f20_0 .var/i "i", 31 0;
L_000002db42f004a0 .array/port v000002db42dc9a20, L_000002db42f009a0;
L_000002db42f01760 .part v000002db42df85d0_0, 0, 10;
L_000002db42f009a0 .concat [ 10 2 0 0], L_000002db42f01760, L_000002db42eb8490;
S_000002db42d66740 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002db42dfdd30 .functor BUFZ 32, L_000002db42f013a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002db42dfd780 .functor BUFZ 32, L_000002db42f019e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002db42dca560_0 .net *"_ivl_0", 31 0, L_000002db42f013a0;  1 drivers
v000002db42dc86c0_0 .net *"_ivl_10", 6 0, L_000002db42f018a0;  1 drivers
L_000002db42eb8568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002db42da57f0_0 .net *"_ivl_13", 1 0, L_000002db42eb8568;  1 drivers
v000002db42da6150_0 .net *"_ivl_2", 6 0, L_000002db42f00360;  1 drivers
L_000002db42eb8520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002db42df8990_0 .net *"_ivl_5", 1 0, L_000002db42eb8520;  1 drivers
v000002db42df9390_0 .net *"_ivl_8", 31 0, L_000002db42f019e0;  1 drivers
v000002db42df9110_0 .net "clk", 0 0, L_000002db42dfd9b0;  alias, 1 drivers
v000002db42df80d0_0 .var/i "i", 31 0;
v000002db42df92f0_0 .net "readData1", 31 0, L_000002db42dfdd30;  alias, 1 drivers
v000002db42df78b0_0 .net "readData2", 31 0, L_000002db42dfd780;  alias, 1 drivers
v000002db42df91b0_0 .net "readRegister1", 4 0, L_000002db42eb6030;  alias, 1 drivers
v000002db42df7ef0_0 .net "readRegister2", 4 0, L_000002db42f00180;  alias, 1 drivers
v000002db42df8b70 .array "registers", 31 0, 31 0;
v000002db42df9250_0 .net "rst", 0 0, v000002db42eb6f30_0;  alias, 1 drivers
v000002db42df8fd0_0 .net "we", 0 0, v000002db42dc97a0_0;  alias, 1 drivers
v000002db42df7590_0 .net "writeData", 31 0, L_000002db42f176f0;  alias, 1 drivers
v000002db42df8df0_0 .net "writeRegister", 4 0, L_000002db42f01300;  alias, 1 drivers
E_000002db42db65b0/0 .event negedge, v000002db42dca380_0;
E_000002db42db65b0/1 .event posedge, v000002db42df9110_0;
E_000002db42db65b0 .event/or E_000002db42db65b0/0, E_000002db42db65b0/1;
L_000002db42f013a0 .array/port v000002db42df8b70, L_000002db42f00360;
L_000002db42f00360 .concat [ 5 2 0 0], L_000002db42eb6030, L_000002db42eb8520;
L_000002db42f019e0 .array/port v000002db42df8b70, L_000002db42f018a0;
L_000002db42f018a0 .concat [ 5 2 0 0], L_000002db42f00180, L_000002db42eb8568;
S_000002db42d129c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002db42d66740;
 .timescale 0 0;
v000002db42dca4c0_0 .var/i "i", 31 0;
S_000002db42d12b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002db42db7270 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002db42dfdef0 .functor NOT 1, v000002db42dc9520_0, C4<0>, C4<0>, C4<0>;
v000002db42df7d10_0 .net *"_ivl_0", 0 0, L_000002db42dfdef0;  1 drivers
v000002db42df83f0_0 .net "in1", 4 0, L_000002db42f00180;  alias, 1 drivers
v000002db42df8530_0 .net "in2", 4 0, L_000002db42eb5f90;  alias, 1 drivers
v000002db42df8490_0 .net "out", 4 0, L_000002db42f01300;  alias, 1 drivers
v000002db42df7950_0 .net "s", 0 0, v000002db42dc9520_0;  alias, 1 drivers
L_000002db42f01300 .functor MUXZ 5, L_000002db42eb5f90, L_000002db42f00180, L_000002db42dfdef0, C4<>;
S_000002db42d65c70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002db42db6f30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002db42dfd8d0 .functor NOT 1, v000002db42dc9480_0, C4<0>, C4<0>, C4<0>;
v000002db42df7f90_0 .net *"_ivl_0", 0 0, L_000002db42dfd8d0;  1 drivers
v000002db42df7c70_0 .net "in1", 31 0, v000002db42df8a30_0;  alias, 1 drivers
v000002db42df8210_0 .net "in2", 31 0, v000002db42df8350_0;  alias, 1 drivers
v000002db42df8e90_0 .net "out", 31 0, L_000002db42f176f0;  alias, 1 drivers
v000002db42df9070_0 .net "s", 0 0, v000002db42dc9480_0;  alias, 1 drivers
L_000002db42f176f0 .functor MUXZ 32, v000002db42df8350_0, v000002db42df8a30_0, L_000002db42dfd8d0, C4<>;
S_000002db42d65e00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002db42d4f020 .param/l "ADD" 0 9 12, C4<0000>;
P_000002db42d4f058 .param/l "AND" 0 9 12, C4<0010>;
P_000002db42d4f090 .param/l "NOR" 0 9 12, C4<0101>;
P_000002db42d4f0c8 .param/l "OR" 0 9 12, C4<0011>;
P_000002db42d4f100 .param/l "SGT" 0 9 12, C4<0111>;
P_000002db42d4f138 .param/l "SLL" 0 9 12, C4<1000>;
P_000002db42d4f170 .param/l "SLT" 0 9 12, C4<0110>;
P_000002db42d4f1a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002db42d4f1e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002db42d4f218 .param/l "XOR" 0 9 12, C4<0100>;
P_000002db42d4f250 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002db42d4f288 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002db42eb89e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002db42df8c10_0 .net/2u *"_ivl_0", 31 0, L_000002db42eb89e8;  1 drivers
v000002db42df9430_0 .net "opSel", 3 0, v000002db42dc8c60_0;  alias, 1 drivers
v000002db42df82b0_0 .net "operand1", 31 0, L_000002db42f17010;  alias, 1 drivers
v000002db42df7db0_0 .net "operand2", 31 0, L_000002db42f167f0;  alias, 1 drivers
v000002db42df8a30_0 .var "result", 31 0;
v000002db42df7630_0 .net "zero", 0 0, L_000002db42f16430;  alias, 1 drivers
E_000002db42db6ab0 .event anyedge, v000002db42dc8c60_0, v000002db42df82b0_0, v000002db42dc90c0_0;
L_000002db42f16430 .cmp/eq 32, v000002db42df8a30_0, L_000002db42eb89e8;
S_000002db42d4f2d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002db42eb10a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002db42eb10d8 .param/l "add" 0 4 5, C4<100000>;
P_000002db42eb1110 .param/l "addi" 0 4 8, C4<001000>;
P_000002db42eb1148 .param/l "addu" 0 4 5, C4<100001>;
P_000002db42eb1180 .param/l "and_" 0 4 5, C4<100100>;
P_000002db42eb11b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002db42eb11f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002db42eb1228 .param/l "bne" 0 4 10, C4<000101>;
P_000002db42eb1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002db42eb1298 .param/l "j" 0 4 12, C4<000010>;
P_000002db42eb12d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002db42eb1308 .param/l "jr" 0 4 6, C4<001000>;
P_000002db42eb1340 .param/l "lw" 0 4 8, C4<100011>;
P_000002db42eb1378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002db42eb13b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002db42eb13e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002db42eb1420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002db42eb1458 .param/l "sll" 0 4 6, C4<000000>;
P_000002db42eb1490 .param/l "slt" 0 4 5, C4<101010>;
P_000002db42eb14c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002db42eb1500 .param/l "srl" 0 4 6, C4<000010>;
P_000002db42eb1538 .param/l "sub" 0 4 5, C4<100010>;
P_000002db42eb1570 .param/l "subu" 0 4 5, C4<100011>;
P_000002db42eb15a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002db42eb15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002db42eb1618 .param/l "xori" 0 4 8, C4<001110>;
v000002db42df8170_0 .var "PCsrc", 0 0;
v000002db42df8ad0_0 .net "funct", 5 0, L_000002db42f00ea0;  alias, 1 drivers
v000002db42df8d50_0 .net "opcode", 5 0, L_000002db42eb5d10;  alias, 1 drivers
v000002db42df76d0_0 .net "operand1", 31 0, L_000002db42dfdd30;  alias, 1 drivers
v000002db42df7810_0 .net "operand2", 31 0, L_000002db42f167f0;  alias, 1 drivers
v000002db42df8850_0 .net "rst", 0 0, v000002db42eb6f30_0;  alias, 1 drivers
E_000002db42db68b0/0 .event anyedge, v000002db42dca380_0, v000002db42dc9980_0, v000002db42df92f0_0, v000002db42dc90c0_0;
E_000002db42db68b0/1 .event anyedge, v000002db42dc8940_0;
E_000002db42db68b0 .event/or E_000002db42db68b0/0, E_000002db42db68b0/1;
S_000002db42d95aa0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002db42df7e50 .array "DataMem", 0 1023, 31 0;
v000002db42df87b0_0 .net "address", 31 0, v000002db42df8a30_0;  alias, 1 drivers
v000002db42df88f0_0 .net "clock", 0 0, L_000002db42dfdfd0;  1 drivers
v000002db42df8030_0 .net "data", 31 0, L_000002db42dfd780;  alias, 1 drivers
v000002db42df79f0_0 .var/i "i", 31 0;
v000002db42df8350_0 .var "q", 31 0;
v000002db42df7bd0_0 .net "rden", 0 0, v000002db42dca060_0;  alias, 1 drivers
v000002db42df7a90_0 .net "wren", 0 0, v000002db42dc92a0_0;  alias, 1 drivers
E_000002db42db6630 .event posedge, v000002db42df88f0_0;
S_000002db42d95c30 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002db42dbf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002db42db6830 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002db42df7770_0 .net "PCin", 31 0, L_000002db42f00ae0;  alias, 1 drivers
v000002db42df85d0_0 .var "PCout", 31 0;
v000002db42df7b30_0 .net "clk", 0 0, L_000002db42dfd9b0;  alias, 1 drivers
v000002db42df8670_0 .net "rst", 0 0, v000002db42eb6f30_0;  alias, 1 drivers
    .scope S_000002db42d4f2d0;
T_0 ;
    %wait E_000002db42db68b0;
    %load/vec4 v000002db42df8850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002db42df8170_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002db42df8d50_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002db42df76d0_0;
    %load/vec4 v000002db42df7810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002db42df8d50_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002db42df76d0_0;
    %load/vec4 v000002db42df7810_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002db42df8d50_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002db42df8d50_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002db42df8d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002db42df8ad0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002db42df8170_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002db42d95c30;
T_1 ;
    %wait E_000002db42db65b0;
    %load/vec4 v000002db42df8670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002db42df85d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002db42df7770_0;
    %assign/vec4 v000002db42df85d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002db42d665b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002db42dc9f20_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002db42dc9f20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002db42dc9f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %load/vec4 v000002db42dc9f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002db42dc9f20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 270532614, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42dc9a20, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002db42dd3e80;
T_3 ;
    %wait E_000002db42db6570;
    %load/vec4 v000002db42dca380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002db42dc8d00_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002db42dc97a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002db42dc92a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002db42dc9480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002db42dca060_0, 0;
    %assign/vec4 v000002db42dc9520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002db42dc8d00_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002db42dc8c60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002db42dc9200_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002db42dc97a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002db42dc92a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002db42dc9480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002db42dca060_0, 0, 1;
    %store/vec4 v000002db42dc9520_0, 0, 1;
    %load/vec4 v000002db42dc9980_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc8d00_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc97a0_0, 0;
    %load/vec4 v000002db42dc8940_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc97a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc97a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002db42dc9520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc97a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc97a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc97a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc97a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dca060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc97a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9480_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc92a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db42dc9200_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002db42dc8c60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002db42d66740;
T_4 ;
    %wait E_000002db42db65b0;
    %fork t_1, S_000002db42d129c0;
    %jmp t_0;
    .scope S_000002db42d129c0;
t_1 ;
    %load/vec4 v000002db42df9250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002db42dca4c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002db42dca4c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002db42dca4c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42df8b70, 0, 4;
    %load/vec4 v000002db42dca4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002db42dca4c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002db42df8fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002db42df7590_0;
    %load/vec4 v000002db42df8df0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42df8b70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42df8b70, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002db42d66740;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002db42d66740;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002db42df80d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002db42df80d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002db42df80d0_0;
    %ix/getv/s 4, v000002db42df80d0_0;
    %load/vec4a v000002db42df8b70, 4;
    %ix/getv/s 4, v000002db42df80d0_0;
    %load/vec4a v000002db42df8b70, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002db42df80d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002db42df80d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002db42d65e00;
T_6 ;
    %wait E_000002db42db6ab0;
    %load/vec4 v000002db42df9430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002db42df82b0_0;
    %load/vec4 v000002db42df7db0_0;
    %add;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002db42df82b0_0;
    %load/vec4 v000002db42df7db0_0;
    %sub;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002db42df82b0_0;
    %load/vec4 v000002db42df7db0_0;
    %and;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002db42df82b0_0;
    %load/vec4 v000002db42df7db0_0;
    %or;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002db42df82b0_0;
    %load/vec4 v000002db42df7db0_0;
    %xor;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002db42df82b0_0;
    %load/vec4 v000002db42df7db0_0;
    %or;
    %inv;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002db42df82b0_0;
    %load/vec4 v000002db42df7db0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002db42df7db0_0;
    %load/vec4 v000002db42df82b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002db42df82b0_0;
    %ix/getv 4, v000002db42df7db0_0;
    %shiftl 4;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002db42df82b0_0;
    %ix/getv 4, v000002db42df7db0_0;
    %shiftr 4;
    %assign/vec4 v000002db42df8a30_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002db42d95aa0;
T_7 ;
    %wait E_000002db42db6630;
    %load/vec4 v000002db42df7bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002db42df87b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002db42df7e50, 4;
    %assign/vec4 v000002db42df8350_0, 0;
T_7.0 ;
    %load/vec4 v000002db42df7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002db42df8030_0;
    %ix/getv 3, v000002db42df87b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42df7e50, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002db42d95aa0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002db42df79f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002db42df79f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002db42df79f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002db42df7e50, 0, 4;
    %load/vec4 v000002db42df79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002db42df79f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002db42d95aa0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002db42df79f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002db42df79f0_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002db42df79f0_0;
    %load/vec4a v000002db42df7e50, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002db42df79f0_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002db42df79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002db42df79f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002db42dbf4a0;
T_10 ;
    %wait E_000002db42db65b0;
    %load/vec4 v000002db42eb68f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002db42eb56d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002db42eb56d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002db42eb56d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002db42dbf180;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db42eb6c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db42eb6f30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002db42dbf180;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002db42eb6c10_0;
    %inv;
    %assign/vec4 v000002db42eb6c10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002db42dbf180;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002db42eb6f30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db42eb6f30_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002db42eb5bd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
