/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_2.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_2_H_
#define __p10_scom_proc_2_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [INT_CQ_TTT_0]
static const uint64_t INT_CQ_TTT_0 = 0x02010804ull;

static const uint32_t INT_CQ_TTT_0_VALID_0_7 = 0;
static const uint32_t INT_CQ_TTT_0_VALID_0_7_LEN = 8;
static const uint32_t INT_CQ_TTT_0_ENTRY_0_3 = 8;
static const uint32_t INT_CQ_TTT_0_ENTRY_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_1_0_3 = 12;
static const uint32_t INT_CQ_TTT_0_ENTRY_1_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_2_0_3 = 16;
static const uint32_t INT_CQ_TTT_0_ENTRY_2_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_3_0 = 20;
static const uint32_t INT_CQ_TTT_0_ENTRY_3_0_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_4_0_3 = 24;
static const uint32_t INT_CQ_TTT_0_ENTRY_4_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_5_0_3 = 28;
static const uint32_t INT_CQ_TTT_0_ENTRY_5_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_6_0_3 = 32;
static const uint32_t INT_CQ_TTT_0_ENTRY_6_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_0_ENTRY_7_0_3 = 36;
static const uint32_t INT_CQ_TTT_0_ENTRY_7_0_3_LEN = 4;
//<< [INT_CQ_TTT_0]
// proc/reg00010.H

//>> [PB_BRIDGE_NHTM_SC_HTM_CTRL]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM_CTRL = 0x03011c86ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_TRIG = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_TRIG_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_MARK = 4;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_MARK_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_DBG0_STOP = 6;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_DBG1_STOP = 7;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_RUN_STOP = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_OTHER_DBG0_STOP = 9;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_SPARE1012 = 10;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_SPARE1012_LEN = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_XSTOP_STOP = 13;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_SPARE1415 = 14;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_CTRL_SPARE1415_LEN = 2;
//<< [PB_BRIDGE_NHTM_SC_HTM_CTRL]
// proc/reg00010.H

//>> [PB_COM_SCOM_ES3_EXTFIR_REG]
static const uint64_t PB_COM_SCOM_ES3_EXTFIR_REG_RW = 0x030113aeull;
static const uint64_t PB_COM_SCOM_ES3_EXTFIR_REG_WO_AND = 0x030113afull;
static const uint64_t PB_COM_SCOM_ES3_EXTFIR_REG_WO_OR = 0x030113b0ull;

static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_0_FIR_ERR = 0;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_1_FIR_ERR = 1;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_2_FIR_ERR = 2;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_3_FIR_ERR = 3;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_4_FIR_ERR = 4;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_5_FIR_ERR = 5;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_6_FIR_ERR = 6;
static const uint32_t PB_COM_SCOM_ES3_EXTFIR_REG_7_FIR_ERR = 7;
//<< [PB_COM_SCOM_ES3_EXTFIR_REG]
// proc/reg00010.H

//>> [TP_TPBR_AD_LPC_CMD_REG]
static const uint64_t TP_TPBR_AD_LPC_CMD_REG = 0x00090041ull;

static const uint32_t TP_TPBR_AD_LPC_CMD_REG_RNW = 0;
static const uint32_t TP_TPBR_AD_LPC_CMD_REG_SIZE = 5;
static const uint32_t TP_TPBR_AD_LPC_CMD_REG_SIZE_LEN = 7;
static const uint32_t TP_TPBR_AD_LPC_CMD_REG_ADR = 32;
static const uint32_t TP_TPBR_AD_LPC_CMD_REG_ADR_LEN = 32;
//<< [TP_TPBR_AD_LPC_CMD_REG]
// proc/reg00011.H

//>> [TP_TPBR_AD_SND_MODE_REG]
static const uint64_t TP_TPBR_AD_SND_MODE_REG = 0x00090021ull;

static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_TRC_GLB_TRIG0 = 0;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_TRC_GLB_TRIG1 = 1;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_GLB_PULSE_MODE = 2;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_SINGLE_OUTSTANDING_CMD = 3;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_PROG_REQ_DELAY = 4;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_PROG_REQ_DELAY_LEN = 4;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_ERR_CMD = 8;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_HTM_CMD = 9;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_TRACE_CMD = 10;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_TOD_CMD = 11;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_XSCOM_CMD = 12;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_CLR_ERR_CMD = 13;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_ERR_CMD = 14;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_HTM_CMD = 15;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_TRACE_CMD = 16;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_TOD_CMD = 17;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_OVERRIDE_PBINIT_XSCOM_CMD = 18;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_DISABLE_CHECKSTOP = 19;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_MANUAL_SET_PB_STOP = 20;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_MANUAL_CLR_PB_STOP = 21;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_PB_STOP = 22;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_MANUAL_PB_SWITCH_ABCD = 25;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_RECEIVE_OWN_TRIGGER = 26;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_RECEIVE_OWN_TRIGGER_LEN = 2;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_RECEIVE_OWN_TOD = 28;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_RESET_TOD_STATE = 29;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_PB_SWITCH_AB = 30;
static const uint32_t TP_TPBR_AD_SND_MODE_REG_ENABLE_PB_SWITCH_CD = 31;
//<< [TP_TPBR_AD_SND_MODE_REG]
// proc/reg00011.H

//>> [TP_TPBR_PBA_PBAO_BCUE_PBADR]
static const uint64_t TP_TPBR_PBA_PBAO_BCUE_PBADR = 0x00068018ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_0_1 = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_0_1_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_PB_OFFSET = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_PB_OFFSET_LEN = 23;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_25_26 = 25;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_25_26_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_EXTADDR = 27;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_EXTADDR_LEN = 14;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_41_42 = 41;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_PBADR_RESERVED_41_42_LEN = 2;
//<< [TP_TPBR_PBA_PBAO_BCUE_PBADR]
// proc/reg00011.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIR = 0x00064024ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIR_OCB_OCI_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIR_OCB_OCI_GPEXIRAMEDR_IR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIR]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR = 0x00064014ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR_IR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR_EDR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR_EDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMEDR]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_CR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0 = 0x0006c800ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_FRAME_SIZE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_FRAME_SIZE_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_OUT_COUNT = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_OUT_COUNT_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_IN_DELAY = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_IN_DELAY_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_IN_COUNT = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR0_IN_COUNT_LEN = 6;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_CR0]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4 = 0x0006c824ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_6 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_6_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_7 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_7_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_8 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_8_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_9 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4_9_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA4]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_G0ISR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G0ISR1 = 0x0006c074ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G0ISR1_INTERRUPT_GPE0_STATUS_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G0ISR1_INTERRUPT_GPE0_STATUS_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_G0ISR1]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_G1ISR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G1ISR1 = 0x0006c075ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G1ISR1_INTERRUPT_GPE1_STATUS_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G1ISR1_INTERRUPT_GPE1_STATUS_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_G1ISR1]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_G2ISR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G2ISR1 = 0x0006c076ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G2ISR1_INTERRUPT_GPE2_STATUS_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G2ISR1_INTERRUPT_GPE2_STATUS_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_G2ISR1]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_G3ISR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G3ISR1 = 0x0006c077ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G3ISR1_INTERRUPT_GPE3_STATUS_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G3ISR1_INTERRUPT_GPE3_STATUS_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_G3ISR1]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL21]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL21 = 0x0006c723ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL21_OCB_OCI_O2SCTRL21_O2S_INTER_FRAME_DELAY_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL21_OCB_OCI_O2SCTRL21_O2S_INTER_FRAME_DELAY_1_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL21]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0 = 0x0006c701ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_OUT_COUNT2_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_OUT_COUNT2_0_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_IN_DELAY2_0 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_IN_DELAY2_0_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_IN_COUNT2_0 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0_IN_COUNT2_0_LEN = 6;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS0]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SST1A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A = 0x0006c726ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A_ONGOING_1A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A_ST1A_RESERVED_1_4 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A_ST1A_RESERVED_1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A_WRITE_WHILE_BRIDGE_BUSY_ERR_1A = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A_ST1A_RESERVED_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1A_FSM_ERR_1A = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SST1A]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSHBR3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR3 = 0x0006c233ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR3_OCI_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR3_OCI_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR3_START = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR3_START_LEN = 26;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSHBR3]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2 = 0x0006c224ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2_PUSH_ENABLE = 31;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSHCS2]
// proc/reg00012.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1 = 0x0006d030ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1_I_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1_I_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1_B_ADDRESS = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1_B_ADDRESS_LEN = 26;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR1]
// proc/reg00013.H

//>> [TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR]
static const uint64_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR = 0x0006d201ull;

static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_ICU_TIMEOUT_ERROR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_ICU_RNW = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_RESERVED_2_3 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_RESERVED_2_3_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_DCU_TIMEOUT_ERROR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_DCU_RNW = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_RESERVED_6_7 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR_RESERVED_6_7_LEN = 2;
//<< [TP_TPCHIP_OCC_OCI_PLBTO_OCB_PIB_OSTOESR]
// proc/reg00013.H

//>> [TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1]
static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1 = 0x01010807ull;

static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1_OCC_SCOM_OCCLFIRACT1_FIR_ACTION1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1_OCC_SCOM_OCCLFIRACT1_FIR_ACTION1_LEN = 62;
//<< [TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1]
// proc/reg00013.H

//>> [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO]
static const uint64_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO = 0x000e0005ull;

static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_HS = 0;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_HC = 1;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_HCP = 4;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_RIP = 5;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_SIP = 6;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_TRAP = 7;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_IAC = 8;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_NULL_MSR_SIBRC = 9;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_NULL_MSR_SIBRC_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_RDAC = 12;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_WDAC = 13;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_NULL_MSR_WE = 14;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_TRH = 15;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_SMS = 16;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_NULL_MSR_LP = 20;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_EP = 21;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_PTR = 24;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_ST = 25;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_MFE = 28;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_MCS = 29;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_MCS_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_IAR = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO_IAR_LEN = 30;
//<< [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGPRO]
// proc/reg00013.H

//>> [TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG]
static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG = 0x000c0063ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_CLOCK_DIVIDER = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_CLOCK_DIVIDER_LEN = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_RECEIVE_DELAY = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_RECEIVE_DELAY_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SPI_RESERVED = 20;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_ENABLE_RECEIVE_PACING = 20; // p10:20,
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SPIMST_TRACE_ENABLE = 21;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_TRACE_SELECT = 22;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_TRACE_SELECT_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_RESET_CONTROL = 24;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_RESET_CONTROL_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_ECC_SPIMM_ADDR_CORR_DIS = 28;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_ECC_CONTROL = 29;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_ECC_CONTROL_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SCK_MMSPISM_ENABLE = 31;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SPI_SLAVE_RESET = 32;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_SPI_SLAVE_RESET_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_LOOPBACK_ENABLE = 36;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED = 37;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED_LEN = 27;
//<< [TP_TPCHIP_PIB_SPIMC_SPIMST3_CLOCK_CONFIG]
// proc/reg00013.H

//>> [TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL]
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_RW = 0x01060052ull;
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_WO_CLEAR = 0x01060053ull;
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_WO_OR = 0x01060054ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DPLL_LOCK_SEL = 0;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_ENABLE_JUMP_PROTECT = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_BYPASS = 2;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DCO_OVERRIDE = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DCO_INCR = 4;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DCO_DECR = 5;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_SPARE = 6;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_SLEWRATE_UP = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_SLEWRATE_UP_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_SLEWRATE_DN = 16;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FF_SLEWRATE_DN_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_SPARE2 = 24;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_DYNAMIC_SLEW_MODE = 25;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FAST_FMAX_DISABLE = 26;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_FAST_FMIN_DISABLE = 27;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_N_L = 33;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_N_L_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_N_S = 37;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_N_S_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_L_S = 41;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_L_S_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_S_N = 45;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL_JUMP_VALUE_S_N_LEN = 3;
//<< [TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_CTRL]
// proc/reg00013.H

//>> [TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER]
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER_FSI = 0x00000c1dull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER_FSI_BYTE = 0x00000c74ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER_DMA_PIB_SND_BUF0_REG_DATA0 = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER_DMA_PIB_SND_BUF0_REG_DATA0_LEN = 32;
//<< [TP_TPVSB_FSI_W_SHIFT_DMA_PIB_SND_BUFFER0_REGISTER]
// proc/reg00014.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00010.H"
#include "proc/reg00011.H"
#include "proc/reg00012.H"
#include "proc/reg00013.H"
#include "proc/reg00014.H"
#endif
#endif
