// Seed: 3295874227
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4,
    input supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    input supply0 id_8
);
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wand id_6,
    output wor id_7,
    input supply1 id_8,
    output tri id_9,
    output tri1 id_10,
    input wire id_11,
    input wor id_12
);
  assign id_5 = 1;
  id_14 :
  assert property (@(negedge id_12 or posedge (id_12)) 1)
  else;
  module_0(
      id_2, id_10, id_6, id_12, id_8, id_8, id_14, id_14, id_11
  );
endmodule
