Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L dds_compiler_v6_0_23 -L xlslice_v1_0_3 -L xlconstant_v1_1_8 -L microblaze_v11_0_12 -L lmb_v10_v3_0_13 -L lmb_bram_if_cntlr_v4_0_23 -L blk_mem_gen_v8_4_7 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_25 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L lib_pkg_v1_0_3 -L lib_srl_fifo_v1_0_3 -L axi_uartlite_v2_0_33 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_31 -L generic_baseblocks_v2_1_1 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_29 -L fifo_generator_v13_2_9 -L axi_data_fifo_v2_1_28 -L axi_crossbar_v2_1_30 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sim_1/new/TestBench.v:12]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.ip_user_files/bd/MicroBlaze/sim/MicroBlaze.v:338]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.ip_user_files/bd/MicroBlaze/sim/MicroBlaze.v:386]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.ip_user_files/bd/MicroBlaze/sim/MicroBlaze.v:404]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.ip_user_files/bd/MicroBlaze/sim/MicroBlaze.v:561]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.ip_user_files/bd/MicroBlaze/sim/MicroBlaze.v:1722]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.ip_user_files/bd/MicroBlaze/sim/MicroBlaze.v:1768]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_3.lib_pkg
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_utils_v3_0_11.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_23.dds_compiler_v6_0_23_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_23.pkg_dds_compiler_v6_0_23
Compiling package dds_compiler_v6_0_23.dds_compiler_v6_0_23_hdl_comps
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_7.global_util_pkg
Compiling package axi_utils_v2_0_7.axi_utils_comps
Compiling package dds_compiler_v6_0_23.pkg_betas
Compiling package dds_compiler_v6_0_23.pkg_alphas
Compiling package mdm_v3_2_25.mdm_funcs
Compiling package microblaze_v11_0_12.microblaze_types
Compiling package microblaze_v11_0_12.microblaze_isa
Compiling package microblaze_v11_0_12.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_23.lmb_bram_if_funcs
Compiling module xil_defaultlib.AddressFixer
Compiling module xil_defaultlib.MicroBlaze_AddressFixer_0_0
Compiling module xil_defaultlib.BRAMMUX
Compiling module xil_defaultlib.MicroBlaze_BRAMMUX_0_0
Compiling module xil_defaultlib.BlockRam
Compiling module xil_defaultlib.MicroBlaze_BlockRam_0_0
Compiling module xil_defaultlib.CC
Compiling module xil_defaultlib.MicroBlaze_CC_0_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_31.GPIO_Core [\GPIO_Core(c_aw=9,c_is_dual=1,c_...]
Compiling architecture imp of entity axi_gpio_v2_0_31.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture microblaze_axi_gpio_0_0_arch of entity xil_defaultlib.MicroBlaze_axi_gpio_0_0 [microblaze_axi_gpio_0_0_default]
Compiling architecture microblaze_axi_gpio_0_1_arch of entity xil_defaultlib.MicroBlaze_axi_gpio_0_1 [microblaze_axi_gpio_0_1_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_33.baudrate [\baudrate(c_ratio=109)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_3.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_3.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_3.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_3.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_33.uartlite_rx [\uartlite_rx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_33.uartlite_tx [\uartlite_tx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_33.uartlite_core [\uartlite_core(c_family="spartan...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_33.axi_uartlite [\axi_uartlite(c_family="spartan7...]
Compiling architecture microblaze_axi_uartlite_0_0_arch of entity xil_defaultlib.MicroBlaze_axi_uartlite_0_0 [microblaze_axi_uartlite_0_0_defa...]
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="spa...
Compiling module xil_defaultlib.MicroBlaze_blk_mem_gen_0_0
Compiling module xil_defaultlib.MicroBlaze_blk_mem_gen_0_1
Compiling module xil_defaultlib.clk1Mhz
Compiling module xil_defaultlib.MicroBlaze_clk1Mhz_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MicroBlaze_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.MicroBlaze_clk_wiz_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_rdy [\dds_compiler_v6_0_23_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.pipe_add [\pipe_add(c_width=12,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_23.accum [\accum(c_xdevicefamily="spartan7...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.sin_cos [\sin_cos(c_xdevicefamily="sparta...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_core [\dds_compiler_v6_0_23_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_viv [\dds_compiler_v6_0_23_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23 [\dds_compiler_v6_0_23(c_xdevicef...]
Compiling architecture microblaze_dds_compiler_0_1_arch of entity xil_defaultlib.MicroBlaze_dds_compiler_0_1 [microblaze_dds_compiler_0_1_defa...]
Compiling module xil_defaultlib.delayTest
Compiling module xil_defaultlib.MicroBlaze_delayTest_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_25.MB_BSCANE2 [\MB_BSCANE2(c_target=spartan7,jt...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_25.MB_LUT1 [\MB_LUT1(c_target=spartan7,init=...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_25.MB_BUFG [\MB_BUFG(c_target=spartan7)\]
Compiling architecture imp of entity mdm_v3_2_25.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_25.MB_FDC_1 [\MB_FDC_1(c_target=spartan7)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_25.MB_FDRE_1 [\MB_FDRE_1(c_target=spartan7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_25.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_25.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_25.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_25.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture imp of entity mdm_v3_2_25.JTAG_CONTROL [\JTAG_CONTROL(c_target=spartan7,...]
Compiling architecture imp of entity mdm_v3_2_25.MDM_Core [\MDM_Core(c_target=spartan7,c_jt...]
Compiling architecture imp of entity mdm_v3_2_25.MDM [\MDM(c_family="spartan7",c_devic...]
Compiling architecture microblaze_mdm_1_0_arch of entity xil_defaultlib.MicroBlaze_mdm_1_0 [microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_12.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_12.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_12.MB_AND2B1L [\MB_AND2B1L(c_target=spartan7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_12.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_12.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_12.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_12.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_12.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_12.MB_SRLC16E [\MB_SRLC16E(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_12.address_hit [\address_hit(c_target=spartan7,c...]
Compiling architecture imp of entity microblaze_v11_0_12.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_12.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_12.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_FDRE [\MB_FDRE(c_target=spartan7)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_12.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=spartan...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_12.MB_MUXF7 [\MB_MUXF7(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_12.MB_FDR [\MB_FDR(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_12.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_12.MB_FDS [\MB_FDS(c_target=spartan7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_12.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_MUXCY [\MB_MUXCY(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_12.carry_and [\carry_and(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_12.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_12.carry_or [\carry_or(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_12.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_12.MB_RAM32M [\MB_RAM32M(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_12.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_12.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_12.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_12.MB_MULT_AND [\MB_MULT_AND(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_12.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture imp of entity microblaze_v11_0_12.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_12.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_12.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_12.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_12.WB_Mux_Bit [\WB_Mux_Bit(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_12.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_12.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_12.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_12.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_12.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_12.mux_bus [\mux_bus(c_target=spartan7,c_all...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_12.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_12.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_12.Fpu [\Fpu(c_data_size=32,c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_12.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_12.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_12.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_12.instr_mux [\instr_mux(c_instr_size=32,c_lmb...]
Compiling architecture imp of entity microblaze_v11_0_12.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_12.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_12.mb_sync_bit [\mb_sync_bit(c_reset_value='1')\]
Compiling architecture imp of entity microblaze_v11_0_12.MicroBlaze_Core [\MicroBlaze_Core(c_freq=20000000...]
Compiling architecture imp of entity microblaze_v11_0_12.MicroBlaze [\MicroBlaze(c_freq=200000000,c_e...]
Compiling architecture microblaze_microblaze_0_0_arch of entity xil_defaultlib.MicroBlaze_microblaze_0_0 [microblaze_microblaze_0_0_defaul...]
Compiling module xil_defaultlib.m00_couplers_imp_10RI9FT
Compiling module xil_defaultlib.m01_couplers_imp_1QOHDSF
Compiling module xil_defaultlib.m02_couplers_imp_LQ6KZP
Compiling module xil_defaultlib.s00_couplers_imp_1S13O20
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_addr_arbite...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_carry_...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_addr_decode...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_splitter(C_...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_splitter
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_decerr_slav...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_crossbar_sa...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_axi_crossba...
Compiling module xil_defaultlib.MicroBlaze_xbar_0
Compiling module xil_defaultlib.MicroBlaze_microblaze_0_axi_peri...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_23.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_23.lmb_mux [\lmb_mux(c_target=spartan7,c_bas...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_23.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="spa...]
Compiling architecture microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.MicroBlaze_dlmb_bram_if_cntlr_0 [microblaze_dlmb_bram_if_cntlr_0_...]
Compiling architecture imp of entity lmb_v10_v3_0_13.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture microblaze_dlmb_v10_0_arch of entity xil_defaultlib.MicroBlaze_dlmb_v10_0 [microblaze_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_23.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_23.lmb_mux [\lmb_mux(c_target=spartan7,c_bas...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_23.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="spa...]
Compiling architecture microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.MicroBlaze_ilmb_bram_if_cntlr_0 [microblaze_ilmb_bram_if_cntlr_0_...]
Compiling architecture microblaze_ilmb_v10_0_arch of entity xil_defaultlib.MicroBlaze_ilmb_v10_0 [microblaze_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="spa...
Compiling module xil_defaultlib.MicroBlaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1D...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="sparta...]
Compiling architecture microblaze_rst_clk_wiz_0_200m_0_arch of entity xil_defaultlib.MicroBlaze_rst_clk_wiz_0_200M_0 [microblaze_rst_clk_wiz_0_200m_0_...]
Compiling module xil_defaultlib.waveParser
Compiling module xil_defaultlib.MicroBlaze_waveParser_0_0
Compiling module xlconstant_v1_1_8.xlconstant_v1_1_8_xlconstant
Compiling module xil_defaultlib.MicroBlaze_xlconstant_0_0
Compiling module xil_defaultlib.MicroBlaze_xlconstant_1_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.MicroBlaze_xlslice_0_0
Compiling module xil_defaultlib.MicroBlaze_xlslice_0_1
Compiling module xil_defaultlib.MicroBlaze
Compiling module xil_defaultlib.MicroBlaze_wrapper
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
