$comment
	File created using the following command:
		vcd file tp2_e5_ERV25_grupo2.msim.vcd -direction
$end
$date
	Sun May 11 23:17:10 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module tp2_e5_ERV25_grupo2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # c_write_back [31] $end
$var wire 1 $ c_write_back [30] $end
$var wire 1 % c_write_back [29] $end
$var wire 1 & c_write_back [28] $end
$var wire 1 ' c_write_back [27] $end
$var wire 1 ( c_write_back [26] $end
$var wire 1 ) c_write_back [25] $end
$var wire 1 * c_write_back [24] $end
$var wire 1 + c_write_back [23] $end
$var wire 1 , c_write_back [22] $end
$var wire 1 - c_write_back [21] $end
$var wire 1 . c_write_back [20] $end
$var wire 1 / c_write_back [19] $end
$var wire 1 0 c_write_back [18] $end
$var wire 1 1 c_write_back [17] $end
$var wire 1 2 c_write_back [16] $end
$var wire 1 3 c_write_back [15] $end
$var wire 1 4 c_write_back [14] $end
$var wire 1 5 c_write_back [13] $end
$var wire 1 6 c_write_back [12] $end
$var wire 1 7 c_write_back [11] $end
$var wire 1 8 c_write_back [10] $end
$var wire 1 9 c_write_back [9] $end
$var wire 1 : c_write_back [8] $end
$var wire 1 ; c_write_back [7] $end
$var wire 1 < c_write_back [6] $end
$var wire 1 = c_write_back [5] $end
$var wire 1 > c_write_back [4] $end
$var wire 1 ? c_write_back [3] $end
$var wire 1 @ c_write_back [2] $end
$var wire 1 A c_write_back [1] $end
$var wire 1 B c_write_back [0] $end

$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var tri1 1 F devclrn $end
$var tri1 1 G devpor $end
$var tri1 1 H devoe $end
$var wire 1 I c_write_back[31]~output_o $end
$var wire 1 J c_write_back[30]~output_o $end
$var wire 1 K c_write_back[29]~output_o $end
$var wire 1 L c_write_back[28]~output_o $end
$var wire 1 M c_write_back[27]~output_o $end
$var wire 1 N c_write_back[26]~output_o $end
$var wire 1 O c_write_back[25]~output_o $end
$var wire 1 P c_write_back[24]~output_o $end
$var wire 1 Q c_write_back[23]~output_o $end
$var wire 1 R c_write_back[22]~output_o $end
$var wire 1 S c_write_back[21]~output_o $end
$var wire 1 T c_write_back[20]~output_o $end
$var wire 1 U c_write_back[19]~output_o $end
$var wire 1 V c_write_back[18]~output_o $end
$var wire 1 W c_write_back[17]~output_o $end
$var wire 1 X c_write_back[16]~output_o $end
$var wire 1 Y c_write_back[15]~output_o $end
$var wire 1 Z c_write_back[14]~output_o $end
$var wire 1 [ c_write_back[13]~output_o $end
$var wire 1 \ c_write_back[12]~output_o $end
$var wire 1 ] c_write_back[11]~output_o $end
$var wire 1 ^ c_write_back[10]~output_o $end
$var wire 1 _ c_write_back[9]~output_o $end
$var wire 1 ` c_write_back[8]~output_o $end
$var wire 1 a c_write_back[7]~output_o $end
$var wire 1 b c_write_back[6]~output_o $end
$var wire 1 c c_write_back[5]~output_o $end
$var wire 1 d c_write_back[4]~output_o $end
$var wire 1 e c_write_back[3]~output_o $end
$var wire 1 f c_write_back[2]~output_o $end
$var wire 1 g c_write_back[1]~output_o $end
$var wire 1 h c_write_back[0]~output_o $end
$var wire 1 i clk~input_o $end
$var wire 1 j clk~inputclkctrl_outclk $end
$var wire 1 k inst2|instr[0]~feeder_combout $end
$var wire 1 l reset~input_o $end
$var wire 1 m reset~inputclkctrl_outclk $end
$var wire 1 n inst4|opcode_out[0]~feeder_combout $end
$var wire 1 o inst22|Mux63~0_combout $end
$var wire 1 p inst29|opcode_out[0]~feeder_combout $end
$var wire 1 q inst24|a[0]~0_combout $end
$var wire 1 r inst7|c_out[3]~feeder_combout $end
$var wire 1 s inst4|opcode_out [6] $end
$var wire 1 t inst4|opcode_out [5] $end
$var wire 1 u inst4|opcode_out [4] $end
$var wire 1 v inst4|opcode_out [3] $end
$var wire 1 w inst4|opcode_out [2] $end
$var wire 1 x inst4|opcode_out [1] $end
$var wire 1 y inst4|opcode_out [0] $end
$var wire 1 z inst7|c_out [31] $end
$var wire 1 { inst7|c_out [30] $end
$var wire 1 | inst7|c_out [29] $end
$var wire 1 } inst7|c_out [28] $end
$var wire 1 ~ inst7|c_out [27] $end
$var wire 1 !! inst7|c_out [26] $end
$var wire 1 "! inst7|c_out [25] $end
$var wire 1 #! inst7|c_out [24] $end
$var wire 1 $! inst7|c_out [23] $end
$var wire 1 %! inst7|c_out [22] $end
$var wire 1 &! inst7|c_out [21] $end
$var wire 1 '! inst7|c_out [20] $end
$var wire 1 (! inst7|c_out [19] $end
$var wire 1 )! inst7|c_out [18] $end
$var wire 1 *! inst7|c_out [17] $end
$var wire 1 +! inst7|c_out [16] $end
$var wire 1 ,! inst7|c_out [15] $end
$var wire 1 -! inst7|c_out [14] $end
$var wire 1 .! inst7|c_out [13] $end
$var wire 1 /! inst7|c_out [12] $end
$var wire 1 0! inst7|c_out [11] $end
$var wire 1 1! inst7|c_out [10] $end
$var wire 1 2! inst7|c_out [9] $end
$var wire 1 3! inst7|c_out [8] $end
$var wire 1 4! inst7|c_out [7] $end
$var wire 1 5! inst7|c_out [6] $end
$var wire 1 6! inst7|c_out [5] $end
$var wire 1 7! inst7|c_out [4] $end
$var wire 1 8! inst7|c_out [3] $end
$var wire 1 9! inst7|c_out [2] $end
$var wire 1 :! inst7|c_out [1] $end
$var wire 1 ;! inst7|c_out [0] $end
$var wire 1 <! inst29|opcode_out [6] $end
$var wire 1 =! inst29|opcode_out [5] $end
$var wire 1 >! inst29|opcode_out [4] $end
$var wire 1 ?! inst29|opcode_out [3] $end
$var wire 1 @! inst29|opcode_out [2] $end
$var wire 1 A! inst29|opcode_out [1] $end
$var wire 1 B! inst29|opcode_out [0] $end
$var wire 1 C! inst29|rs2_data_out [31] $end
$var wire 1 D! inst29|rs2_data_out [30] $end
$var wire 1 E! inst29|rs2_data_out [29] $end
$var wire 1 F! inst29|rs2_data_out [28] $end
$var wire 1 G! inst29|rs2_data_out [27] $end
$var wire 1 H! inst29|rs2_data_out [26] $end
$var wire 1 I! inst29|rs2_data_out [25] $end
$var wire 1 J! inst29|rs2_data_out [24] $end
$var wire 1 K! inst29|rs2_data_out [23] $end
$var wire 1 L! inst29|rs2_data_out [22] $end
$var wire 1 M! inst29|rs2_data_out [21] $end
$var wire 1 N! inst29|rs2_data_out [20] $end
$var wire 1 O! inst29|rs2_data_out [19] $end
$var wire 1 P! inst29|rs2_data_out [18] $end
$var wire 1 Q! inst29|rs2_data_out [17] $end
$var wire 1 R! inst29|rs2_data_out [16] $end
$var wire 1 S! inst29|rs2_data_out [15] $end
$var wire 1 T! inst29|rs2_data_out [14] $end
$var wire 1 U! inst29|rs2_data_out [13] $end
$var wire 1 V! inst29|rs2_data_out [12] $end
$var wire 1 W! inst29|rs2_data_out [11] $end
$var wire 1 X! inst29|rs2_data_out [10] $end
$var wire 1 Y! inst29|rs2_data_out [9] $end
$var wire 1 Z! inst29|rs2_data_out [8] $end
$var wire 1 [! inst29|rs2_data_out [7] $end
$var wire 1 \! inst29|rs2_data_out [6] $end
$var wire 1 ]! inst29|rs2_data_out [5] $end
$var wire 1 ^! inst29|rs2_data_out [4] $end
$var wire 1 _! inst29|rs2_data_out [3] $end
$var wire 1 `! inst29|rs2_data_out [2] $end
$var wire 1 a! inst29|rs2_data_out [1] $end
$var wire 1 b! inst29|rs2_data_out [0] $end
$var wire 1 c! inst2|instr [31] $end
$var wire 1 d! inst2|instr [30] $end
$var wire 1 e! inst2|instr [29] $end
$var wire 1 f! inst2|instr [28] $end
$var wire 1 g! inst2|instr [27] $end
$var wire 1 h! inst2|instr [26] $end
$var wire 1 i! inst2|instr [25] $end
$var wire 1 j! inst2|instr [24] $end
$var wire 1 k! inst2|instr [23] $end
$var wire 1 l! inst2|instr [22] $end
$var wire 1 m! inst2|instr [21] $end
$var wire 1 n! inst2|instr [20] $end
$var wire 1 o! inst2|instr [19] $end
$var wire 1 p! inst2|instr [18] $end
$var wire 1 q! inst2|instr [17] $end
$var wire 1 r! inst2|instr [16] $end
$var wire 1 s! inst2|instr [15] $end
$var wire 1 t! inst2|instr [14] $end
$var wire 1 u! inst2|instr [13] $end
$var wire 1 v! inst2|instr [12] $end
$var wire 1 w! inst2|instr [11] $end
$var wire 1 x! inst2|instr [10] $end
$var wire 1 y! inst2|instr [9] $end
$var wire 1 z! inst2|instr [8] $end
$var wire 1 {! inst2|instr [7] $end
$var wire 1 |! inst2|instr [6] $end
$var wire 1 }! inst2|instr [5] $end
$var wire 1 ~! inst2|instr [4] $end
$var wire 1 !" inst2|instr [3] $end
$var wire 1 "" inst2|instr [2] $end
$var wire 1 #" inst2|instr [1] $end
$var wire 1 $" inst2|instr [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0C
1D
xE
1F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
1k
1l
1m
0n
0o
0p
0q
0r
0y
zx
zw
zv
zu
zt
zs
z;!
z:!
09!
08!
z7!
z6!
z5!
z4!
z3!
z2!
z1!
z0!
z/!
z.!
z-!
z,!
z+!
z*!
z)!
z(!
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
z}
z|
z{
zz
0B!
zA!
z@!
z?!
z>!
z=!
z<!
0b!
za!
z`!
z_!
z^!
z]!
z\!
z[!
zZ!
zY!
zX!
zW!
zV!
zU!
zT!
zS!
zR!
zQ!
zP!
zO!
zN!
zM!
zL!
zK!
zJ!
zI!
zH!
zG!
zF!
zE!
zD!
zC!
0$"
z#"
z""
z!"
z~!
z}!
z|!
z{!
zz!
zy!
zx!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
zk!
zj!
zi!
zh!
zg!
zf!
ze!
zd!
zc!
$end
#25000
1!
1i
1j
#50000
0!
0i
0j
#60000
0"
0l
0m
#75000
1!
1i
1j
1$"
1n
#100000
0!
0i
0j
#125000
1!
1i
1j
1y
1p
1o
#150000
0!
0i
0j
#175000
1!
1i
1j
1B!
1b!
1q
1r
#200000
0!
0i
0j
#225000
1!
1i
1j
19!
18!
1e
1f
1@
1?
#250000
0!
0i
0j
#275000
1!
1i
1j
#300000
0!
0i
0j
#325000
1!
1i
1j
#350000
0!
0i
0j
#375000
1!
1i
1j
#400000
0!
0i
0j
#425000
1!
1i
1j
#450000
0!
0i
0j
#475000
1!
1i
1j
#500000
0!
0i
0j
#525000
1!
1i
1j
#550000
0!
0i
0j
#575000
1!
1i
1j
#600000
0!
0i
0j
#625000
1!
1i
1j
#650000
0!
0i
0j
#675000
1!
1i
1j
#700000
0!
0i
0j
#725000
1!
1i
1j
#750000
0!
0i
0j
#775000
1!
1i
1j
#800000
0!
0i
0j
#825000
1!
1i
1j
#850000
0!
0i
0j
#875000
1!
1i
1j
#900000
0!
0i
0j
#925000
1!
1i
1j
#950000
0!
0i
0j
#975000
1!
1i
1j
#1000000
