Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Nov 07 08:09:39 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

No resources.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0.
 WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem5.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a30038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.

Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
'1': Putting device in ISP mode...done.
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched         

                              :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.

INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Nov 07 08:37:36 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Nov 07 08:37:43 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..


****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 448 - deprecated
   core for architecture 'virtex2p'!


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_SLAVES value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to 9
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_NUM_WE value to 8


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\opb_ac97_v2_00_a\data\opb_
   ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\opb_ac97_v2_00_a\data\opb_
   ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 192 - 3 master(s) :
3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 202 - 1 master(s) :
9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 442 - 1 master(s) :
1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 344 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 8.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 146 - Running XST
synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 163 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 169 - Running XST
synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 176 - Running XST
synthesis


IPNAME:plb_wrapper INSTANCE:plb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 192 - Running XST
synthesis


IPNAME:opb_wrapper INSTANCE:opb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 202 - Running XST
synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 210 - Running XST
synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 221 - Running XST
synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 236 - Running XST
synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 252 - Running XST
synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 265 - Running XST
synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 278 - Running XST
synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 293 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 334 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 344 - Running XST
synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 350 - Running XST
synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 360 - Running XST
synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 369 - Running XST
synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 378 - Running XST
synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 387 - Running XST
synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 404 - Running XST
synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 423 - Running XST
synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 442 - Running XST
synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 448 - Running XST
synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 457 - Running XST
synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 472 - Running XST
synthesis



Running NGCBUILD ...


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 293 - Running
NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc

Reading NGO file
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ddr_256mb_32mx64_ran
k1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ng
c" ...


Executing edif2ngd -noa
"C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\implementation\ddr_256mb_32mx64_ran
k1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.30
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\implementation\ddr_256mb_32mx64_ran
k1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_as
ync_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...

Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 350 - Running
NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/opb_intc_0_wrapper/o
pb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 430.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2723: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2731: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2739: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2747: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2755: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2763: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2771: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2779: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2787: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2795: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2803: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2811: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2819: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2827: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2835: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2843: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2851: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2859: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2867: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2875: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2891: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2931: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2979: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2987: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3051: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3059: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3187: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3203: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3211: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3219: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3227: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3235: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3243: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3251: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3259: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3267: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3275: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3283: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3291: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3299: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3307: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3315: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3323: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3331: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3339: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3347: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3355: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3363: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3371: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3379: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3387: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3395: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3403: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3411: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3419: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3427: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3435: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3443: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3451: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3459: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3467: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3475: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3483: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.
Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/dipsws_4bit_wrapper.ngc>.


Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.
Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.


Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.


Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.


Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.


Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.


Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.


Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 


INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATE

MACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_S

ETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_14_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_13_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_12_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_11_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_10_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_9_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_8_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_7_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_6_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_5_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_4_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_3_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_2_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_1_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_0_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 4966
#      BUF                         : 1
#      GND                         : 29
#      INV                         : 125
#      LUT1                        : 149
#      LUT2                        : 480
#      LUT2_D                      : 20
#      LUT2_L                      : 5
#      LUT3                        : 664
#      LUT3_D                      : 19
#      LUT3_L                      : 23
#      LUT4                        : 1735
#      LUT4_D                      : 48
#      LUT4_L                      : 63
#      MULT_AND                    : 28
#      MUXCY                       : 841
#      MUXCY_D                     : 16
#      MUXCY_L                     : 54
#      MUXF5                       : 158
#      MUXF6                       : 1
#      VCC                         : 28
#      XORCY                       : 479
# FlipFlops/Latches                : 3584
#      FD                          : 264
#      FD_1                        : 21
#      FDC                         : 110
#      FDCE                        : 559
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 260
#      FDP                         : 33
#      FDPE                        : 115
#      FDR                         : 966
#      FDR_1                       : 24
#      FDRE                        : 925
#      FDRS                        : 76
#      FDRS_1                      : 1
#      FDRSE                       : 34
#      FDS                         : 109
#      FDS_1                       : 33
#      FDSE                        : 24
#      OFDDRRSE                    : 1
# RAMS                             : 241
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 74
#      SRL16                       : 54
#      SRL16_1                     : 1
#      SRL16E                      : 19
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGP                       : 2
# IO Buffers                       : 217
#      IBUF                        : 16
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 98
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_14_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_13_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_12_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_11_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_10_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_9_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_8_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_7_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_6_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_5_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_4_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_3_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_2_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_1_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_0_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3179  out of  13696    23%  
 Number of Slice Flip Flops:          3211  out of  27392    11%  
 Number of 4 input LUTs:              3753  out of  27392    13%  
    Number used as logic:             3331
    Number used as Shift registers:     74
    Number used as RAMs:               348
 Number of IOs:                        220
 Number of bonded IOBs:                219  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       67  out of    136    49%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 3101  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_9)                                                                                                                         | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(lab3_slave_0/lab3_slave_0/GPReg_Off_12_1)                                                                                                                                                 | 306   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU237)| 240   |
lab3_slave_0/lab3_slave_0/SPReg_Off_24_or0000(lab3_slave_0/lab3_slave_0/SPReg_Off_24_or0000:O)                                                                                                                                                                                                                                                                                   | NONE(lab3_slave_0/lab3_slave_0/SPReg_Off_28_7)                                                                                                                                                 | 64    |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rst_delay_1)                                                                                                                                                                  | 4     |


rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                        | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                             | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG1)                                                                                                    | 6     |


plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG)       | 130   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG)           | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rsti)                                                                                                                                                                         | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_out_19)                                                                                                                              | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 10.691ns (Maximum Frequency: 93.535MHz)


   Minimum input arrival time before clock: 7.035ns
   Maximum output required time after clock: 3.947ns
   Maximum combinational path delay: 3.848ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 10.691ns (frequency: 93.535MHz)
  Total number of paths / destination ports: 938847 / 9003
-------------------------------------------------------------------------
Delay:               10.691ns (Levels of Logic = 32)
  Source:            lab3_slave_0/lab3_slave_0/GPReg_Off_4_30 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1 (RAM)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/GPReg_Off_4_30 to audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  lab3_slave_0/GPReg_Off_4_30 (lab3_slave_0/GPReg_Off_4<30>)
     LUT3:I0->O            1   0.275   0.467  lab3_slave_0/Madd_SPReg_Off_16_addsub0001C1 (lab3_slave_0/Madd_SPReg_Off_16_addsub0001C)
     LUT4:I0->O            1   0.275   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_lut<2> (lab3_slave_0/N7)
     MUXCY:S->O            1   0.334   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<2> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<3> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<4> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<5> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<6> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<7> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<8> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<9> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<10> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<11> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<12> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<13> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<14> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<14>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<15> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<15>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<16> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<16>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<17> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<17>)
     XORCY:CI->O           1   0.708   0.468  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_xor<18> (lab3_slave_0/SPReg_Off_16_addsub0001<18>)


     LUT2:I0->O            1   0.275   0.000  lab3_slave_0/Madd_SPReg_Off_16_lut<18> (lab3_slave_0/N57)
     MUXCY:S->O            1   0.334   0.000  lab3_slave_0/Madd_SPReg_Off_16_cy<18> (lab3_slave_0/Madd_SPReg_Off_16_cy<18>)
     XORCY:CI->O           1   0.708   0.430  lab3_slave_0/Madd_SPReg_Off_16_xor<19> (lab3_slave_0/SPReg_Off_16<12>)
     LUT2:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<12>56_SW22 (N1511)
     MUXF5:I0->O           1   0.303   0.468  lab3_slave_0/Sl_DBus<12>56_SW2_f5 (N1493)
     LUT4:I0->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<12>56 (lab3_slave_0/Sl_DBus<12>_map18)
     LUT4:I1->O            1   0.275   0.369  lab3_slave_0/Sl_DBus<12>81_SW1 (N1457)
     LUT4:I3->O            1   0.275   0.349  lab3_slave_0/Sl_DBus<12>81 (Sl_DBus<12>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I2->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_12_or0000111 (N709)
     MUXF5:I0->O           2   0.303   0.396  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_12_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_12_or0000_map6)
     LUT3:I2->O            9   0.275   0.499  opb/OPB_DBus_I/Y_12_or00001 (OPB_DBus<12>)
     end scope: 'opb'
     begin scope: 'audio_codec'
     RAMB16_S36_S36:DIA19        0.200          audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1
    ----------------------------------------
    Total                     10.691ns (6.282ns logic, 4.409ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------


Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 478 / 258
-------------------------------------------------------------------------
Offset:              7.035ns (Levels of Logic = 21)


  Source:            exp_io_44_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_9 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_44_pin to audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.878   0.416  exp_io_44_pin_IBUF (exp_io_45_pin_OBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I3->O            1   0.275   0.350  lab3_slave_0/Sl_DBus<31>4 (lab3_slave_0/Sl_DBus<31>_map2)
     LUT4:I2->O            1   0.275   0.370  lab3_slave_0/Sl_DBus<31>47_SW1 (N1459)
     LUT4:I3->O            1   0.275   0.349  lab3_slave_0/Sl_DBus<31>47 (Sl_DBus<31>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I2->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000111 (N688)
     MUXF5:I0->O           2   0.303   0.396  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000_map6)
     LUT3:I2->O           40   0.275   0.701  opb/OPB_DBus_I/Y_31_or00001 (OPB_DBus<31>)
     end scope: 'opb'
     begin scope: 'audio_codec'
     LUT4:I2->O            2   0.275   0.378  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_and0000_inv1 (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_and0000_inv)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<0> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<1> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<2> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<3> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<4> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<5> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<6> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<7> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<7>)
     MUXCY:CI->O           0   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<8> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_cy<8>)
     XORCY:CI->O           1   0.708   0.000  audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address_xor<9> (audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/Mcount_in_address9)
     FDCE:D                    0.208          audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_9
    ----------------------------------------
    Total                      7.035ns (4.076ns logic, 2.960ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------


Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================


Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 221 / 145
-------------------------------------------------------------------------
Offset:              3.947ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i (FF)
  Destination:       fpga_0_Audio_Codec_AC97Reset_n_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i to fpga_0_Audio_Codec_AC97Reset_n_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             2   0.370   0.378  audio_codec/AC97_FIFO_I/ac97_reset_i (audio_codec/AC97_FIFO_I/ac97_reset_i)
     INV:I->O              1   0.275   0.332  audio_codec/AC97_FIFO_I/AC97Reset_n1_INV_0 (AC97Reset_n)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_AC97Reset_n_pin_OBUF (fpga_0_Audio_Codec_AC97Reset_n_pin)
    ----------------------------------------
    Total                      3.947ns (3.237ns logic, 0.710ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default path analysis


  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.848ns (Levels of Logic = 2)
  Source:            exp_io_44_pin (PAD)
  Destination:       exp_io_45_pin (PAD)

  Data Path: exp_io_44_pin to exp_io_45_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.878   0.378  exp_io_44_pin_IBUF (exp_io_45_pin_OBUF)
     OBUF:I->O                 2.592          exp_io_45_pin_OBUF (exp_io_45_pin)
    ----------------------------------------
    Total                      3.848ns (3.470ns logic, 0.378ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


CPU : 61.06 / 61.21 s | Elapsed : 61.00 / 61.00 s
 
--> 

Total memory usage is 230480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   27 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  


.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation 

Using Flow File:
C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/fpga.flw 
Using Option File(s): 
 C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/system.ngc" ...


Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ppc405_0_wrapper.ngc
"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ppc405_1_wrapper.ngc
"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/jtagppc_0_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/reset_block_wrapper.
ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/plb_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/opb_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/plb2opb_wrapper.ngc"
...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/rs232_uart_1_wrapper
.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/sysace_compactflash_
wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/leds_4bit_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/dipsws_4bit_wrapper.
ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/pushbuttons_5bit_wra
pper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ddr_256mb_32mx64_ran
k1_row13_col10_cl2_5_wrapper.ngc"...


Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/plb_bram_if_cntlr_1_
wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/plb_bram_if_cntlr_1_
bram_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/opb_intc_0_wrapper.n
gc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/sysclk_inv_wrapper.n
gc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/clk90_inv_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ddr_clk90_inv_wrappe
r.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/dcm_0_wrapper.ngc"..
.
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/dcm_1_wrapper.ngc"..
.
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/vga_framebuffer_wrap
per.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/dcr_v29_0_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/opb2dcr_bridge_0_wra
pper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/audio_codec_wrapper.
ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/lab3_slave_0_wrapper
.ngc"...

Applying constraints in "system.ucf" to the design...


INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 600: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_i

o_50_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_5

8_pin'. NET is 'exp_io_58_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 674: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 675: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_6

7_pin'. NET is 'exp_io_67_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 740: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 741: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 742: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 752: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 753: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 754: Found case insensitive match for NET
   name 'EXP_IO_7

5_pin'. NET is 'exp_io_75_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPU

T_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_c

ol10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OP

B_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 224

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   31
Logic Utilization:
  Number of Slice Flip Flops:       2,856 out of  27,392   10%
  Number of 4 input LUTs:           2,478 out of  27,392    9%
Logic Distribution:
  Number of occupied Slices:        2,778 out of  13,696   20%
  Number of Slices containing only related logic:   2,778 out of   2,778  100%
  Number of Slices containing unrelated logic:          0 out of   2,778    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,124 out of  27,392   11%
  Number used as logic:             2,478
  Number used as a route-thru:        230
  Number used for Dual Port RAMs:     342
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      74

  Number of bonded IOBs:              219 out of     556   39%
    IOB Flip Flops:                   333
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      7 out of      16   43%
  Number of DCMs:                       3 out of       8   37%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,505,414
Additional JTAG gate count for IOBs:  10,512
Peak Memory Usage:  275 MB
Total REAL time to MAP completion:  24 secs 
Total CPU time to MAP completion:   21 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.92 2006-10-19".


Device Utilization Summary:

   Number of BUFGMUXs                        7 out of 16     43%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 219 out of 556    39%
      Number of LOCed IOBs                 219 out of 219   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        67 out of 136    49%
   Number of SLICEs                       2778 out of 13696  20%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99576f) REAL time: 18 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 18 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 18 secs 

Phase 4.2


......
......................


Phase 4.2 (Checksum:990a0f) REAL time: 22 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 22 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 22 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 22 secs 

Phase 8.8
..................


........


....

.......

.............


.......


.........


...


Phase 8.8 (Checksum:12b93e7) REAL time: 53 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 53 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 1 mins 12 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 1 mins 12 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 1 mins 15 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 1 mins 15 secs 



REAL time consumed by placer: 1 mins 20 secs 
CPU  time consumed by placer: 1 mins 18 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 1 mins 22 secs 
Total CPU time to Placer completion: 1 mins 19 secs 

Starting Router



Phase 1: 23735 unrouted;       REAL time: 1 mins 34 secs 



Phase 2: 19575 unrouted;       REAL time: 1 mins 36 secs 



Phase 3: 3655 unrouted;       REAL time: 1 mins 45 secs 



Phase 4: 3655 unrouted; (23893)      REAL time: 1 mins 46 secs 



Phase 5: 3691 unrouted; (2218)      REAL time: 1 mins 48 secs 

Phase 6: 3702 unrouted; (0)      REAL time: 1 mins 48 secs 



Phase 7: 0 unrouted; (0)      REAL time: 1 mins 55 secs 



Phase 8: 0 unrouted; (0)      REAL time: 2 mins 



WARNING:Route:447 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
   3 CLK pins failed to route using a CLK template.
WARNING:Route:447 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
   3 CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 2 mins 3 secs 
Total CPU time to Router completion: 1 mins 59 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX3S| No   | 1825 |  0.281     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   62 |  0.110     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.161     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX7P| No   |   92 |  0.257     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX5P| No   |  202 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX2P| No   |   50 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.210     |  1.351      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.227     |  1.745      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.071ns|     9.895ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.241ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.882ns|     6.472ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.452ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------


  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     2.900ns|    28.400ns|       0|           0
  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.553ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     4.938ns|     5.062ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.511ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.632ns|     1.368ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.535ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.661ns|     1.339ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.702ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    24.863ns|     5.137ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.336ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.506ns|     6.368ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.560ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.742ns|     N/A|           0
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 7 secs 
Total CPU time to PAR completion: 2 mins 3 secs 

Peak Memory Usage:  336 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0



Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.92 2006-10-19)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 925568 paths, 0 nets, and 19965 connections

Design statistics:
   Minimum period:  28.400ns (Maximum frequency:  35.211MHz)


Analysis completed Wed Nov 07 08:49:36 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 16 secs 


xflow done!


*********************************************
Running Bitgen..


*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Wed Nov 07 08:49:45 2007



Running DRC.


WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
DRC detected 0 errors and 18 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.




Done!

At Local date and time: Wed Nov 07 08:58:02 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/; /usr/bin/make -f system.make download; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 



Output Directory (-od)		: C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\
Part (-p)			: virtex2p

Software Specification file	: system.mss


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 448 - deprecated
   core for architecture 'virtex2p'!


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...




Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_SLAVES value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to 9
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_NUM_WE value to 8


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\opb_ac97_v2_00_a\data\opb_
   ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\opb_ac97_v2_00_a\data\opb_
   ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 192 - 3 master(s) :
3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 202 - 1 master(s) :
9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 442 - 1 master(s) :
1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 



INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
WARNING:MDT - C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 202 -
   No Driver Found for instance opb. To avoid seeing this warning, assign the
   appropriate driver or driver "generic 1.00.a " to instance opb

  - RS232_Uart_1
  - SysACE_CompactFlash
  - LEDs_4Bit
  - DIPSWs_4Bit
  - PushButtons_5Bit
  - opb_intc_0
  - VGA_FrameBuffer
  - Audio_Codec
  - lab3_slave_0
  - DDR_256MB_32MX64_rank1_row13_col10_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\standalone_v1_00_a\
...



Copying files for driver uartlite_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_02_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\uartlite_v1_02_a\
...



Copying files for driver sysace_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\sysace_v1_01_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\sysace_v1_01_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\intc_v1_00_c\ ...



Copying files for driver tft_ref_v1_00_a from
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\drivers\tft_ref_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\tft_ref_v1_00_a\ ...



Copying files for driver ac97_v2_00_a from
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\drivers\ac97_v2_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\ac97_v2_00_a\ ...



Copying files for driver ddr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\ddr_v1_00_b\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\ddr_v1_00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\cpu_ppc405_v1_00_a\
...



Copying files for library xilfatfs_v1_00_a from
C:\EDK\sw\lib\sw_services\xilfatfs_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\xilfatfs_v1_00_a\
...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:



make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling  src/xilfatfs_alloc.c


Compiling  src/xilfatfs_close.c


Compiling  src/xilfatfs_directory.c


Compiling  src/xilfatfs_fat.c


Compiling  src/xilfatfs_fat16.c


Compiling  src/xilfatfs_fat32.c


Compiling  src/xilfatfs_filespec.c


Compiling  src/xilfatfs_filestatus.c


Compiling  src/xilfatfs_open.c


Compiling  src/xilfatfs_part.c


src/xilfatfs_part.c: In function 'get_partition_info':
src/xilfatfs_part.c:107: warning: implicit declaration of function 'xil_printf'


Compiling  src/xilfatfs_read.c


Compiling  src/xilfatfs_wd.c


Compiling  src/xilfatfs_stats.c


Compiling  src/xilfatfs_bufcache.c


Compiling  src/xilfatfs_sysace.c


make clean


Compiling uartlite


Compiling sysace


Compiling gpio


Compiling intc


Compiling tft


Compiling ac97


Compiling ddr


Compiling cpu_ppc405



Libraries generated in
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_1\libsrc\standalone_v1_00_a\
...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_1\libsrc\cpu_ppc405_v1_00_a\
...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 


powerpc-eabi-gcc -O2 Code/switchTest.c  -o Switch_Test/executable.elf \
      -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


Code/switchTest.c:91: warning: conflicting types for 'printSwitchStatus'
Code/switchTest.c:63: warning: previous implicit declaration of 'printSwitchStatus' was here
Code/switchTest.c: In function 'printSwitchStatus':
Code/switchTest.c:94: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c: In function 'dumpAllRegisters':
Code/switchTest.c:153: warning: assignment makes pointer from integer without a cast
Code/switchTest.c:163: warning: assignment makes pointer from integer without a cast
Code/switchTest.c:164: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:170: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:176: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:182: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:188: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:194: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:200: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:206: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:212: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast


powerpc-eabi-size Switch_Test/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  12330	    352	   8504	  21186	   52c2	Switch_Test/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************


bitinit system.mhs  -pe ppc405_0 Switch_Test/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file Switch_Test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"Switch_Test/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem5.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.





Done!

At Local date and time: Wed Nov 07 08:59:43 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

No resources.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem5.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a30038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.

CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
'1': Putting device in ISP mode...done.
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...

Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.

'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched     

                                  :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.

INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Nov 07 09:03:50 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Nov 07 09:07:25 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 448 - deprecated
   core for architecture 'virtex2p'!
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_SLAVES value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to 9
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_NUM_WE value to 8


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000000000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\opb_ac97_v2_00_a\data\opb_
   ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\opb_ac97_v2_00_a\data\opb_
   ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 192 - 3 master(s) :
3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 202 - 1 master(s) :
9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 442 - 1 master(s) :
1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 




Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...



Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 344 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 9.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 146 - Running XST
synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 163 - Running XST
synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 169 - Running XST
synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 176 - Running XST
synthesis


IPNAME:plb_wrapper INSTANCE:plb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 192 - Running XST
synthesis


IPNAME:opb_wrapper INSTANCE:opb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 202 - Running XST
synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 210 - Running XST
synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 221 - Running XST
synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 236 - Running XST
synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 252 - Running XST
synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 265 - Running XST
synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 278 - Running XST
synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 293 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 334 - Running XST
synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 344 - Running XST
synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 350 - Running XST
synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 360 - Running XST
synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 369 - Running XST
synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 378 - Running XST
synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 387 - Running XST
synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 404 - Running XST
synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 423 - Running XST
synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 442 - Running XST
synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 448 - Running XST
synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 457 - Running XST
synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 472 - Running XST
synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 293 - Running
NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc

Reading NGO file
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ddr_256mb_32mx64_ran
k1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ng
c" ...


Executing edif2ngd -noa
"C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\implementation\ddr_256mb_32mx64_ran
k1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.30
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\implementation\ddr_256mb_32mx64_ran
k1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_as
ync_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...

Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 350 - Running
NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/opb_intc_0_wrapper/o
pb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 451.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2684: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2692: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2700: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2708: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2716: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2724: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2732: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2740: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2748: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2756: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2764: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2772: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2780: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2788: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2796: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2804: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2812: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2820: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2828: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2836: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2844: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2852: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2860: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2868: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2876: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2884: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2892: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2900: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2908: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2916: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2924: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2932: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2940: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2948: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2956: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2964: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2972: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2980: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2988: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 2996: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3004: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3012: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3020: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3028: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3036: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3044: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3052: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3060: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3068: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3076: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3084: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3092: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3100: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3108: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3116: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3124: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3132: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3140: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3148: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3156: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3164: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3172: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3180: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3188: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3196: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3204: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3212: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3220: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3228: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3236: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3244: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3252: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3260: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3268: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3276: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3284: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3292: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3300: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3308: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3316: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3324: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3332: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3340: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3348: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3356: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3364: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3372: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3380: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3388: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3396: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3404: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3412: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3420: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3428: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3436: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3444: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3452: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3460: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3468: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3476: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd" line 3484: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.


Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.


Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.


Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.


Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.


Loading core <opb_wrapper> for timing and area information for instance <opb>.


Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.


Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.
Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.


Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================



=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATE

MACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATE

MACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_14_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_13_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_12_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_11_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_10_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_9_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_8_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_7_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_6_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_5_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_4_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_3_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_2_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_1_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_0_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================


*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 4966
#      BUF                         : 1
#      GND                         : 29
#      INV                         : 125
#      LUT1                        : 149
#      LUT2                        : 480
#      LUT2_D                      : 20
#      LUT2_L                      : 5
#      LUT3                        : 664
#      LUT3_D                      : 19
#      LUT3_L                      : 23
#      LUT4                        : 1735
#      LUT4_D                      : 48
#      LUT4_L                      : 63
#      MULT_AND                    : 28
#      MUXCY                       : 841
#      MUXCY_D                     : 16
#      MUXCY_L                     : 54
#      MUXF5                       : 158
#      MUXF6                       : 1
#      VCC                         : 28
#      XORCY                       : 479
# FlipFlops/Latches                : 3584
#      FD                          : 264
#      FD_1                        : 21
#      FDC                         : 110
#      FDCE                        : 559
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 260
#      FDP                         : 33
#      FDPE                        : 115
#      FDR                         : 966
#      FDR_1                       : 24
#      FDRE                        : 925
#      FDRS                        : 76
#      FDRS_1                      : 1
#      FDRSE                       : 34
#      FDS                         : 109
#      FDS_1                       : 33
#      FDSE                        : 24
#      OFDDRRSE                    : 1
# RAMS                             : 241
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 74
#      SRL16                       : 54
#      SRL16_1                     : 1
#      SRL16E                      : 19
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGP                       : 2
# IO Buffers                       : 217
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 97
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_14_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_13_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_12_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_11_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_10_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_9_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_8_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_7_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_6_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_5_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_4_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_3_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_2_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_1_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_0_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3179  out of  13696    23%  
 Number of Slice Flip Flops:          3211  out of  27392    11%  
 Number of 4 input LUTs:              3753  out of  27392    13%  
    Number used as logic:             3331
    Number used as Shift registers:     74
    Number used as RAMs:               348
 Number of IOs:                        220
 Number of bonded IOBs:                219  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       67  out of    136    49%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 3101  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_5)                                                                                                                         | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(lab3_slave_0/lab3_slave_0/GPReg_Off_12_1)                                                                                                                                                 | 306   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU237)| 240   |
lab3_slave_0/lab3_slave_0/SPReg_Off_24_or0000(lab3_slave_0/lab3_slave_0/SPReg_Off_24_or0000:O)                                                                                                                                                                                                                                                                                   | NONE(lab3_slave_0/lab3_slave_0/SPReg_Off_28_7)                                                                                                                                                 | 64    |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rst_delay_1)                                                                                                                                                                  | 4     |


rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                        | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                             | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG1)                                                                                                    | 6     |


plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG)       | 130   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG)           | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                                                  | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_out_19)                                                                                                                              | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 10.691ns (Maximum Frequency: 93.535MHz)


   Minimum input arrival time before clock: 6.989ns
   Maximum output required time after clock: 3.947ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 10.691ns (frequency: 93.535MHz)
  Total number of paths / destination ports: 938847 / 9003
-------------------------------------------------------------------------
Delay:               10.691ns (Levels of Logic = 32)
  Source:            lab3_slave_0/lab3_slave_0/GPReg_Off_4_30 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1 (RAM)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/GPReg_Off_4_30 to audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  lab3_slave_0/GPReg_Off_4_30 (lab3_slave_0/GPReg_Off_4<30>)
     LUT3:I0->O            1   0.275   0.467  lab3_slave_0/Madd_SPReg_Off_16_addsub0001C1 (lab3_slave_0/Madd_SPReg_Off_16_addsub0001C)
     LUT4:I0->O            1   0.275   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_lut<2> (lab3_slave_0/N7)
     MUXCY:S->O            1   0.334   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<2> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<3> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<4> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<5> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<6> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<7> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<8> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<9> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<10> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<11> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<12> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<13> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<14> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<14>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<15> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<15>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<16> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<16>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<17> (lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_cy<17>)
     XORCY:CI->O           1   0.708   0.468  lab3_slave_0/Madd_SPReg_Off_16_addsub0001_Madd_xor<18> (lab3_slave_0/SPReg_Off_16_addsub0001<18>)


     LUT2:I0->O            1   0.275   0.000  lab3_slave_0/Madd_SPReg_Off_16_lut<18> (lab3_slave_0/N57)
     MUXCY:S->O            1   0.334   0.000  lab3_slave_0/Madd_SPReg_Off_16_cy<18> (lab3_slave_0/Madd_SPReg_Off_16_cy<18>)
     XORCY:CI->O           1   0.708   0.430  lab3_slave_0/Madd_SPReg_Off_16_xor<19> (lab3_slave_0/SPReg_Off_16<12>)
     LUT2:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<12>56_SW22 (N1511)
     MUXF5:I0->O           1   0.303   0.468  lab3_slave_0/Sl_DBus<12>56_SW2_f5 (N1493)
     LUT4:I0->O            1   0.275   0.429  lab3_slave_0/Sl_DBus<12>56 (lab3_slave_0/Sl_DBus<12>_map18)
     LUT4:I1->O            1   0.275   0.369  lab3_slave_0/Sl_DBus<12>81_SW1 (N1457)
     LUT4:I3->O            1   0.275   0.349  lab3_slave_0/Sl_DBus<12>81 (Sl_DBus<12>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I2->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_12_or0000111 (N709)
     MUXF5:I0->O           2   0.303   0.396  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_12_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_12_or0000_map6)
     LUT3:I2->O            9   0.275   0.499  opb/OPB_DBus_I/Y_12_or00001 (OPB_DBus<12>)
     end scope: 'opb'
     begin scope: 'audio_codec'
     RAMB16_S36_S36:DIA19        0.200          audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1
    ----------------------------------------
    Total                     10.691ns (6.282ns logic, 4.409ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------


Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 488 / 268
-------------------------------------------------------------------------
Offset:              6.989ns (Levels of Logic = 21)


  Source:            exp_io_42_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_42_pin to audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.370  exp_io_42_pin_IBUF (exp_io_42_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT4:I3->O            1   0.275   0.350  lab3_slave_0/Sl_DBus<30>4 (lab3_slave_0/Sl_DBus<30>_map2)
     LUT4:I2->O            1   0.275   0.370  lab3_slave_0/Sl_DBus<30>47_SW1 (N1461)
     LUT4:I3->O            1   0.275   0.349  lab3_slave_0/Sl_DBus<30>47 (Sl_DBus<30>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I2->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000111 (N689)
     MUXF5:I0->O           2   0.303   0.396  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000_map6)
     LUT3:I2->O           40   0.275   0.701  opb/OPB_DBus_I/Y_30_or00001 (OPB_DBus<30>)
     end scope: 'opb'
     begin scope: 'audio_codec'
     LUT4:I2->O            2   0.275   0.378  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv1 (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7>)
     MUXCY:CI->O           0   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8>)
     XORCY:CI->O           1   0.708   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_xor<9> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address9)
     FDCE:D                    0.208          audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
    ----------------------------------------
    Total                      6.989ns (4.076ns logic, 2.913ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16


-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)


                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 221 / 145
-------------------------------------------------------------------------
Offset:              3.947ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i (FF)
  Destination:       fpga_0_Audio_Codec_AC97Reset_n_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i to fpga_0_Audio_Codec_AC97Reset_n_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             2   0.370   0.378  audio_codec/AC97_FIFO_I/ac97_reset_i (audio_codec/AC97_FIFO_I/ac97_reset_i)
     INV:I->O              1   0.275   0.332  audio_codec/AC97_FIFO_I/AC97Reset_n1_INV_0 (AC97Reset_n)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_AC97Reset_n_pin_OBUF (fpga_0_Audio_Codec_AC97Reset_n_pin)
    ----------------------------------------
    Total                      3.947ns (3.237ns logic, 0.710ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)



=========================================================================


CPU : 60.55 / 60.67 s | Elapsed : 61.00 / 61.00 s
 
--> 

Total memory usage is 229456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   27 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation 

Using Flow File:
C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/fpga.flw 
Using Option File(s): 
 C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/system.ngc" ...


Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ppc405_0_wrapper.ngc
"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ppc405_1_wrapper.ngc
"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/jtagppc_0_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/reset_block_wrapper.
ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/plb_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/opb_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/plb2opb_wrapper.ngc"
...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/rs232_uart_1_wrapper
.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/sysace_compactflash_
wrapper.ngc"...


Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/leds_4bit_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/dipsws_4bit_wrapper.
ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/pushbuttons_5bit_wra
pper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ddr_256mb_32mx64_ran
k1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/plb_bram_if_cntlr_1_
wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/plb_bram_if_cntlr_1_
bram_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/opb_intc_0_wrapper.n
gc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/sysclk_inv_wrapper.n
gc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/clk90_inv_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/ddr_clk90_inv_wrappe
r.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/dcm_0_wrapper.ngc"..
.
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/dcm_1_wrapper.ngc"..
.
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/vga_framebuffer_wrap
per.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/dcr_v29_0_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/opb2dcr_bridge_0_wra
pper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/audio_codec_wrapper.
ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/implementation/lab3_slave_0_wrapper
.ngc"...

Applying constraints in "system.ucf" to the design...


INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 600: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_i

o_50_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_5

8_pin'. NET is 'exp_io_58_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 674: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 675: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_6

7_pin'. NET is 'exp_io_67_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 740: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 741: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 742: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 752: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 753: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 754: Found case insensitive match for NET
   name 'EXP_IO_7

5_pin'. NET is 'exp_io_75_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPU

T_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_c

ol10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OP

B_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 224

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   31
Logic Utilization:
  Number of Slice Flip Flops:       2,856 out of  27,392   10%
  Number of 4 input LUTs:           2,478 out of  27,392    9%
Logic Distribution:
  Number of occupied Slices:        2,778 out of  13,696   20%
  Number of Slices containing only related logic:   2,778 out of   2,778  100%
  Number of Slices containing unrelated logic:          0 out of   2,778    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,124 out of  27,392   11%
  Number used as logic:             2,478
  Number used as a route-thru:        230
  Number used for Dual Port RAMs:     342
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      74

  Number of bonded IOBs:              219 out of     556   39%
    IOB Flip Flops:                   333
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      7 out of      16   43%
  Number of DCMs:                       3 out of       8   37%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,505,414
Additional JTAG gate count for IOBs:  10,512
Peak Memory Usage:  275 MB
Total REAL time to MAP completion:  26 secs 
Total CPU time to MAP completion:   21 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.92 2006-10-19".


Device Utilization Summary:

   Number of BUFGMUXs                        7 out of 16     43%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 219 out of 556    39%
      Number of LOCed IOBs                 219 out of 219   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        67 out of 136    49%
   Number of SLICEs                       2778 out of 13696  20%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99576f) REAL time: 17 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 17 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 17 secs 

Phase 4.2


......
.................

.....
Phase 4.2 (Checksum:990a0f) REAL time: 22 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 22 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 23 secs 

Phase 7.5


Phase 7.5 (Checksum:42c1d79) REAL time: 23 secs 

Phase 8.8
............


........


............

..........

...........

..........


........


.......


...


Phase 8.8 (Checksum:12ffbcf) REAL time: 55 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 55 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 1 mins 18 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 1 mins 18 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 1 mins 21 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 1 mins 21 secs 



REAL time consumed by placer: 1 mins 25 secs 
CPU  time consumed by placer: 1 mins 21 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 1 mins 27 secs 
Total CPU time to Placer completion: 1 mins 22 secs 

Starting Router



Phase 1: 23736 unrouted;       REAL time: 1 mins 38 secs 



Phase 2: 19549 unrouted;       REAL time: 1 mins 41 secs 



Phase 3: 3578 unrouted;       REAL time: 1 mins 50 secs 

Phase 4: 3578 unrouted; (56182)      REAL time: 1 mins 51 secs 



Phase 5: 3573 unrouted; (0)      REAL time: 1 mins 55 secs 

Phase 6: 3573 unrouted; (0)      REAL time: 1 mins 56 secs 



Phase 7: 0 unrouted; (0)      REAL time: 2 mins 4 secs 



Phase 8: 0 unrouted; (0)      REAL time: 2 mins 9 secs 



WARNING:Route:447 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
   3 CLK pins failed to route using a CLK template.
WARNING:Route:447 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
   3 CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 2 mins 11 secs 
Total CPU time to Router completion: 2 mins 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX3S| No   | 1825 |  0.281     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   62 |  0.115     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.150     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX7P| No   |   92 |  0.246     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX5P| No   |  202 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX2P| No   |   50 |  0.141     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.210     |  1.351      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.249     |  1.638      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.047ns|     9.913ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.235ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.566ns|     7.736ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.447ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     1.477ns|    34.092ns|       0|           0
  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.553ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     5.386ns|     4.614ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.490ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.632ns|     1.368ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.535ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.665ns|     1.335ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.528ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.686ns|     4.314ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.456ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.719ns|     6.263ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     4.701ns|     N/A|           0
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 2 mins 16 secs 
Total CPU time to PAR completion: 2 mins 9 secs 

Peak Memory Usage:  340 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd





PAR done!





#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.92 2006-10-19)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 925608 paths, 0 nets, and 19966 connections

Design statistics:
   Minimum period:  34.092ns (Maximum frequency:  29.332MHz)


Analysis completed Wed Nov 07 09:19:48 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 14 secs 




xflow done!


*********************************************
Running Bitgen..


*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Wed Nov 07 09:19:58 2007



Running DRC.


WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
DRC detected 0 errors and 18 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.




Done!

At Local date and time: Wed Nov 07 09:24:33 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab6WithOPBSlaveTest1/; /usr/bin/make -f system.make download; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 



Output Directory (-od)		: C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\
Part (-p)			: virtex2p

Software Specification file	: system.mss


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 448 - deprecated
   core for architecture 'virtex2p'!
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_SLAVES value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to 9
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_NUM_WE value to 8


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000000000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\opb_ac97_v2_00_a\data\opb_
   ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\opb_ac97_v2_00_a\data\opb_
   ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 192 - 3 master(s) :
3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 202 - 1 master(s) :
9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 442 - 1 master(s) :
1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 



INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
WARNING:MDT - C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\system.mhs line 202 -
   No Driver Found for instance opb. To avoid seeing this warning, assign the
   appropriate driver or driver "generic 1.00.a " to instance opb

  - RS232_Uart_1
  - SysACE_CompactFlash
  - LEDs_4Bit
  - DIPSWs_4Bit
  - PushButtons_5Bit
  - opb_intc_0
  - VGA_FrameBuffer
  - Audio_Codec
  - lab3_slave_0
  - DDR_256MB_32MX64_rank1_row13_col10_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\standalone_v1_00_a\
...



Copying files for driver uartlite_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_02_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\uartlite_v1_02_a\
...



Copying files for driver sysace_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\sysace_v1_01_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\sysace_v1_01_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\intc_v1_00_c\ ...



Copying files for driver tft_ref_v1_00_a from
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\drivers\tft_ref_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\tft_ref_v1_00_a\ ...



Copying files for driver ac97_v2_00_a from
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\drivers\ac97_v2_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\ac97_v2_00_a\ ...



Copying files for driver ddr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\ddr_v1_00_b\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\ddr_v1_00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\cpu_ppc405_v1_00_a\
...



Copying files for library xilfatfs_v1_00_a from
C:\EDK\sw\lib\sw_services\xilfatfs_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\libsrc\xilfatfs_v1_00_a\
...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling  src/xilfatfs_alloc.c


Compiling  src/xilfatfs_close.c


Compiling  src/xilfatfs_directory.c


Compiling  src/xilfatfs_fat.c


Compiling  src/xilfatfs_fat16.c


Compiling  src/xilfatfs_fat32.c


Compiling  src/xilfatfs_filespec.c


Compiling  src/xilfatfs_filestatus.c


Compiling  src/xilfatfs_open.c


Compiling  src/xilfatfs_part.c


src/xilfatfs_part.c: In function 'get_partition_info':
src/xilfatfs_part.c:107: warning: implicit declaration of function 'xil_printf'


Compiling  src/xilfatfs_read.c


Compiling  src/xilfatfs_wd.c


Compiling  src/xilfatfs_stats.c


Compiling  src/xilfatfs_bufcache.c


Compiling  src/xilfatfs_sysace.c


make clean


Compiling uartlite


Compiling sysace


Compiling gpio


Compiling intc


Compiling tft


Compiling ac97


Compiling ddr


Compiling cpu_ppc405



Libraries generated in
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_1\libsrc\standalone_v1_00_a\
...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_1\libsrc\cpu_ppc405_v1_00_a\
...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 


powerpc-eabi-gcc -O2 Code/switchTest.c  -o Switch_Test/executable.elf \
      -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


Code/switchTest.c:91: warning: conflicting types for 'printSwitchStatus'
Code/switchTest.c:63: warning: previous implicit declaration of 'printSwitchStatus' was here
Code/switchTest.c: In function 'printSwitchStatus':
Code/switchTest.c:94: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c: In function 'dumpAllRegisters':
Code/switchTest.c:153: warning: assignment makes pointer from integer without a cast
Code/switchTest.c:163: warning: assignment makes pointer from integer without a cast
Code/switchTest.c:164: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:170: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:176: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:182: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:188: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:194: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:200: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:206: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast
Code/switchTest.c:212: warning: passing argument 1 of 'putnum' makes integer from pointer without a cast


powerpc-eabi-size Switch_Test/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  12330	    352	   8504	  21186	   52c2	Switch_Test/executable.elf





*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 Switch_Test/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab6WithOPBSlaveTest1\pcores\lab3_slave\data\lab3_slave
   _v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file Switch_Test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"Switch_Test/executable.elf" tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

No resources.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem5.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a30038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.

CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
'1': Putting device in ISP mode...done.
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched        

                               :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.

INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Nov 07 21:42:48 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab7BaseSystem/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Nov 07 21:43:00 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab7BaseSystem/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...



Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 448 - deprecated core
   for architecture 'virtex2p'!
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR
   value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR
   value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - plb (plb_v34) tool is overriding PARAMETER C_PLB_NUM_SLAVES value
   to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to 9
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_sysace_v2_1
   _0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_v2_1_0.mpd
   line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is overriding
   PARAMETER C_NUM_WE value to 8


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000000000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\opb2dcr_bri
   dge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab7BaseSystem\pcores\opb_ac97_v2_00_a\data\opb_ac97_v2
   _1_0.mpd line 25 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab7BaseSystem\pcores\opb_ac97_v2_00_a\data\opb_ac97_v2
   _1_0.mpd line 26 - Audio_Codec (opb_ac97) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab7BaseSystem\pcores\lab3_slave\data\lab3_slave_v2_1_0
   .mpd line 24 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\hutch\ECEn427\Labs\Lab7BaseSystem\pcores\lab3_slave\data\lab3_slave_v2_1_0
   .mpd line 25 - lab3_slave_0 (lab3_slave) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs
line 192 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs
line 202 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 442 - 1 master(s) : 1
slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 344 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 9.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 146 - Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 163 - Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 169 - Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 176 - Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 192 - Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 202 - Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 210 - Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 221 - Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 236 - Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 252 - Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 265 - Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 278 - Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 293 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 334 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 344 - Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 350 - Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 360 - Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 369 - Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 378 - Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 387 - Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 404 - Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 423 - Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 442 - Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 448 - Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 457 - Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 472 - Running XST synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 293 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc

Reading NGO file
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/ddr_256mb_32mx64_rank1_row1
3_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...


Executing edif2ngd -noa
"C:\hutch\ECEn427\Labs\Lab7BaseSystem\implementation\ddr_256mb_32mx64_rank1_row1
3_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.30
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\hutch\ECEn427\Labs\Lab7BaseSystem\implementation\ddr_256mb_32mx64_rank1_row1
3_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fif
o_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...



Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
C:\hutch\ECEn427\Labs\Lab7BaseSystem\system.mhs line 350 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/opb_intc_0_wrapper/opb_intc
_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 449.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\hutch\ECEn427\Labs\Lab7BaseSystem\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2684: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2692: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2700: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2708: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2716: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2724: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2732: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2740: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2748: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2756: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2764: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2772: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2780: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2788: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2796: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2804: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2812: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2820: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2828: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2836: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2844: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2852: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2860: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2868: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2876: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2884: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2892: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2900: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2908: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2916: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2924: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2932: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2940: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2948: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2956: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2964: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2972: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2980: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2988: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 2996: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3004: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3012: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3020: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3028: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3036: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3044: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3052: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3060: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3068: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3076: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3084: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3092: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3100: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3108: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3116: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3124: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3132: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3140: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3148: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3156: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3164: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3172: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3180: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3188: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3196: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3204: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3212: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3220: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3228: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3236: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3244: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3252: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3260: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3268: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3276: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3284: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3292: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3300: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3308: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3316: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3324: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3332: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3340: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3348: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3356: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3364: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3372: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3380: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3388: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3396: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3404: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3412: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3420: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3428: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3436: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3444: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3452: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3460: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3468: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3476: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd" line 3484: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/hutch/ECEn427/Labs/Lab7BaseSystem/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.


Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.


Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.


Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.


Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.
Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.


Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.


Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.
Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.


Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


WARNING:Xst:2036 - Inserting OBUF on port <exp_io_67_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_58_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_54_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_50_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_41_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_73_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_59_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_60_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_55_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_69_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_65_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_56_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_52_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_43_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_75_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_71_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_62_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_57_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_53_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_48_pin> driven by black box <lab3_slave>. Possible simulation mismatch.


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATE

MACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATE

MACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_14_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_13_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_12_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_11_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_10_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_9_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_8_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_7_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_6_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_5_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_4_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_3_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_2_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_1_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_0_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================


*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 4321
#      BUF                         : 1
#      GND                         : 28
#      INV                         : 120
#      LUT1                        : 87
#      LUT2                        : 439
#      LUT2_D                      : 20
#      LUT2_L                      : 5
#      LUT3                        : 621
#      LUT3_D                      : 18
#      LUT3_L                      : 23
#      LUT4                        : 1499
#      LUT4_D                      : 48
#      LUT4_L                      : 63
#      MULT_AND                    : 28
#      MUXCY                       : 717
#      MUXCY_D                     : 16
#      MUXCY_L                     : 54
#      MUXF5                       : 152
#      MUXF6                       : 1
#      VCC                         : 27
#      XORCY                       : 354
# FlipFlops/Latches                : 3379
#      FD                          : 264
#      FD_1                        : 21
#      FDC                         : 110
#      FDCE                        : 356
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 260
#      FDP                         : 33
#      FDPE                        : 115
#      FDR                         : 966
#      FDR_1                       : 24
#      FDRE                        : 925
#      FDRS                        : 76
#      FDRS_1                      : 1
#      FDRSE                       : 34
#      FDS                         : 107
#      FDS_1                       : 33
#      FDSE                        : 24
#      OFDDRRSE                    : 1
# RAMS                             : 241
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 74
#      SRL16                       : 54
#      SRL16_1                     : 1
#      SRL16E                      : 19
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGP                       : 2
# IO Buffers                       : 217
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 97
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 4
#      JTAGPPC                     : 1
#      lab3_slave                  : 1
#      PPC405                      : 2
=========================================================================


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_14_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_13_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_12_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_11_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_10_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_9_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_8_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_7_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_6_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_5_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_4_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_3_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_2_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_1_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/q_i_ns_0_mux00001 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    2968  out of  13696    21%  
 Number of Slice Flip Flops:          3006  out of  27392    10%  
 Number of 4 input LUTs:              3365  out of  27392    12%  
    Number used as logic:             2943
    Number used as Shift registers:     74
    Number used as RAMs:               348
 Number of IOs:                        220
 Number of bonded IOBs:                219  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       67  out of    136    49%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 2896  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_5)                                                                                                                         | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/uart_CS_3)                                                                                                                                  | 167   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU121)| 240   |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rsti)                                                                                                                                                                         | 4     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |


rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                        | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                             | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG1)                                                                                                    | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG)       | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG)           | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                                                  | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_out_19)                                                                                                                              | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 7.628ns (Maximum Frequency: 131.095MHz)
   Minimum input arrival time before clock: 5.858ns
   Maximum output required time after clock: 3.947ns
   Maximum combinational path delay: 2.924ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 7.628ns (frequency: 131.095MHz)
  Total number of paths / destination ports: 70725 / 8593
-------------------------------------------------------------------------


Delay:               7.628ns (Levels of Logic = 10)
  Source:            plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 (FF)
  Destination:       plb2opb/plb2opb/PLB_IF_I/wrBTerm_if_PAValid (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 to plb2opb/plb2opb/PLB_IF_I/wrBTerm_if_PAValid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            64   0.370   0.853  plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 (plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i<0>)
     LUT4:I0->O            1   0.275   0.000  plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout_50_not00001 (plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout<50>)
     MUXCY:S->O            1   0.334   0.000  plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/ODD_GEN.DATA_WIDTH_GEN[25].CYMUX_FIRST (plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/cyout<50>)
     MUXCY:CI->O           4   0.600   0.549  plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/ODD_GEN.DATA_WIDTH_GEN[25].ODD_BUS_GEN[1].CARRY_MUX (PLB_ABus<25>)
     end scope: 'plb'
     begin scope: 'plb2opb'
     LUT4:I0->O            1   0.275   0.370  plb2opb/PLB_IF_I/at_1k_bndry_mux00032_SW0 (N35)
     LUT4:I3->O            2   0.275   0.514  plb2opb/PLB_IF_I/at_1k_bndry_mux00032 (plb2opb/PLB_IF_I/N27)
     LUT4:I0->O            1   0.275   0.467  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or000019 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000_map9)
     LUT3:I0->O            1   0.275   0.350  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or000021 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000_map10)
     LUT4:I2->O            1   0.275   0.429  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or000078 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000_map24)
     LUT4:I1->O            1   0.275   0.331  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000108 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst)
     FDRS:R                    0.536          plb2opb/PLB_IF_I/wrBTerm_if_PAValid
    ----------------------------------------
    Total                      7.628ns (3.765ns logic, 3.864ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275

   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)


     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 1614 / 974
-------------------------------------------------------------------------
Offset:              5.858ns (Levels of Logic = 9)
  Source:            lab3_slave_0/lab3_slave_0:Sl_xferAck (PAD)
  Destination:       plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0:Sl_xferAck to plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    lab3_slave:Sl_xferAck    1   0.000   0.000  lab3_slave_0 (Sl_xferAck)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     MUXF5:S->O            1   0.539   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or0000_map6)
     LUT4:I3->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or0000131 (N677)
     MUXF5:I0->O          15   0.303   0.721  opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or000013_f5 (OPB_xferAck)
     end scope: 'opb'
     begin scope: 'plb2opb'
     LUT3:I1->O            1   0.275   0.467  plb2opb/OPB_IF_I/OPB_xfer_rd_data_rst11 (plb2opb/opb_xfer_rd_data_rst1)
     LUT4:I0->O            1   0.275   0.349  plb2opb/XFER_IF_I/ff_rst8 (plb2opb/XFER_IF_I/ff_rst_map4)
     LUT4_L:I2->LO         1   0.275   0.138  plb2opb/XFER_IF_I/ff_rst41_SW0 (N741)
     LUT4:I3->O           72   0.275   0.728  plb2opb/XFER_IF_I/ff_rst41 (plb2opb/XFER_IF_I/ff_rst)
     FDRE:R                    0.536          plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I
    ----------------------------------------
    Total                      5.858ns (3.084ns logic, 2.774ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'


  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 432 / 206
-------------------------------------------------------------------------
Offset:              3.947ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i (FF)
  Destination:       fpga_0_Audio_Codec_AC97Reset_n_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i to fpga_0_Audio_Codec_AC97Reset_n_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             2   0.370   0.378  audio_codec/AC97_FIFO_I/ac97_reset_i (audio_codec/AC97_FIFO_I/ac97_reset_i)
     INV:I->O              1   0.275   0.332  audio_codec/AC97_FIFO_I/AC97Reset_n1_INV_0 (AC97Reset_n)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_AC97Reset_n_pin_OBUF (fpga_0_Audio_Codec_AC97Reset_n_pin)
    ----------------------------------------
    Total                      3.947ns (3.237ns logic, 0.710ns route)


                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 2)
  Source:            lab3_slave_0/lab3_slave_0:exp_io_67_s (PAD)
  Destination:       exp_io_67_pin (PAD)

  Data Path: lab3_slave_0/lab3_slave_0:exp_io_67_s to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    lab3_slave:exp_io_67_s    1   0.000   0.000  lab3_slave_0 (exp_io_67_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_67_pin_OBUF (exp_io_67_pin)
    ----------------------------------------
    Total                      2.924ns (2.924ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


CPU : 54.02 / 54.15 s | Elapsed : 54.00 / 54.00 s
 
--> 

Total memory usage is 227408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  124 (   0 filtered)
Number of infos    :   27 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation 

Using Flow File: C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/fpga.flw 
Using Option File(s): 
 C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/system.ngc" ...


Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/plb_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/opb_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/rs232_uart_1_wrapper.ngc"..
.
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/sysace_compactflash_wrapper
.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/dipsws_4bit_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/pushbuttons_5bit_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/ddr_256mb_32mx64_rank1_row1
3_col10_cl2_5_wrapper.ngc"...


Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/plb_bram_if_cntlr_1_wrapper
.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/plb_bram_if_cntlr_1_bram_wr
apper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/opb_intc_0_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/ddr_clk90_inv_wrapper.ngc".
..
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/vga_framebuffer_wrapper.ngc
"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/dcr_v29_0_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/opb2dcr_bridge_0_wrapper.ng
c"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/audio_codec_wrapper.ngc"...
Loading design module
"C:/hutch/ECEn427/Labs/Lab7BaseSystem/implementation/lab3_slave_0_wrapper.ngc"..
.

Applying constraints in "system.ucf" to the design...
INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45

_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 600: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_5

6_pin'. NET is 'exp_io_56_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 674: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 675: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_6

3_pin'. NET is 'exp_io_63_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_7

3_pin'. NET is 'exp_io_73_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 740: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 741: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 742: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 752: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 753: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 754: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive


   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected o

utput pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
ERROR:NgdBuild:604 - logical block 'lab3_slave_0/lab3_slave_0' with type
   'lab3_slave' could not be resolved. A pin name misspelling can cause this, a
   missing 

edif or ngc file, or the misspelling of a type name. Symbol
   'lab3_slave' is not supported in target 'virtex2p'.



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings: 224


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
    


make: *** [implementation/system.bit] Error 1




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Nov 07 22:58:39 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab7BaseSystem/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc


rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd


rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Nov 07 22:58:52 2007
 xbash -q -c "cd /cygdrive/c/hutch/ECEn427/Labs/Lab7BaseSystem/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_0/lib/
rm -rf ppc405_1/lib/
rm -f libgen.log





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Sat Oct 29 11:12:55 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\syst
   em.mhs line 448 - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	


  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...


Trying to terminate Process...



Done!

At Local date and time: Sat Oct 29 11:13:12 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp




Done!

At Local date and time: Sat Oct 29 11:13:18 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...



Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\syst
   em.mhs line 448 - deprecated core for architecture 'virtex2p'!
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...



Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 146 - Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 163 - Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 169 - Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 176 - Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 210 - Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 221 - Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 236 - Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 252 - Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 265 - Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 278 - Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 293 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 334 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 350 - Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 360 - Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 369 - Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 378 - Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 387 - Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 404 - Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 423 - Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 448 - Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 457 - Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 472 - Running XST synthesis


IPNAME:lab3_slave_1_wrapper INSTANCE:lab3_slave_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 511 - Running XST synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 293 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc



Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1
_row13_col10_cl2_5_wrapper.ngc" ...


Executing edif2ngd -noa
"D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\implem
entation\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\implem
entation\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1
_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...

Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 350 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb_intc_0_wrapper/opb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 356.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2788: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2796: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2804: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2812: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2820: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2828: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2836: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2844: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2852: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2860: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2868: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2876: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2884: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2892: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2900: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2908: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2916: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2924: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2932: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2940: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2948: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2956: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2964: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2972: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2980: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2988: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2996: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3004: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3012: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3020: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3028: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3036: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3044: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3052: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3060: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3068: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3076: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3084: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3092: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3100: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3108: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3116: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3124: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3132: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3140: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3148: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3156: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3164: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3172: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3180: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3188: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3196: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3204: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3212: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3220: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3228: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3236: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3244: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3252: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3260: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3268: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3276: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3284: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3292: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3300: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3308: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3316: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3324: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3332: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3340: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3348: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3356: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3364: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3372: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3380: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3388: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3396: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3404: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3412: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3420: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3428: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3436: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3444: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3452: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3460: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3468: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3476: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3484: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3492: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3500: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3508: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3516: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3524: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3532: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3540: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3548: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3556: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3564: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3572: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3580: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3588: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.


Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.
Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.
Reading core <../implementation/lab3_slave_1_wrapper.ngc>.
Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.


Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.
Loading core <lab3_slave_1_wrapper> for timing and area information for instance <lab3_slave_1>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


WARNING:Xst:2036 - Inserting OBUF on port <exp_io_67_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_58_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_54_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_50_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_41_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_73_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_59_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_60_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_55_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_69_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_65_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_56_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_52_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_43_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_75_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_71_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_62_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_57_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_53_pin> driven by black box <lab3_slave>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <exp_io_48_pin> driven by black box <lab3_slave>. Possible simulation mismatch.


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_

I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 


INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_

I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 


INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 4321
#      BUF                         : 1
#      GND                         : 28
#      INV                         : 120
#      LUT1                        : 87
#      LUT2                        : 439
#      LUT2_D                      : 20
#      LUT2_L                      : 5
#      LUT3                        : 621
#      LUT3_D                      : 18
#      LUT3_L                      : 23
#      LUT4                        : 1499
#      LUT4_D                      : 48
#      LUT4_L                      : 63
#      MULT_AND                    : 28
#      MUXCY                       : 717
#      MUXCY_D                     : 16
#      MUXCY_L                     : 54
#      MUXF5                       : 152
#      MUXF6                       : 1
#      VCC                         : 27
#      XORCY                       : 354
# FlipFlops/Latches                : 3379
#      FD                          : 264
#      FD_1                        : 21
#      FDC                         : 110
#      FDCE                        : 356
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 260
#      FDP                         : 33
#      FDPE                        : 115
#      FDR                         : 966
#      FDR_1                       : 24
#      FDRE                        : 925
#      FDRS                        : 76
#      FDRS_1                      : 1
#      FDRSE                       : 34
#      FDS                         : 107
#      FDS_1                       : 33
#      FDSE                        : 24
#      OFDDRRSE                    : 1
# RAMS                             : 241
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 74
#      SRL16                       : 54
#      SRL16_1                     : 1
#      SRL16E                      : 19
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGP                       : 2
# IO Buffers                       : 217
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 97
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 5
#      JTAGPPC                     : 1
#      lab3_slave                  : 2
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    2968  out of  13696    21%  
 Number of Slice Flip Flops:          3006  out of  27392    10%  
 Number of 4 input LUTs:              3365  out of  27392    12%  
    Number used as logic:             2943
    Number used as Shift registers:     74
    Number used as RAMs:               348
 Number of IOs:                        220
 Number of bonded IOBs:                219  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       67  out of    136    49%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 2896  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_62)                                                                                                                        | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU223)| 240   |
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9)                                                                                                          | 167   |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 4     |


plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                        | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rsti)                                                                                                                                                                         | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                             | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3)                                                                                                    | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_HIREG)      | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)           | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rst_delay_1)                                                                                                                                                                  | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1)                                                                                                            | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 7.628ns (Maximum Frequency: 131.095MHz)
   Minimum input arrival time before clock: 5.858ns
   Maximum output required time after clock: 3.947ns
   Maximum combinational path delay: 2.924ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 7.628ns (frequency: 131.095MHz)
  Total number of paths / destination ports: 70725 / 8593
-------------------------------------------------------------------------


Delay:               7.628ns (Levels of Logic = 10)
  Source:            plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 (FF)
  Destination:       plb2opb/plb2opb/PLB_IF_I/wrBTerm_if_PAValid (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 to plb2opb/plb2opb/PLB_IF_I/wrBTerm_if_PAValid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            64   0.370   0.853  plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 (plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i<0>)
     LUT4:I0->O            1   0.275   0.000  plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout_50_not00001 (plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout<50>)
     MUXCY:S->O            1   0.334   0.000  plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/ODD_GEN.DATA_WIDTH_GEN[25].CYMUX_FIRST (plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/cyout<50>)
     MUXCY:CI->O           4   0.600   0.549  plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/ODD_GEN.DATA_WIDTH_GEN[25].ODD_BUS_GEN[1].CARRY_MUX (PLB_ABus<25>)
     end scope: 'plb'
     begin scope: 'plb2opb'
     LUT4:I0->O            1   0.275   0.370  plb2opb/PLB_IF_I/at_1k_bndry_mux00032_SW0 (N35)
     LUT4:I3->O            2   0.275   0.514  plb2opb/PLB_IF_I/at_1k_bndry_mux00032 (plb2opb/PLB_IF_I/N27)
     LUT4:I0->O            1   0.275   0.467  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or000019 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000_map9)
     LUT3:I0->O            1   0.275   0.350  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or000021 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000_map10)
     LUT4:I2->O            1   0.275   0.429  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or000078 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000_map24)
     LUT4:I1->O            1   0.275   0.331  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000108 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst)
     FDRS:R                    0.536          plb2opb/PLB_IF_I/wrBTerm_if_PAValid
    ----------------------------------------
    Total                      7.628ns (3.765ns logic, 3.864ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275

   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)


     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 1614 / 974
-------------------------------------------------------------------------
Offset:              5.858ns (Levels of Logic = 9)
  Source:            lab3_slave_0/lab3_slave_0:Sl_xferAck (PAD)
  Destination:       plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0:Sl_xferAck to plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    lab3_slave:Sl_xferAck    1   0.000   0.000  lab3_slave_0 (Sl_xferAck)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     MUXF5:S->O            1   0.539   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or0000_map6)
     LUT4:I3->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or0000131 (N677)
     MUXF5:I0->O          15   0.303   0.721  opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or000013_f5 (OPB_xferAck)
     end scope: 'opb'
     begin scope: 'plb2opb'
     LUT3:I1->O            1   0.275   0.467  plb2opb/OPB_IF_I/OPB_xfer_rd_data_rst11 (plb2opb/opb_xfer_rd_data_rst1)
     LUT4:I0->O            1   0.275   0.349  plb2opb/XFER_IF_I/ff_rst8 (plb2opb/XFER_IF_I/ff_rst_map4)
     LUT4_L:I2->LO         1   0.275   0.138  plb2opb/XFER_IF_I/ff_rst41_SW0 (N741)
     LUT4:I3->O           72   0.275   0.728  plb2opb/XFER_IF_I/ff_rst41 (plb2opb/XFER_IF_I/ff_rst)
     FDRE:R                    0.536          plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I
    ----------------------------------------
    Total                      5.858ns (3.084ns logic, 2.774ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'


  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 432 / 206
-------------------------------------------------------------------------
Offset:              3.947ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i (FF)
  Destination:       fpga_0_Audio_Codec_AC97Reset_n_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i to fpga_0_Audio_Codec_AC97Reset_n_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             2   0.370   0.378  audio_codec/AC97_FIFO_I/ac97_reset_i (audio_codec/AC97_FIFO_I/ac97_reset_i)
     INV:I->O              1   0.275   0.332  audio_codec/AC97_FIFO_I/AC97Reset_n1_INV_0 (AC97Reset_n)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_AC97Reset_n_pin_OBUF (fpga_0_Audio_Codec_AC97Reset_n_pin)
    ----------------------------------------
    Total                      3.947ns (3.237ns logic, 0.710ns route)


                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 2)
  Source:            lab3_slave_0/lab3_slave_0:exp_io_67_s (PAD)
  Destination:       exp_io_67_pin (PAD)

  Data Path: lab3_slave_0/lab3_slave_0:exp_io_67_s to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    lab3_slave:exp_io_67_s    1   0.000   0.000  lab3_slave_0 (exp_io_67_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_67_pin_OBUF (exp_io_67_pin)
    ----------------------------------------
    Total                      2.924ns (2.924ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


CPU : 39.13 / 39.21 s | Elapsed : 39.00 / 39.00 s
 
--> 

Total memory usage is 230380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  124 (   0 filtered)
Number of infos    :   27 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  


.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/impleme
ntation 

Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/impleme
ntation/fpga.flw 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/impleme
ntation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/system.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ppc405_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ppc405_1_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/jtagppc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/reset_block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb2opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dipsws_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/pushbuttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb_intc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/sysclk_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ddr_clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dcm_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dcm_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/vga_framebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dcr_v29_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb2dcr_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/audio_codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/lab3_slave_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/lab3_slave_1_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...


INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 600: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_i

o_50_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_5

8_pin'. NET is 'exp_io_58_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 674: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 675: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_6

7_pin'. NET is 'exp_io_67_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 740: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 741: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 742: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 752: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 753: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 754: Found case insensitive match for NET
   name 'EXP_IO_7

5_pin'. NET is 'exp_io_75_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPU

T_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_c

ol10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OP

B_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
ERROR:NgdBuild:604 - logical block 'lab3_slave_0/lab3_slave_0' with type
   'lab3_slave' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, or the misspelling of a type name. Symbol
   'lab3_slave' is not supported in target 'virtex2p'.
ERROR:NgdBuild:604 - logical block 'lab3_slave_1/lab3_slave_1' with type
   'lab3_slave' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, or the misspelling of a type name. Symbol
   'lab3_slave' is not supported in target 'virtex2p'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings: 224


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
    


make: *** [implementation/system.bit] Error 1




Done!

At Local date and time: Sat Oct 29 12:23:31 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp




Done!

At Local date and time: Sat Oct 29 12:24:40 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp


At Local date and time: Sat Oct 29 12:24:43 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...



Done!

At Local date and time: Sat Oct 29 12:24:54 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\syst
   em.mhs line 448 - deprecated core for architecture 'virtex2p'!
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...



Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 146 - Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 163 - Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 169 - Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 176 - Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 210 - Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 221 - Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 236 - Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 252 - Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 265 - Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 278 - Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 293 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 334 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 350 - Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 360 - Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 369 - Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 378 - Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 387 - Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 404 - Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 423 - Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 448 - Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 457 - Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 472 - Running XST synthesis


ERROR:HDLParsers:800 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 121. Type of SL_DBusEn is incompatible with type of 0.
ERROR:HDLParsers:164 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 122. parse error, unexpected TICK
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 125. Undefined symbol 'Clk'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 125. Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 125. Undefined symbol 'Rst'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 125. Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 128. = can not have such operands in this context.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 129. Undefined symbol 'S0'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 129. S0: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 130. = can not have such operands in this context.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 135. Undefined symbol 'Clk'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 135. Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 135. Undefined symbol 'Rst'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 135. Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 138. parse error, unexpected PROCESS
ERROR:HDLParsers:802 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 146. OPB_RNW is not a boolean expression.
ERROR:HDLParsers:802 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 144. OPB_select is not a boolean expression.
ERROR:HDLParsers:164 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 164. parse error, unexpected TICK
ERROR:HDLParsers:3011 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 198. End Identifier DI01 does not match declaration, DIO1.


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\synt
   hesis\lab3_slave_0_wrapper_xst.srp for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Sat Oct 29 12:30:55 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\syst
   em.mhs line 448 - deprecated core for architecture 'virtex2p'!
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...



Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 146 - Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 163 - Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 169 - Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 176 - Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 210 - Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 221 - Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 236 - Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 252 - Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 265 - Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 278 - Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 293 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 334 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 350 - Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 360 - Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 369 - Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 378 - Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 387 - Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 404 - Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 423 - Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 448 - Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 457 - Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 472 - Running XST synthesis


ERROR:HDLParsers:164 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 122. parse error, unexpected TICK
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 125. Undefined symbol 'Clk'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 125. Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 125. Undefined symbol 'Rst'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 125. Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 128. = can not have such operands in this context.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 129. Undefined symbol 'S0'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 129. S0: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 130. = can not have such operands in this context.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 135. Undefined symbol 'Clk'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 135. Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 137. = can not have such operands in this context.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 138. Undefined symbol 'our_value'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 138. Undefined symbol 'our_value_next'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 138. our_value_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 144. Undefined symbol 'SL_DBuseEn'.  Should it be: SL_DBusEn or SL_DBusen?
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 146. Undefined symbol 'our_value_next'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 146. Undefined symbol 'our_value'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 146. our_value: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 157. our_value_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:802 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 151. OPB_RNW is not a boolean expression.


ERROR:HDLParsers:802 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 149. OPB_select is not a boolean expression.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 170. Undefined symbol 'our_value'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 170. our_value: Undefined symbol (last report in this block)
ERROR:HDLParsers:3011 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 204. End Identifier DI01 does not match declaration, DIO1.
ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\synt
   hesis\lab3_slave_0_wrapper_xst.srp for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/lab3_slave_0_wrapper.ngc] Error 2




Done!

At Local date and time: Sat Oct 29 12:47:06 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\syst
   em.mhs line 448 - deprecated core for architecture 'virtex2p'!
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...



Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 146 - Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 163 - Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 169 - Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 176 - Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 210 - Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 221 - Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 236 - Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 252 - Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 265 - Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 278 - Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 293 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 334 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 350 - Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 360 - Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 369 - Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 378 - Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 387 - Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 404 - Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 423 - Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 448 - Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 457 - Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 472 - Running XST synthesis


ERROR:HDLParsers:164 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 122. parse error, unexpected TICK
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 124. Undefined symbol 'Clk'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 124. Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 126. = can not have such operands in this context.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 127. Undefined symbol 'our_value'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 127. Undefined symbol 'our_value_next'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 127. our_value_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 133. Undefined symbol 'SL_DBuseEn'.  Should it be: SL_DBusEn or SL_DBusen?
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 135. Undefined symbol 'our_value_next'.
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 135. Undefined symbol 'our_value'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 135. our_value: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 142. our_value_next: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 148. Undefined symbol 'our_value'.
ERROR:HDLParsers:1209 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 148. our_value: Undefined symbol (last report in this block)
ERROR:HDLParsers:3011 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 182. End Identifier DI01 does not match declaration, DIO1.
ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\synt
   hesis\lab3_slave_0_wrapper_xst.srp for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/lab3_slave_0_wrapper.ngc] Error 2




Done!

At Local date and time: Sat Oct 29 12:58:20 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\syst
   em.mhs line 448 - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...



Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 146 - Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 163 - Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 169 - Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 176 - Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 210 - Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 221 - Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 236 - Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 252 - Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 265 - Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 278 - Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 293 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 334 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 350 - Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 360 - Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 369 - Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 378 - Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 387 - Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 404 - Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 423 - Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 448 - Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 457 - Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 472 - Running XST synthesis


ERROR:HDLParsers:164 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/pcores/lab3_slave/hdl/vhdl/OPBSlaveExample.vhd" Line 127. parse error, unexpected TOKBEGIN
ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\synt
   hesis\lab3_slave_0_wrapper_xst.srp for details


ERROR:MDT - platgen failed with errors!


make: *** [implementation/lab3_slave_0_wrapper.ngc] Error 2




Done!

At Local date and time: Sat Oct 29 13:09:03 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

At Local date and time: Sat Oct 29 13:09:05 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...









****************************************************
Creating system netlist for hardware specification..




****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs





Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.










Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...



Read MPD definitions ...












WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\syst
   em.mhs line 448 - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\lab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 442 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...





Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 344 - elaborating IP





Writing HDL for elaborated instances ...

Inserting wrapper level ...








Completion time: 13.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...





Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 146 - Running XST synthesis




IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 163 - Running XST synthesis




IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 169 - Running XST synthesis




IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 176 - Running XST synthesis




IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 192 - Running XST synthesis




IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 202 - Running XST synthesis




IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 210 - Running XST synthesis






IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 221 - Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 236 - Running XST synthesis




IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 252 - Running XST synthesis




ERROR:HDLParsers:3278 - Can't write file "xst/proc_common_v2_00_a/sub00/vhpl48.vho": No such file or directory
ERROR:HDLParsers:309 - Can not overwrite the object file in library proc_common_v2_00_a.
ERROR:HDLParsers:317 - The directory xst/proc_common_v2_00_a/sub00 of the library proc_common_v2_00_a is not writable.
ERROR:HDLParsers:3214 - HdpStrSafeCatPX: Str2 is NULL
ERROR:HDLParsers:3278 - Can't write file "xst/proc_common_v2_00_a/.vho": No such file or directory
ERROR:HDLParsers:309 - Can not overwrite the object file in library proc_common_v2_00_a.
ERROR:HDLParsers:3466 - The reference file "xst/proc_common_v2_00_a/hdllib.ref" of the library proc_common_v2_00_a  is not writable.


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\synt
   hesis\leds_4bit_wrapper_xst.srp for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/lab3_slave_0_wrapper.ngc] Error 2




Done!

At Local date and time: Sat Oct 29 13:22:28 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\syst
   em.mhs line 373 - deprecated core for architecture 'virtex2p'!
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 2
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcor
   es\opb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 117 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 127 - 1 master(s) : 8 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 367 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 71 - Copying cache implementation netlist


IPNAME:ppc405 INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 88 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 94 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 101 - Copying cache implementation netlist
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 117 - Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 135 - Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 146 - Copying cache implementation netlist
IPNAME:opb_sysace INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 161 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 177 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 190 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 203 - Copying cache implementation netlist
IPNAME:plb_ddr INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 218 - Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 259 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 269 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 285 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 294 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 303 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 312 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 329 - Copying cache implementation netlist
IPNAME:plb_tft_cntlr_ref INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 348 - Copying cache implementation netlist
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 367 - Copying cache implementation netlist
IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 373 - Copying cache implementation netlist
IPNAME:opb_ac97 INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 382 - Copying cache implementation netlist
IPNAME:lab3_slave INSTANCE:lab3_slave_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 397 - Copying cache implementation netlist



Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 269 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 11.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 127 - Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 275 - Running XST synthesis



Running NGCBUILD ...
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\system.
mhs line 275 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb_intc_0_wrapper/opb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 96.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\lab7basesystem\Lab7BaseSystem\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2581: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2589: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2597: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2605: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2613: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2621: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2629: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2637: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2645: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2653: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2661: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2669: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2677: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2685: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2693: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2701: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2709: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2717: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2725: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2733: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2741: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2749: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2757: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2765: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2773: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2781: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2789: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2797: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2805: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2813: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2821: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2829: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2837: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2845: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2853: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2861: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2869: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2877: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2885: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2893: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2901: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2917: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2925: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2933: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2941: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2949: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2957: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2965: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2973: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2981: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2989: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 2997: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3005: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3013: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3021: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3029: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3037: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3045: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3053: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3061: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3069: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3077: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3085: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3093: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3101: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3109: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3117: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3125: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3133: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3141: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3149: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3157: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3165: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3173: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3181: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3189: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3197: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3205: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3213: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3221: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3229: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3237: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3245: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3253: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3261: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3269: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3277: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3285: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3293: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3301: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3309: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3317: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3325: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3333: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3341: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3349: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3357: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3365: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3373: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd" line 3381: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.
Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.


Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.


Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.


Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.
Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_1_wrapper.ngc>.
Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.
Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.


Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_1_wrapper> for timing and area information for instance <lab3_slave_1>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1

XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1

XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 187

Cell Usage :
# BELS                             : 4326
#      BUF                         : 1
#      GND                         : 29
#      INV                         : 121
#      LUT1                        : 87
#      LUT2                        : 482
#      LUT2_D                      : 21
#      LUT2_L                      : 7
#      LUT3                        : 618
#      LUT3_D                      : 18
#      LUT3_L                      : 21
#      LUT4                        : 1497
#      LUT4_D                      : 48
#      LUT4_L                      : 60


#      MULT_AND                    : 28
#      MUXCY                       : 730
#      MUXCY_D                     : 16
#      MUXCY_L                     : 54
#      MUXF5                       : 105
#      MUXF6                       : 1
#      VCC                         : 28
#      XORCY                       : 354
# FlipFlops/Latches                : 3405
#      FD                          : 264
#      FD_1                        : 21
#      FDC                         : 110
#      FDCE                        : 356
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 292
#      FDP                         : 33
#      FDPE                        : 115
#      FDR                         : 962
#      FDR_1                       : 24
#      FDRE                        : 923
#      FDRS                        : 76
#      FDRS_1                      : 1
#      FDRSE                       : 34
#      FDS                         : 107
#      FDS_1                       : 33
#      FDSE                        : 24
#      OFDDRRSE                    : 1
# RAMS                             : 241
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 74
#      SRL16                       : 54
#      SRL16_1                     : 1
#      SRL16E                      : 19
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGP                       : 2
# IO Buffers                       : 184
#      IBUF                        : 4
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 77
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    2975  out of  13696    21%  
 Number of Slice Flip Flops:          3032  out of  27392    11%  
 Number of 4 input LUTs:              3402  out of  27392    12%  
    Number used as logic:             2980
    Number used as Shift registers:     74
    Number used as RAMs:               348
 Number of IOs:                        187
 Number of bonded IOBs:                186  out of    556    33%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       67  out of    136    49%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 2890  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_13)                                                                                                                        | 97    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU229)| 240   |
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_2)                                                                                                                     | 167   |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 4     |


plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                        | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                             | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rst_delay_1)                                                                                                                                                                  | 4     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2)                                                                                                    | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG)      | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[4].RDDQS_REG)           | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                                                  | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd2)                                                                                                                        | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 7.628ns (Maximum Frequency: 131.095MHz)
   Minimum input arrival time before clock: 1.875ns
   Maximum output required time after clock: 3.947ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 7.628ns (frequency: 131.095MHz)
  Total number of paths / destination ports: 70621 / 8579
-------------------------------------------------------------------------


Delay:               7.628ns (Levels of Logic = 10)
  Source:            plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 (FF)
  Destination:       plb2opb/plb2opb/PLB_IF_I/wrBTerm_if_PAValid (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 to plb2opb/plb2opb/PLB_IF_I/wrBTerm_if_PAValid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            64   0.370   0.853  plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 (plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i<0>)
     LUT4:I0->O            1   0.275   0.000  plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout_50_not00001 (plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout<50>)
     MUXCY:S->O            1   0.334   0.000  plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/ODD_GEN.DATA_WIDTH_GEN[25].CYMUX_FIRST (plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/cyout<50>)
     MUXCY:CI->O           4   0.600   0.549  plb/I_PLB_ADDRPATH/I_PLBADDR_MUX/ODD_GEN.DATA_WIDTH_GEN[25].ODD_BUS_GEN[1].CARRY_MUX (PLB_ABus<25>)
     end scope: 'plb'
     begin scope: 'plb2opb'
     LUT4:I0->O            1   0.275   0.370  plb2opb/PLB_IF_I/at_1k_bndry_mux00032_SW0 (N35)
     LUT4:I3->O            2   0.275   0.514  plb2opb/PLB_IF_I/at_1k_bndry_mux00032 (plb2opb/PLB_IF_I/N27)
     LUT4:I0->O            1   0.275   0.467  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or000019 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000_map9)
     LUT3:I0->O            1   0.275   0.350  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or000021 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000_map10)
     LUT4:I2->O            1   0.275   0.429  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or000078 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000_map24)
     LUT4:I1->O            1   0.275   0.331  plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst_or0000108 (plb2opb/PLB_IF_I/wrBTerm_if_PAValid_rst)
     FDRS:R                    0.536          plb2opb/PLB_IF_I/wrBTerm_if_PAValid
    ----------------------------------------
    Total                      7.628ns (3.765ns logic, 3.864ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275

   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)


     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.875ns (Levels of Logic = 3)
  Source:            fpga_0_PushButtons_5Bit_GPIO_IO_pin<4> (PAD)
  Destination:       pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[4].REG_XOR_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: fpga_0_PushButtons_5Bit_GPIO_IO_pin<4> to pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[4].REG_XOR_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.514  iobuf_28 (fpga_0_PushButtons_5Bit_GPIO_IO_I<4>)
     begin scope: 'pushbuttons_5bit'
     LUT2:I0->O            1   0.275   0.000  pushbuttons_5bit/gpio_core_1/Mxor_gpio_data_in_xor<4>_Result1 (pushbuttons_5bit/gpio_core_1/gpio_data_in_xor<4>)
     FDR:D                     0.208          pushbuttons_5bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[4].REG_XOR_I
    ----------------------------------------
    Total                      1.875ns (1.361ns logic, 0.514ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 210 / 134
-------------------------------------------------------------------------
Offset:              3.947ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i (FF)
  Destination:       fpga_0_Audio_Codec_AC97Reset_n_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i to fpga_0_Audio_Codec_AC97Reset_n_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             2   0.370   0.378  audio_codec/AC97_FIFO_I/ac97_reset_i (audio_codec/AC97_FIFO_I/ac97_reset_i)
     INV:I->O              1   0.275   0.332  audio_codec/AC97_FIFO_I/AC97Reset_n1_INV_0 (AC97Reset_n)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_AC97Reset_n_pin_OBUF (fpga_0_Audio_Codec_AC97Reset_n_pin)
    ----------------------------------------
    Total                      3.947ns (3.237ns logic, 0.710ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================


CPU : 40.43 / 40.51 s | Elapsed : 41.00 / 41.00 s
 
--> 

Total memory usage is 231020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   25 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/impleme
ntation/fpga.flw 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/impleme
ntation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/system.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ppc405_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ppc405_1_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/jtagppc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/reset_block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb2opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dipsws_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/pushbuttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb_intc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/sysclk_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ddr_clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dcm_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dcm_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/vga_framebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dcr_v29_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb2dcr_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/audio_codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/lab3_slave_1_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...


ERROR:NgdBuild:755 - "system.ucf" Line 553: Could not find net(s)
   'EXP_IO_40_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 554: Could not find net(s)
   'EXP_IO_40_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 559: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 560: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 561: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 562: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 563: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 565: Could not find net(s)
   'EXP_IO_42_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 566: Could not find net(s)
   'EXP_IO_42_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 571: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 572: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 573: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 574: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 575: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 577: Could not find net(s)
   'EXP_IO_44_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 578: Could not find net(s)
   'EXP_IO_44_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 583: Could not find net(s)
   'EXP_IO_45_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 584: Could not find net(s)
   'EXP_IO_45_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 596: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 597: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 598: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 599: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 600: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 604: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 605: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 606: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 607: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 608: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 612: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 613: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 614: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 615: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 616: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 618: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 619: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 620: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 621: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 622: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 624: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 625: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 626: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 627: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 628: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 630: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 631: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 632: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 633: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 634: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 636: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 637: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 638: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 639: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 640: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 642: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 643: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 644: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 645: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 646: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 648: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 649: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 650: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 651: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 652: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 654: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 655: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 656: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 657: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 658: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 660: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 661: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 662: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 663: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 664: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 666: Could not find net(s)
   'EXP_IO_61_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 667: Could not find net(s)
   'EXP_IO_61_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 672: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 673: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 674: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 675: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 676: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 678: Could not find net(s)
   'EXP_IO_63_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 679: Could not find net(s)
   'EXP_IO_63_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 684: Could not find net(s)
   'EXP_IO_64_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 685: Could not find net(s)
   'EXP_IO_64_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 690: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 691: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 692: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 693: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 694: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 696: Could not find net(s)
   'EXP_IO_66_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 697: Could not find net(s)
   'EXP_IO_66_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 702: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 703: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 704: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 705: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 706: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 708: Could not find net(s)
   'EXP_IO_68_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 709: Could not find net(s)
   'EXP_IO_68_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 714: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 715: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 716: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 717: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 718: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 720: Could not find net(s)
   'EXP_IO_70_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 721: Could not find net(s)
   'EXP_IO_70_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 726: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 727: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 728: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 729: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 730: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 732: Could not find net(s)
   'EXP_IO_72_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 733: Could not find net(s)
   'EXP_IO_72_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 738: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 739: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 740: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 741: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 742: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 744: Could not find net(s)
   'EXP_IO_74_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 745: Could not find net(s)
   'EXP_IO_74_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 750: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 751: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 752: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 753: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 754: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 756: Could not find net(s)
   'EXP_IO_76_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 757: Could not find net(s)
   'EXP_IO_76_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "system.ucf".

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code -1. Aborting flow
   execution... 


make: *** [implementation/system.bit] Error 1




Done!

At Local date and time: Mon Oct 31 10:23:33 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/impleme
ntation/fpga.flw 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/xflow.opt 



Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/impleme
ntation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/system.ngc" ...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ppc405_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ppc405_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/jtagppc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/reset_block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb2opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dipsws_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/pushbuttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/plb_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb_intc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/sysclk_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/ddr_clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dcm_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dcm_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/vga_framebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/dcr_v29_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/opb2dcr_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/audio_codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/lab7basesystem/Lab7BaseSystem/implem
entation/lab3_slave_1_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...


ERROR:NgdBuild:755 - "system.ucf" Line 553: Could not find net(s)
   'EXP_IO_40_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 554: Could not find net(s)
   'EXP_IO_40_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 559: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 560: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 561: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 562: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 563: Could not find net(s)
   'EXP_IO_41_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 565: Could not find net(s)
   'EXP_IO_42_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 566: Could not find net(s)
   'EXP_IO_42_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 571: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 572: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 573: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 574: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 575: Could not find net(s)
   'EXP_IO_43_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 577: Could not find net(s)
   'EXP_IO_44_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 578: Could not find net(s)
   'EXP_IO_44_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 583: Could not find net(s)
   'EXP_IO_45_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 584: Could not find net(s)
   'EXP_IO_45_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 596: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 597: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 598: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 599: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 600: Could not find net(s)
   'EXP_IO_48_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 604: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 605: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 606: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 607: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 608: Could not find net(s)
   'EXP_IO_50_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 612: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 613: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 614: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 615: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 616: Could not find net(s)
   'EXP_IO_52_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 618: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 619: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 620: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 621: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 622: Could not find net(s)
   'EXP_IO_53_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 624: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 625: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 626: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 627: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 628: Could not find net(s)
   'EXP_IO_54_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 630: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 631: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 632: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 633: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 634: Could not find net(s)
   'EXP_IO_55_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 636: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 637: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 638: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 639: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 640: Could not find net(s)
   'EXP_IO_56_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 642: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 643: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 644: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 645: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 646: Could not find net(s)
   'EXP_IO_57_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 648: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 649: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 650: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 651: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 652: Could not find net(s)
   'EXP_IO_58_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 654: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 655: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 656: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 657: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 658: Could not find net(s)
   'EXP_IO_59_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 660: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 661: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 662: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 663: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 664: Could not find net(s)
   'EXP_IO_60_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 666: Could not find net(s)
   'EXP_IO_61_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 667: Could not find net(s)
   'EXP_IO_61_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 672: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 673: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 674: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 675: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 676: Could not find net(s)
   'EXP_IO_62_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 678: Could not find net(s)
   'EXP_IO_63_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 679: Could not find net(s)
   'EXP_IO_63_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 684: Could not find net(s)
   'EXP_IO_64_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 685: Could not find net(s)
   'EXP_IO_64_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 690: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 691: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 692: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 693: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 694: Could not find net(s)
   'EXP_IO_65_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 696: Could not find net(s)
   'EXP_IO_66_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 697: Could not find net(s)
   'EXP_IO_66_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 702: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 703: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 704: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 705: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 706: Could not find net(s)
   'EXP_IO_67_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 708: Could not find net(s)
   'EXP_IO_68_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 709: Could not find net(s)
   'EXP_IO_68_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 714: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 715: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 716: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 717: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 718: Could not find net(s)
   'EXP_IO_69_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 720: Could not find net(s)
   'EXP_IO_70_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 721: Could not find net(s)
   'EXP_IO_70_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).


ERROR:NgdBuild:755 - "system.ucf" Line 726: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 727: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 728: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 729: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 730: Could not find net(s)
   'EXP_IO_71_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 732: Could not find net(s)
   'EXP_IO_72_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 733: Could not find net(s)
   'EXP_IO_72_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 738: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 739: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 740: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 741: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 742: Could not find net(s)
   'EXP_IO_73_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 744: Could not find net(s)
   'EXP_IO_74_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 745: Could not find net(s)
   'EXP_IO_74_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 750: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   

property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 751: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 752: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 753: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - "system.ucf" Line 754: Could not find net(s)
   'EXP_IO_75_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - "system.ucf" Line 756: Could not find net(s)
   'EXP_IO_76_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - "system.ucf" Line 757: Could not find net(s)
   'EXP_IO_76_pin' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Allow Unmatched LOC Constraints' ISE
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "system.ucf".

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code -1. Aborting flow
   execution... 


make: *** [implementation/system.bit] Error 1




Done!

