#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 15 20:11:22 2020
# Process ID: 1929
# Current directory: /home/op/fpga/one
# Command line: vivado
# Log file: /home/op/fpga/one/vivado.log
# Journal file: /home/op/fpga/one/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/op/fpga/one/uart/uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
add_files -norecurse {/home/op/fpga/UART_232/src/UART_rx.v /home/op/fpga/UART_232/src/TOP.v /home/op/fpga/UART_232/src/UART_tx.v /home/op/fpga/UART_232/src/UART_baudrate_generator.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/op/fpga/xdcs/Basys-3-Master.xdc
export_ip_user_files -of_objects  [get_files /home/op/fpga/xdcs/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/op/fpga/xdcs/Basys-3-Master.xdc
add_files -fileset constrs_1 -norecurse /home/op/fpga/xdcs/uartxdc.xdc
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/op/fpga/one/uart/uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/op/fpga/one/uart/uart.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TOP_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/op/fpga/UART_232/src/UART_baudrate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_BaudRate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/op/fpga/UART_232/src/UART_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rs232_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/op/fpga/UART_232/src/UART_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rs232_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/op/fpga/UART_232/src/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-2379] empty port in module declaration [/home/op/fpga/UART_232/src/TOP.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/op/fpga/one/uart/uart.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/op/fpga/one/uart/uart.sim/sim_1/behav/xsim'
xelab -wto a53466f619604c9da4adbe89981df2d4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a53466f619604c9da4adbe89981df2d4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/op/fpga/one/uart/uart.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_rs232_rx
Compiling module xil_defaultlib.UART_rs232_tx
Compiling module xil_defaultlib.UART_BaudRate_generator
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/op/fpga/one/uart/uart.sim/sim_1/behav/xsim/xsim.dir/TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 16 08:37:41 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/op/fpga/one/uart/uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 6811.219 ; gain = 124.828 ; free physical = 10707 ; free virtual = 15589
add_bp {/home/op/fpga/UART_232/src/UART_baudrate_generator.v} 22
remove_bps -file {/home/op/fpga/UART_232/src/UART_baudrate_generator.v} -line 22
launch_runs synth_1 -jobs 8
[Fri Oct 16 09:16:22 2020] Launched synth_1...
Run output will be captured here: /home/op/fpga/one/uart/uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Oct 16 09:16:57 2020] Launched impl_1...
Run output will be captured here: /home/op/fpga/one/uart/uart.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/op/fpga/xdcs/uartxdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/op/fpga/xdcs/uartxdc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/op/fpga/xdcs/uartxdc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/op/fpga/xdcs/uartxdc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/op/fpga/xdcs/uartxdc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/op/fpga/xdcs/uartxdc.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/op/fpga/xdcs/uartxdc.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/op/fpga/xdcs/uartxdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7016.656 ; gain = 0.000 ; free physical = 9811 ; free virtual = 14857
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7163.078 ; gain = 351.859 ; free physical = 9628 ; free virtual = 14679
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7695.344 ; gain = 0.000 ; free physical = 9307 ; free virtual = 14398
Restored from archive | CPU: 0.020000 secs | Memory: 0.154091 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7695.344 ; gain = 0.000 ; free physical = 9307 ; free virtual = 14398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7695.344 ; gain = 0.000 ; free physical = 9308 ; free virtual = 14400
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 16 09:19:44 2020...
