export
fn mvn(reg u32 arg0) -> reg u32 {
    reg u32 x;
    reg bool nf, zf, vf, cf;

    // Registers.
    x = #MVN(arg0);
    [x] = x;

    // Immediates.
    x = #MVN(1);
    [x] = x;
    x = #MVN(-1);
    [x] = x;
    x = #MVN(0xcacacaca); // `bbbb` pattern.
    [x] = x;
    x = #MVN(0xca00ca00); // `b0b0` pattern.
    [x] = x;
    x = #MVN(0x00ca00ca); // `0b0b` pattern.
    [x] = x;

    // Shifts.
    x = #MVN(arg0 << 0);
    [x] = x;
    x = #MVN(arg0 << 1);
    [x] = x;
    x = #MVN(arg0 << 31);
    [x] = x;
    x = #MVN(arg0 >> 1);
    [x] = x;
    x = #MVN(arg0 >> 31);
    [x] = x;
    x = #MVN(arg0 >>s 1);
    [x] = x;
    x = #MVN(arg0 >>s 31);
    [x] = x;
    x = #MVN(arg0 >>r 1);
    [x] = x;
    x = #MVN(arg0 >>r 31);
    [x] = x;

    // Set flags.
    nf, zf, cf, x = #MVNS(arg0);

    // Conditionals.
    nf, zf, cf, vf = #CMP(x, 0);

    // EQ
    x = #MVNcc(arg0, zf, x);
    // NE
    x = #MVNcc(arg0, !zf, x);
    // CS
    x = #MVNcc(arg0, cf, x);
    // CC
    x = #MVNcc(arg0, !cf, x);
    // MI
    x = #MVNcc(arg0, nf, x);
    // PL
    x = #MVNcc(arg0, !nf, x);
    // VS
    x = #MVNcc(arg0, vf, x);
    // VC
    x = #MVNcc(arg0, !vf, x);
    // HI
    x = #MVNcc(arg0, cf && !zf, x);
    // LS
    x = #MVNcc(arg0, !cf || zf, x);
    // GE
    x = #MVNcc(arg0, nf == vf, x);
    // LT
    x = #MVNcc(arg0, nf != vf, x);
    // GT
    x = #MVNcc(arg0, !zf && nf == vf, x);
    // LE
    x = #MVNcc(arg0, zf || nf != vf, x);

    // Combinations.
    nf, zf, cf, x = #MVNScc(arg0, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #MVNS(2);
    [x] = x;
    ?{}, x = #MVNS(0xcacacaca);
    [x] = x;
    ?{}, x = #MVNS(0xca00ca00);
    [x] = x;
    ?{}, x = #MVNS(0x00ca00ca);
    [x] = x;
    nf, zf, cf, x = #MVNS(arg0 << 3);
    [x] = x;
    nf, zf, cf, x = #MVNS(arg0 >> 3);
    [x] = x;
    nf, zf, cf, x = #MVNS(arg0 >>s 3);
    [x] = x;
    nf, zf, cf, x = #MVNS(arg0 >>r 3);
    [x] = x;
    nf, zf, cf, x = #MVNScc(2, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #MVNScc(arg0 << 3, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #MVNScc(arg0 << 3, !!(nf == vf), nf, zf, cf, x);
    nf, zf, cf, x = #MVNScc(arg0 >> 3, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #MVNScc(arg0 >>s 3, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #MVNScc(arg0 >>r 3, nf == vf, nf, zf, cf, x);
    x = #MVNcc(arg0, !!!!zf, x);
    x = #MVNcc(2, zf, x);
    x = #MVNcc(2, !!zf, x);
    x = #MVNcc(arg0 << 3, zf, x);
    x = #MVNcc(arg0 << 3, !!zf, x);
    x = #MVNcc(arg0 >> 3, zf, x);
    x = #MVNcc(arg0 >>s 3, zf, x);
    x = #MVNcc(arg0 >>r 3, zf, x);

    reg u32 res;
    res = x;
    return res;
}
