0.7
2020.2
Jun 16 2023
19:55:58
Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.srcs/sim_1/new/FA_TB.sv,1697055636,systemVerilog,,,,FA_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.srcs/sim_1/new/HA_TB.sv,1696960823,systemVerilog,,,,HA_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.srcs/sim_1/new/RLC_TB.sv,1697068294,systemVerilog,,,,RLC_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.srcs/sources_1/new/FA.sv,1697057128,systemVerilog,,Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.srcs/sources_1/new/HA.sv,,FA,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.srcs/sources_1/new/HA.sv,1697057691,systemVerilog,,Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.srcs/sources_1/new/RLC.sv,,HA,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.srcs/sources_1/new/RLC.sv,1697068839,systemVerilog,,Z:/Documents/git/CPE-133/Lab-2-Adder/Lab-2-Adder/Lab-2-Adder.srcs/sim_1/new/RLC_TB.sv,,RLC,,uvm,,,,,,
