

================================================================
== Vivado HLS Report for 'conv_layer2'
================================================================
* Date:           Sat Mar 21 14:57:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.952|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  612001|  612001|  612001|  612001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                      |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- conv_layer2_neurons_loop            |  612000|  612000|     38250|          -|          -|    16|    no    |
        | + conv_layer2_biases_outer_loop      |     195|     195|        15|          -|          -|    13|    no    |
        |  ++ conv_layer2_biases_inner_loop    |      13|      13|         1|          -|          -|    13|    no    |
        | + conv_layer2_kernel_0_loop          |   37686|   37686|      6281|          -|          -|     6|    no    |
        |  ++ conv_layer2_kernel_1_loop        |    6279|    6279|       483|          -|          -|    13|    no    |
        |   +++ conv_layer2_kernel_2_loop      |     481|     481|        37|          -|          -|    13|    no    |
        |    ++++ conv_layer2_kernel_3_loop    |      33|      33|        11|          -|          -|     3|    no    |
        |     +++++ conv_layer2_kernel_4_loop  |       9|       9|         3|          -|          -|     3|    no    |
        | + conv_layer2_relu_outer_loop        |     364|     364|        28|          -|          -|    13|    no    |
        |  ++ conv_layer2_relu_inner_loop      |      26|      26|         2|          -|          -|    13|    no    |
        +--------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|    1203|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       2|       1|
|Multiplexer      |        -|      -|       -|     338|
|Register         |        -|      -|     355|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     357|    1542|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |            Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_2_biases_V_U   |conv_layer2_conv_2_biases_V   |        0|  2|   1|    16|    2|     1|           32|
    |conv_2_weights_V_U  |conv_layer2_conv_2_weights_V  |        1|  0|   0|   864|    4|     1|         3456|
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                              |        1|  2|   1|   880|    6|     2|         3488|
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |r_V_5_fu_906_p2                 |     *    |      0|  0|  49|           9|           4|
    |accumulation_V_fu_1092_p2       |     +    |      0|  0|  15|           8|           8|
    |col_1_fu_537_p2                 |     +    |      0|  0|  13|           4|           1|
    |col_2_fu_1314_p2                |     +    |      0|  0|  13|           4|           1|
    |col_3_fu_1240_p2                |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_771_p2                   |     +    |      0|  0|  12|           1|           3|
    |j_2_fu_878_p2                   |     +    |      0|  0|  12|           1|           3|
    |ker_1_fu_587_p2                 |     +    |      0|  0|  12|           3|           1|
    |next_mul_fu_382_p2              |     +    |      0|  0|  15|           8|           4|
    |p_4_fu_394_p2                   |     +    |      0|  0|  15|           5|           1|
    |p_Val2_27_fu_459_p2             |     +    |      0|  0|  10|           2|           2|
    |p_Val2_30_fu_1194_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_33_fu_950_p2             |     +    |      0|  0|  15|           8|           8|
    |ret_V_4_fu_1180_p2              |     +    |      0|  0|  16|           9|           9|
    |ret_V_fu_1078_p2                |     +    |      0|  0|  16|           9|           9|
    |row_1_fu_475_p2                 |     +    |      0|  0|  13|           4|           1|
    |row_2_fu_1252_p2                |     +    |      0|  0|  13|           4|           1|
    |row_3_fu_718_p2                 |     +    |      0|  0|  13|           4|           1|
    |tmp_29_fu_656_p2                |     +    |      0|  0|  13|           4|           2|
    |tmp_33_fu_485_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_34_fu_808_p2                |     +    |      0|  0|  13|           2|           4|
    |tmp_36_fu_734_p2                |     +    |      0|  0|  13|           4|           4|
    |tmp_41_fu_858_p2                |     +    |      0|  0|  13|           4|           4|
    |tmp_49_fu_601_p2                |     +    |      0|  0|  17|          10|          10|
    |tmp_56_fu_561_p2                |     +    |      0|  0|  19|          12|          12|
    |tmp_57_fu_571_p2                |     +    |      0|  0|  19|          12|          12|
    |tmp_58_fu_1262_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_63_fu_666_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_70_fu_1338_p2               |     +    |      0|  0|  19|          12|          12|
    |tmp_71_fu_1348_p2               |     +    |      0|  0|  19|          12|          12|
    |tmp_75_fu_828_p2                |     +    |      0|  0|  19|          12|          12|
    |tmp_76_fu_838_p2                |     +    |      0|  0|  19|          12|          12|
    |tmp_77_fu_744_p2                |     +    |      0|  0|  16|           9|           9|
    |tmp_80_fu_781_p2                |     +    |      0|  0|  71|          64|          64|
    |tmp_84_fu_868_p2                |     +    |      0|  0|  19|          12|          12|
    |tmp_85_fu_888_p2                |     +    |      0|  0|  18|          11|          11|
    |tmp_30_fu_429_p2                |     -    |      0|  0|  16|           9|           9|
    |tmp_37_fu_507_p2                |     -    |      0|  0|  19|          12|          12|
    |tmp_46_fu_525_p2                |     -    |      0|  0|  19|          12|          12|
    |tmp_51_fu_622_p2                |     -    |      0|  0|  71|          64|          64|
    |tmp_53_fu_640_p2                |     -    |      0|  0|  15|           8|           8|
    |tmp_60_fu_1284_p2               |     -    |      0|  0|  19|          12|          12|
    |tmp_62_fu_1302_p2               |     -    |      0|  0|  19|          12|          12|
    |tmp_65_fu_688_p2                |     -    |      0|  0|  19|          12|          12|
    |tmp_67_fu_706_p2                |     -    |      0|  0|  19|          12|          12|
    |tmp_79_fu_765_p2                |     -    |      0|  0|  19|          12|          12|
    |tmp_83_fu_802_p2                |     -    |      0|  0|  18|          11|          11|
    |brmerge740_demorgan_fu_1010_p2  |    and   |      0|  0|   6|           1|           1|
    |carry_1_fu_970_p2               |    and   |      0|  0|   6|           1|           1|
    |overflow_2_fu_1216_p2           |    and   |      0|  0|   6|           1|           1|
    |overflow_fu_1004_p2             |    and   |      0|  0|   6|           1|           1|
    |underflow_4_fu_1228_p2          |    and   |      0|  0|   6|           1|           1|
    |underflow_5_fu_1112_p2          |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_1026_p2            |    and   |      0|  0|   6|           1|           1|
    |exitcond1_fu_650_p2             |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_712_p2             |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_728_p2             |   icmp   |      0|  0|   9|           3|           2|
    |exitcond4_fu_852_p2             |   icmp   |      0|  0|   9|           3|           2|
    |exitcond5_fu_388_p2             |   icmp   |      0|  0|  11|           5|           6|
    |exitcond6_fu_469_p2             |   icmp   |      0|  0|   9|           4|           3|
    |exitcond7_fu_581_p2             |   icmp   |      0|  0|   9|           3|           3|
    |exitcond8_fu_531_p2             |   icmp   |      0|  0|   9|           4|           3|
    |exitcond9_fu_1246_p2            |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_fu_1308_p2             |   icmp   |      0|  0|   9|           4|           3|
    |tmp_31_fu_1369_p2               |   icmp   |      0|  0|  11|           8|           1|
    |brmerge15_fu_1031_p2            |    or    |      0|  0|   6|           1|           1|
    |brmerge17_fu_1130_p2            |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_999_p2               |    or    |      0|  0|   6|           1|           1|
    |p_761_not_fu_1043_p2            |    or    |      0|  0|   6|           1|           1|
    |tmp1_demorgan_fu_1015_p2        |    or    |      0|  0|   6|           1|           1|
    |tmp2_fu_1037_p2                 |    or    |      0|  0|   6|           1|           1|
    |deleted_ones_fu_989_p3          |  select  |      0|  0|   2|           1|           1|
    |output_V_load_phi_fu_1358_p3    |  select  |      0|  0|   8|           1|           8|
    |output_V_load_phi_s_fu_1375_p3  |  select  |      0|  0|   7|           1|           7|
    |p_3_fu_1144_p3                  |  select  |      0|  0|   9|           1|           9|
    |p_Val2_18_fu_1164_p3            |  select  |      0|  0|   8|           1|           8|
    |p_Val2_24_be_fu_1152_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_31_cast_fu_447_p3        |  select  |      0|  0|   2|           1|           2|
    |p_Val2_34_fu_1062_p3            |  select  |      0|  0|   8|           1|           8|
    |p_mux5_fu_1136_p3               |  select  |      0|  0|   8|           1|           7|
    |p_mux_fu_1048_p3                |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_1055_p3                  |  select  |      0|  0|   9|           1|           9|
    |brmerge14_fu_1234_p2            |    xor   |      0|  0|   6|           1|           1|
    |brmerge16_fu_1118_p2            |    xor   |      0|  0|   6|           1|           1|
    |p_not_fu_995_p2                 |    xor   |      0|  0|   6|           1|           1|
    |rev_fu_964_p2                   |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i54_0_not_fu_1124_p2  |    xor   |      0|  0|   6|           1|           2|
    |tmp1_fu_1020_p2                 |    xor   |      0|  0|   6|           1|           2|
    |tmp_39_fu_1210_p2               |    xor   |      0|  0|   6|           1|           2|
    |tmp_40_fu_1222_p2               |    xor   |      0|  0|   6|           1|           2|
    |tmp_47_fu_984_p2                |    xor   |      0|  0|   6|           1|           2|
    |tmp_48_fu_1106_p2               |    xor   |      0|  0|   6|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1203|         567|         594|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  89|         18|    1|         18|
    |col2_reg_302         |   9|          2|    4|          8|
    |col4_reg_371         |   9|          2|    4|          8|
    |col_reg_268          |   9|          2|    4|          8|
    |i_reg_326            |   9|          2|    3|          6|
    |j_reg_349            |   9|          2|    3|          6|
    |ker_reg_279          |   9|          2|    3|          6|
    |output_0_V_address0  |  33|          6|   11|         66|
    |output_0_V_d0        |  33|          6|    8|         48|
    |output_1_V_address0  |  33|          6|   11|         66|
    |output_1_V_d0        |  33|          6|    8|         48|
    |p_Val2_19_reg_337    |   9|          2|    8|         16|
    |p_Val2_28_reg_314    |   9|          2|    8|         16|
    |p_reg_233            |   9|          2|    5|         10|
    |phi_mul_reg_245      |   9|          2|    8|         16|
    |row1_reg_290         |   9|          2|    4|          8|
    |row3_reg_360         |   9|          2|    4|          8|
    |row_reg_257          |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 338|         68|  101|        370|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  17|   0|   17|          0|
    |brmerge14_reg_1577          |   1|   0|    1|          0|
    |carry_1_reg_1546            |   1|   0|    1|          0|
    |col2_reg_302                |   4|   0|    4|          0|
    |col4_reg_371                |   4|   0|    4|          0|
    |col_2_reg_1607              |   4|   0|    4|          0|
    |col_reg_268                 |   4|   0|    4|          0|
    |i_5_reg_1494                |   3|   0|    3|          0|
    |i_reg_326                   |   3|   0|    3|          0|
    |j_2_reg_1522                |   3|   0|    3|          0|
    |j_reg_349                   |   3|   0|    3|          0|
    |ker_1_reg_1450              |   3|   0|    3|          0|
    |ker_reg_279                 |   3|   0|    3|          0|
    |next_mul_reg_1389           |   8|   0|    8|          0|
    |output_0_V_addr_1_reg_1617  |  11|   0|   11|          0|
    |output_0_V_addr_2_reg_1504  |  11|   0|   11|          0|
    |output_1_V_addr_1_reg_1622  |  11|   0|   11|          0|
    |output_1_V_addr_2_reg_1509  |  11|   0|   11|          0|
    |overflow_2_reg_1569         |   1|   0|    1|          0|
    |p_4_reg_1397                |   5|   0|    5|          0|
    |p_Result_14_reg_1554        |   1|   0|    1|          0|
    |p_Result_s_reg_1532         |   1|   0|    1|          0|
    |p_Val2_19_reg_337           |   8|   0|    8|          0|
    |p_Val2_25_cast_reg_1412     |   8|   0|    8|          0|
    |p_Val2_28_reg_314           |   8|   0|    8|          0|
    |p_Val2_33_reg_1540          |   8|   0|    8|          0|
    |p_reg_233                   |   5|   0|    5|          0|
    |phi_mul_reg_245             |   8|   0|    8|          0|
    |row1_reg_290                |   4|   0|    4|          0|
    |row3_reg_360                |   4|   0|    4|          0|
    |row_1_reg_1421              |   4|   0|    4|          0|
    |row_2_reg_1589              |   4|   0|    4|          0|
    |row_reg_257                 |   4|   0|    4|          0|
    |tmp_37_reg_1426             |  12|   0|   12|          0|
    |tmp_46_reg_1431             |  11|   0|   12|          1|
    |tmp_51_reg_1455             |  64|   0|   64|          0|
    |tmp_55_cast_reg_1407        |   9|   0|   10|          1|
    |tmp_60_reg_1594             |  12|   0|   12|          0|
    |tmp_62_reg_1599             |  11|   0|   12|          1|
    |tmp_65_reg_1468             |  12|   0|   12|          0|
    |tmp_67_cast_reg_1460        |   9|   0|    9|          0|
    |tmp_67_reg_1473             |  11|   0|   12|          1|
    |tmp_68_reg_1612             |   1|   0|    1|          0|
    |tmp_73_reg_1565             |   1|   0|    1|          0|
    |tmp_79_reg_1489             |  12|   0|   12|          0|
    |tmp_83_reg_1499             |  11|   0|   11|          0|
    |underflow_4_reg_1573        |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 355|   0|  359|          4|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_done              | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|input_V_address0     | out |   11|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |    9|  ap_memory |    input_V   |     array    |
|output_0_V_address0  | out |   11|  ap_memory |  output_0_V  |     array    |
|output_0_V_ce0       | out |    1|  ap_memory |  output_0_V  |     array    |
|output_0_V_we0       | out |    1|  ap_memory |  output_0_V  |     array    |
|output_0_V_d0        | out |    8|  ap_memory |  output_0_V  |     array    |
|output_0_V_q0        |  in |    8|  ap_memory |  output_0_V  |     array    |
|output_1_V_address0  | out |   11|  ap_memory |  output_1_V  |     array    |
|output_1_V_ce0       | out |    1|  ap_memory |  output_1_V  |     array    |
|output_1_V_we0       | out |    1|  ap_memory |  output_1_V  |     array    |
|output_1_V_d0        | out |    8|  ap_memory |  output_1_V  |     array    |
|output_1_V_q0        |  in |    8|  ap_memory |  output_1_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

