
===========================================================================
report_checks -path_delay max (Setup)
============================================================================

======================= Slowest Corner ===================================

Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.11    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.24    0.81    0.81 ^ _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net2 (net)
                  0.24    0.00    0.81 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.27    0.44    1.25 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.27    0.00    1.26 ^ seven_segment_digit (out)
                                  1.26   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.01    2.01 ^ rst (in)
     1    0.00                           rst (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_2)
                  0.22    0.30    2.31 ^ input1/X (sky130_fd_sc_hd__buf_2)
     2    0.03                           net1 (net)
                  0.22    0.00    2.32 ^ _02_/B (sky130_fd_sc_hd__nor2_1)
                  0.06    0.13    2.44 v _02_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.06    0.00    2.44 v _04_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.03    0.02   10.02 ^ clk (in)
     1    0.00                           clk (net)
                  0.03    0.00   10.02 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.77   clock uncertainty
                          0.00    9.77   clock reconvergence pessimism
                         -0.27    9.49   library setup time
                                  9.49   data required time
-----------------------------------------------------------------------------
                                  9.49   data required time
                                 -2.44   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)



======================= Typical Corner ===================================

Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.07    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.15    0.41    0.41 ^ _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           net2 (net)
                  0.15    0.00    0.41 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    0.65 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.17    0.00    0.66 ^ seven_segment_digit (out)
                                  0.66   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ rst (in)
     1    0.00                           rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_2)
                  0.14    0.17    2.18 ^ input1/X (sky130_fd_sc_hd__buf_2)
     2    0.03                           net1 (net)
                  0.14    0.00    2.18 ^ _02_/B (sky130_fd_sc_hd__nor2_1)
                  0.04    0.05    2.24 v _02_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.04    0.00    2.24 v _04_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.24   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.02    0.01   10.01 ^ clk (in)
     1    0.00                           clk (net)
                  0.02    0.00   10.01 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.76   clock uncertainty
                          0.00    9.76   clock reconvergence pessimism
                         -0.11    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)



======================= Fastest Corner ===================================

Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.05    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.11    0.26    0.26 ^ _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           net2 (net)
                  0.11    0.00    0.26 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.13    0.17    0.43 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.13    0.00    0.43 ^ seven_segment_digit (out)
                                  0.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.01    0.01    2.01 ^ rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_2)
                  0.10    0.12    2.12 ^ input1/X (sky130_fd_sc_hd__buf_2)
     2    0.03                           net1 (net)
                  0.10    0.00    2.13 ^ _02_/B (sky130_fd_sc_hd__nor2_1)
                  0.03    0.02    2.15 v _02_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.03    0.00    2.15 v _04_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.15   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.01    0.01   10.01 ^ clk (in)
     1    0.00                           clk (net)
                  0.01    0.00   10.01 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.76   clock uncertainty
                          0.00    9.76   clock reconvergence pessimism
                         -0.07    9.69   library setup time
                                  9.69   data required time
-----------------------------------------------------------------------------
                                  9.69   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


