
*** Running vivado
    with args -log system_top_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top_wrapper.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_top_wrapper.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/U0'
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/U0'
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/U0'
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/U0'
Parsing XDC File [C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_constraint.xdc]
Finished Parsing XDC File [C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_constraint.xdc]
Parsing XDC File [C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/.Xil/Vivado-6608-maclab3-PC/dcp/system_top_wrapper.xdc]
Finished Parsing XDC File [C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/.Xil/Vivado-6608-maclab3-PC/dcp/system_top_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 882.379 ; gain = 694.598
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 885.375 ; gain = 2.996

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e35120f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 886.098 ; gain = 0.723

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 1417 cells.
Phase 2 Constant Propagation | Checksum: 25f408679

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 886.098 ; gain = 0.723

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4822 unconnected nets.
INFO: [Opt 31-11] Eliminated 1634 unconnected cells.
Phase 3 Sweep | Checksum: 2930b2cf9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 886.098 ; gain = 0.723
Ending Logic Optimization Task | Checksum: 2930b2cf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 886.098 ; gain = 0.723
Implement Debug Cores | Checksum: 27d603df7
Logic Optimization | Checksum: 27d603df7

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 2930b2cf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 886.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 886.098 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 887.492 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 887.492 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 18e01e591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 887.492 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 18e01e591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 887.492 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 18e01e591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 887.492 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 2297df0a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 887.492 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 2297df0a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.643 . Memory (MB): peak = 887.492 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 2297df0a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.652 . Memory (MB): peak = 887.492 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bb142501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 887.879 ; gain = 0.387

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 23524fff9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 888.930 ; gain = 1.438
Phase 1.1.8.1 Place Init Design | Checksum: 25d3290d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 888.934 ; gain = 1.441
Phase 1.1.8 Build Placer Netlist Model | Checksum: 25d3290d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 888.934 ; gain = 1.441

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 24e86eff0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 888.934 ; gain = 1.441
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 24e86eff0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 888.934 ; gain = 1.441
Phase 1.1 Placer Initialization Core | Checksum: 24e86eff0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 888.934 ; gain = 1.441
Phase 1 Placer Initialization | Checksum: 24e86eff0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 888.934 ; gain = 1.441

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1aa6aa59f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 896.227 ; gain = 8.734

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aa6aa59f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 896.227 ; gain = 8.734

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1df7f8279

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 904.422 ; gain = 16.930

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 172036151

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 904.422 ; gain = 16.930

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 22dcbe1ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 904.484 ; gain = 16.992

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1d2fee6b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d2fee6b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 908.684 ; gain = 21.191
Phase 3 Detail Placement | Checksum: 1d2fee6b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1e2ce18d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1fe6690c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191
Phase 4.2 Post Placement Optimization | Checksum: 1fe6690c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1fe6690c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1fe6690c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1c5e1396e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1c5e1396e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1c5e1396e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=4.688  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1c5e1396e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191
Phase 4.4 Placer Reporting | Checksum: 1c5e1396e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1ce3858b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce3858b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191
Ending Placer Task | Checksum: 11b235d26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 908.684 ; gain = 21.191
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 908.684 ; gain = 22.586
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 909.652 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 909.652 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 129cefe08

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1056.984 ; gain = 129.211
Phase 1 Build RT Design | Checksum: a518aa39

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1056.984 ; gain = 129.211

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a518aa39

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1056.984 ; gain = 129.211

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: a518aa39

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.281 ; gain = 137.508

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: d6ed809e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.199 ; gain = 150.426

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: d6ed809e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.199 ; gain = 150.426

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: d6ed809e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.199 ; gain = 150.426
Phase 2.5.1 Update timing with NCN CRPR | Checksum: d6ed809e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.199 ; gain = 150.426
Phase 2.5 Update Timing | Checksum: d6ed809e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.199 ; gain = 150.426
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.74   | TNS=0      | WHS=-0.191 | THS=-13.1  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: d6ed809e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.199 ; gain = 150.426
Phase 2 Router Initialization | Checksum: d6ed809e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.199 ; gain = 150.426

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14eb94644

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: c61413ef

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: c61413ef

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.16   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: f0788f9d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426
Phase 4.1 Global Iteration 0 | Checksum: f0788f9d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426
Phase 4 Rip-up And Reroute | Checksum: f0788f9d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: f0788f9d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.28   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: f0788f9d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f0788f9d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.28   | TNS=0      | WHS=0.041  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: f0788f9d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426
Phase 6 Post Hold Fix | Checksum: f0788f9d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.153412 %
  Global Horizontal Routing Utilization  = 0.199713 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: f0788f9d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.199 ; gain = 150.426

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: abfcdd26

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 1078.199 ; gain = 150.426

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=5.315  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: abfcdd26

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1078.199 ; gain = 150.426
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: abfcdd26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1078.199 ; gain = 150.426

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1078.199 ; gain = 150.426
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 1078.199 ; gain = 168.547
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets system_top_i/processing_system7_0/U0/FCLK_RESET0_N]'  to set the static_probabiblity to '1'  if desired.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1078.199 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 135 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jan 15 17:08:24 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2013.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1275.035 ; gain = 196.836
INFO: [Common 17-206] Exiting Vivado at Thu Jan 15 17:08:24 2015...

*** Running vivado
    with args -log system_top_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top_wrapper.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_top_wrapper.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/U0'
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/U0'
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/U0'
Finished Parsing XDC File [c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/U0'
Parsing XDC File [C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_constraint.xdc]
Finished Parsing XDC File [C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_constraint.xdc]
Parsing XDC File [C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/.Xil/Vivado-1116-maclab3-PC/dcp/system_top_wrapper.xdc]
Finished Parsing XDC File [C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/.Xil/Vivado-1116-maclab3-PC/dcp/system_top_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 882.180 ; gain = 695.098
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 885.449 ; gain = 3.266

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20b065b22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 886.188 ; gain = 0.738

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 1417 cells.
Phase 2 Constant Propagation | Checksum: 26db338ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 886.188 ; gain = 0.738

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4822 unconnected nets.
INFO: [Opt 31-11] Eliminated 1634 unconnected cells.
Phase 3 Sweep | Checksum: 2c97e85ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 886.188 ; gain = 0.738
Ending Logic Optimization Task | Checksum: 2c97e85ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 886.188 ; gain = 0.738
Implement Debug Cores | Checksum: 2fa546b84
Logic Optimization | Checksum: 2fa546b84

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 2c97e85ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 886.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 886.188 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 888.086 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 888.086 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 18e01e591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 888.086 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 18e01e591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 888.086 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 18e01e591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 888.086 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 2297df0a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.349 . Memory (MB): peak = 888.086 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 2297df0a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.470 . Memory (MB): peak = 888.086 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 2297df0a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.476 . Memory (MB): peak = 888.086 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bb142501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 888.086 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 23524fff9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 889.586 ; gain = 1.500
Phase 1.1.8.1 Place Init Design | Checksum: 25d3290d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 889.613 ; gain = 1.527
Phase 1.1.8 Build Placer Netlist Model | Checksum: 25d3290d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 889.613 ; gain = 1.527

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 24e86eff0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 889.613 ; gain = 1.527
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 24e86eff0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 889.613 ; gain = 1.527
Phase 1.1 Placer Initialization Core | Checksum: 24e86eff0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 889.613 ; gain = 1.527
Phase 1 Placer Initialization | Checksum: 24e86eff0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 889.613 ; gain = 1.527

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1aa6aa59f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 896.816 ; gain = 8.730

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aa6aa59f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 896.816 ; gain = 8.730

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1df7f8279

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 904.063 ; gain = 15.977

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 172036151

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 904.063 ; gain = 15.977

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 22dcbe1ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 904.836 ; gain = 16.750

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1d2fee6b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d2fee6b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 908.848 ; gain = 20.762
Phase 3 Detail Placement | Checksum: 1d2fee6b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1e2ce18d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1fe6690c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762
Phase 4.2 Post Placement Optimization | Checksum: 1fe6690c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1fe6690c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1fe6690c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1c5e1396e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1c5e1396e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1c5e1396e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=4.688  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1c5e1396e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762
Phase 4.4 Placer Reporting | Checksum: 1c5e1396e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1ce3858b9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce3858b9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762
Ending Placer Task | Checksum: 11b235d26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 20.762
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 908.848 ; gain = 22.660
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 911.719 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 911.719 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 129cefe08

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1057.387 ; gain = 128.574
Phase 1 Build RT Design | Checksum: a518aa39

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1057.387 ; gain = 128.574

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a518aa39

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1057.387 ; gain = 128.574

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: a518aa39

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1064.680 ; gain = 135.867

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: d6ed809e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1078.707 ; gain = 149.895

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: d6ed809e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1078.707 ; gain = 149.895

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: d6ed809e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.707 ; gain = 149.895
Phase 2.5.1 Update timing with NCN CRPR | Checksum: d6ed809e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.707 ; gain = 149.895
Phase 2.5 Update Timing | Checksum: d6ed809e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.707 ; gain = 149.895
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.74   | TNS=0      | WHS=-0.191 | THS=-13.1  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: d6ed809e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.707 ; gain = 149.895
Phase 2 Router Initialization | Checksum: d6ed809e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.707 ; gain = 149.895

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14eb94644

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.707 ; gain = 149.895

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: c61413ef

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1078.707 ; gain = 149.895

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: c61413ef

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.16   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: f0788f9d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895
Phase 4.1 Global Iteration 0 | Checksum: f0788f9d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895
Phase 4 Rip-up And Reroute | Checksum: f0788f9d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: f0788f9d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.28   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: f0788f9d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f0788f9d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.28   | TNS=0      | WHS=0.041  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: f0788f9d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895
Phase 6 Post Hold Fix | Checksum: f0788f9d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.153412 %
  Global Horizontal Routing Utilization  = 0.199713 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: f0788f9d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: abfcdd26

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1078.707 ; gain = 149.895

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=5.315  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: abfcdd26

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 1078.707 ; gain = 149.895
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: abfcdd26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1078.707 ; gain = 149.895

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1078.707 ; gain = 149.895
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 1078.707 ; gain = 166.988
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets system_top_i/processing_system7_0/U0/FCLK_RESET0_N]'  to set the static_probabiblity to '1'  if desired.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1078.707 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 135 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jan 15 17:55:46 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2013.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:01:39 . Memory (MB): peak = 1276.648 ; gain = 197.941
INFO: [Common 17-206] Exiting Vivado at Thu Jan 15 17:55:46 2015...
