// Seed: 2533300929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wire id_8 = id_8;
  always @(1) id_7 = 1;
endmodule
module module_1 (
    input logic id_0
    , id_8,
    input wire id_1,
    output logic id_2,
    output supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    output tri0 id_6
);
  assign id_5 = 1;
  always @(id_0 == id_8 or 1) id_2 = id_0;
  always @(id_1) begin
    id_2 <= 1;
  end
  assign id_8 = 1 & 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8
  );
endmodule
