<stg><name>compute</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:9 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:10 %store_ln141 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:9 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln141 = br void %VITIS_LOOP_142_4

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_142_4:0 %i_7 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_142_4:1 %trunc_ln141 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln141"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_142_4:2 %icmp_ln141 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_142_4:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_142_4:4 %add_ln141 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_142_4:5 %br_ln141 = br i1 %icmp_ln141, void %VITIS_LOOP_142_4.split, void %for.end40

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="0">
<![CDATA[
VITIS_LOOP_142_4.split:1 %call_ln141 = call void @compute_Pipeline_VITIS_LOOP_142_4, i6 %trunc_ln141, i16 %reg_file_4_0, i16 %reg_file_4_1, i16 %reg_file_2_0, i16 %reg_file_2_1, i16 %reg_file_3_0, i16 %reg_file_3_1, i16 %reg_file_5_0, i16 %reg_file_5_1

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_142_4.split:2 %store_ln141 = store i7 %add_ln141, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
for.end40:0 %ret_ln152 = ret

]]></Node>
<StgValue><ssdm name="ret_ln152"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_142_4.split:0 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="0">
<![CDATA[
VITIS_LOOP_142_4.split:1 %call_ln141 = call void @compute_Pipeline_VITIS_LOOP_142_4, i6 %trunc_ln141, i16 %reg_file_4_0, i16 %reg_file_4_1, i16 %reg_file_2_0, i16 %reg_file_2_1, i16 %reg_file_3_0, i16 %reg_file_3_1, i16 %reg_file_5_0, i16 %reg_file_5_1

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_142_4.split:3 %br_ln141 = br void %VITIS_LOOP_142_4

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="reg_file_4_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="reg_file_4_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="reg_file_5_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="reg_file_5_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="i" fromId="43" toId="5">
</dataflow>
<dataflow id="46" from="compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2" to="call_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="reg_file_5_1" to="call_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="48" from="reg_file_5_0" to="call_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="store_ln141" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="i" to="store_ln141" fromId="5" toId="7">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="reg_file_2_0" to="specmemcore_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="62" from="reg_file_2_1" to="specmemcore_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="67" from="reg_file_3_0" to="specmemcore_ln0" fromId="37" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="72" from="reg_file_3_1" to="specmemcore_ln0" fromId="38" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="77" from="reg_file_4_0" to="specmemcore_ln0" fromId="39" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="12">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="13">
</dataflow>
<dataflow id="82" from="reg_file_4_1" to="specmemcore_ln0" fromId="40" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="13">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="14">
</dataflow>
<dataflow id="87" from="reg_file_5_0" to="specmemcore_ln0" fromId="41" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="15">
</dataflow>
<dataflow id="92" from="reg_file_5_1" to="specmemcore_ln0" fromId="42" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="15">
</dataflow>
<dataflow id="96" from="compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2" to="call_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="97" from="reg_file_5_1" to="call_ln0" fromId="42" toId="16">
</dataflow>
<dataflow id="98" from="reg_file_5_0" to="call_ln0" fromId="41" toId="16">
</dataflow>
<dataflow id="99" from="i" to="i_7" fromId="5" toId="18">
</dataflow>
<dataflow id="100" from="i_7" to="trunc_ln141" fromId="18" toId="19">
</dataflow>
<dataflow id="101" from="i_7" to="icmp_ln141" fromId="18" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_102" to="icmp_ln141" fromId="102" toId="20">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_106" to="empty" fromId="106" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_106" to="empty" fromId="106" toId="21">
</dataflow>
<dataflow id="109" from="StgValue_106" to="empty" fromId="106" toId="21">
</dataflow>
<dataflow id="110" from="i_7" to="add_ln141" fromId="18" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_111" to="add_ln141" fromId="111" toId="22">
</dataflow>
<dataflow id="113" from="icmp_ln141" to="br_ln141" fromId="20" toId="23">
</dataflow>
<dataflow id="115" from="compute_Pipeline_VITIS_LOOP_142_4" to="call_ln141" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="trunc_ln141" to="call_ln141" fromId="19" toId="24">
</dataflow>
<dataflow id="117" from="reg_file_4_0" to="call_ln141" fromId="39" toId="24">
</dataflow>
<dataflow id="118" from="reg_file_4_1" to="call_ln141" fromId="40" toId="24">
</dataflow>
<dataflow id="119" from="reg_file_2_0" to="call_ln141" fromId="35" toId="24">
</dataflow>
<dataflow id="120" from="reg_file_2_1" to="call_ln141" fromId="36" toId="24">
</dataflow>
<dataflow id="121" from="reg_file_3_0" to="call_ln141" fromId="37" toId="24">
</dataflow>
<dataflow id="122" from="reg_file_3_1" to="call_ln141" fromId="38" toId="24">
</dataflow>
<dataflow id="123" from="reg_file_5_0" to="call_ln141" fromId="41" toId="24">
</dataflow>
<dataflow id="124" from="reg_file_5_1" to="call_ln141" fromId="42" toId="24">
</dataflow>
<dataflow id="125" from="add_ln141" to="store_ln141" fromId="22" toId="25">
</dataflow>
<dataflow id="126" from="i" to="store_ln141" fromId="5" toId="25">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopName" to="specloopname_ln131" fromId="127" toId="27">
</dataflow>
<dataflow id="130" from="empty_19" to="specloopname_ln131" fromId="129" toId="27">
</dataflow>
<dataflow id="131" from="compute_Pipeline_VITIS_LOOP_142_4" to="call_ln141" fromId="114" toId="28">
</dataflow>
<dataflow id="132" from="trunc_ln141" to="call_ln141" fromId="19" toId="28">
</dataflow>
<dataflow id="133" from="reg_file_4_0" to="call_ln141" fromId="39" toId="28">
</dataflow>
<dataflow id="134" from="reg_file_4_1" to="call_ln141" fromId="40" toId="28">
</dataflow>
<dataflow id="135" from="reg_file_2_0" to="call_ln141" fromId="35" toId="28">
</dataflow>
<dataflow id="136" from="reg_file_2_1" to="call_ln141" fromId="36" toId="28">
</dataflow>
<dataflow id="137" from="reg_file_3_0" to="call_ln141" fromId="37" toId="28">
</dataflow>
<dataflow id="138" from="reg_file_3_1" to="call_ln141" fromId="38" toId="28">
</dataflow>
<dataflow id="139" from="reg_file_5_0" to="call_ln141" fromId="41" toId="28">
</dataflow>
<dataflow id="140" from="reg_file_5_1" to="call_ln141" fromId="42" toId="28">
</dataflow>
<dataflow id="141" from="icmp_ln141" to="StgValue_3" fromId="20" toId="3">
</dataflow>
</dataflows>


</stg>
