
F4Disc-p06b-SchTimer_Pre-emptive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  0800a28c  0800a28c  0001a28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a360  0800a360  00020158  2**0
                  CONTENTS
  4 .ARM          00000008  0800a360  0800a360  0001a360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a368  0800a368  00020158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a368  0800a368  0001a368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a36c  0800a36c  0001a36c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000158  20000000  0800a370  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020158  2**0
                  CONTENTS
 10 .bss          00001ee0  20000158  20000158  00020158  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002038  20002038  00020158  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020158  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001a2c0  00000000  00000000  000201cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000437c  00000000  00000000  0003a48b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000018b8  00000000  00000000  0003e808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000012fe  00000000  00000000  000400c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00026ae4  00000000  00000000  000413be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001fadb  00000000  00000000  00067ea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d4d1b  00000000  00000000  0008797d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006e98  00000000  00000000  0015c698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  00163530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000158 	.word	0x20000158
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a274 	.word	0x0800a274

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000015c 	.word	0x2000015c
 80001cc:	0800a274 	.word	0x0800a274

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <checkBoard>:
 */

#include "checkboard.h"
#include "main.h"
#include "stdio.h"
void checkBoard(void){
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
	  HAL_Delay(5000);
 8000572:	f241 3088 	movw	r0, #5000	; 0x1388
 8000576:	f000 ffe5 	bl	8001544 <HAL_Delay>
	  printf("Cek BarLED, buzzer, USER LED \n\r");
 800057a:	482c      	ldr	r0, [pc, #176]	; (800062c <checkBoard+0xc0>)
 800057c:	f009 f806 	bl	800958c <iprintf>
	  HAL_Delay(1000);
 8000580:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000584:	f000 ffde 	bl	8001544 <HAL_Delay>
	  for (uint8_t cnt=0;cnt<8;cnt++){
 8000588:	2300      	movs	r3, #0
 800058a:	71fb      	strb	r3, [r7, #7]
 800058c:	e044      	b.n	8000618 <checkBoard+0xac>

		  HAL_GPIO_TogglePin(BAR0_GPIO_Port, BAR0_Pin);
 800058e:	2140      	movs	r1, #64	; 0x40
 8000590:	4827      	ldr	r0, [pc, #156]	; (8000630 <checkBoard+0xc4>)
 8000592:	f001 fac2 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(BAR1_GPIO_Port, BAR1_Pin);
 8000596:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800059a:	4826      	ldr	r0, [pc, #152]	; (8000634 <checkBoard+0xc8>)
 800059c:	f001 fabd 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(BAR2_GPIO_Port, BAR2_Pin);
 80005a0:	2110      	movs	r1, #16
 80005a2:	4823      	ldr	r0, [pc, #140]	; (8000630 <checkBoard+0xc4>)
 80005a4:	f001 fab9 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(BAR3_GPIO_Port, BAR3_Pin);
 80005a8:	2120      	movs	r1, #32
 80005aa:	4821      	ldr	r0, [pc, #132]	; (8000630 <checkBoard+0xc4>)
 80005ac:	f001 fab5 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(BAR4_GPIO_Port, BAR4_Pin);
 80005b0:	2104      	movs	r1, #4
 80005b2:	481f      	ldr	r0, [pc, #124]	; (8000630 <checkBoard+0xc4>)
 80005b4:	f001 fab1 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(BAR5_GPIO_Port, BAR5_Pin);
 80005b8:	2110      	movs	r1, #16
 80005ba:	481f      	ldr	r0, [pc, #124]	; (8000638 <checkBoard+0xcc>)
 80005bc:	f001 faad 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(BAR6_GPIO_Port, BAR6_Pin);
 80005c0:	2120      	movs	r1, #32
 80005c2:	481d      	ldr	r0, [pc, #116]	; (8000638 <checkBoard+0xcc>)
 80005c4:	f001 faa9 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(BAR7_GPIO_Port, BAR7_Pin);
 80005c8:	2180      	movs	r1, #128	; 0x80
 80005ca:	481c      	ldr	r0, [pc, #112]	; (800063c <checkBoard+0xd0>)
 80005cc:	f001 faa5 	bl	8001b1a <HAL_GPIO_TogglePin>

		  HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 80005d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005d4:	4817      	ldr	r0, [pc, #92]	; (8000634 <checkBoard+0xc8>)
 80005d6:	f001 faa0 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80005da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005de:	4817      	ldr	r0, [pc, #92]	; (800063c <checkBoard+0xd0>)
 80005e0:	f001 fa9b 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80005e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005e8:	4814      	ldr	r0, [pc, #80]	; (800063c <checkBoard+0xd0>)
 80005ea:	f001 fa96 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 80005ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005f2:	4812      	ldr	r0, [pc, #72]	; (800063c <checkBoard+0xd0>)
 80005f4:	f001 fa91 	bl	8001b1a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
 80005f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005fc:	480f      	ldr	r0, [pc, #60]	; (800063c <checkBoard+0xd0>)
 80005fe:	f001 fa8c 	bl	8001b1a <HAL_GPIO_TogglePin>
		  printf("count: %d \n\r",cnt);
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	4619      	mov	r1, r3
 8000606:	480e      	ldr	r0, [pc, #56]	; (8000640 <checkBoard+0xd4>)
 8000608:	f008 ffc0 	bl	800958c <iprintf>
		  HAL_Delay(100);
 800060c:	2064      	movs	r0, #100	; 0x64
 800060e:	f000 ff99 	bl	8001544 <HAL_Delay>
	  for (uint8_t cnt=0;cnt<8;cnt++){
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	3301      	adds	r3, #1
 8000616:	71fb      	strb	r3, [r7, #7]
 8000618:	79fb      	ldrb	r3, [r7, #7]
 800061a:	2b07      	cmp	r3, #7
 800061c:	d9b7      	bls.n	800058e <checkBoard+0x22>
	  }

	  printf("Cek Button \n\r");
 800061e:	4809      	ldr	r0, [pc, #36]	; (8000644 <checkBoard+0xd8>)
 8000620:	f008 ffb4 	bl	800958c <iprintf>
}
 8000624:	bf00      	nop
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	0800a28c 	.word	0x0800a28c
 8000630:	40021000 	.word	0x40021000
 8000634:	40020800 	.word	0x40020800
 8000638:	40020400 	.word	0x40020400
 800063c:	40020c00 	.word	0x40020c00
 8000640:	0800a2ac 	.word	0x0800a2ac
 8000644:	0800a2bc 	.word	0x0800a2bc

08000648 <_write>:
I2S_HandleTypeDef hi2s3;
SPI_HandleTypeDef hspi1;

extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);

int _write(int file, char *ptr, int len) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	607a      	str	r2, [r7, #4]
	CDC_Transmit_FS((uint8_t*) ptr, len); return len;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	b29b      	uxth	r3, r3
 8000658:	4619      	mov	r1, r3
 800065a:	68b8      	ldr	r0, [r7, #8]
 800065c:	f008 fa7c 	bl	8008b58 <CDC_Transmit_FS>
 8000660:	687b      	ldr	r3, [r7, #4]
}
 8000662:	4618      	mov	r0, r3
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
	...

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b094      	sub	sp, #80	; 0x50
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0320 	add.w	r3, r7, #32
 8000676:	2230      	movs	r2, #48	; 0x30
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f008 ffdb 	bl	8009636 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	f107 030c 	add.w	r3, r7, #12
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
 800068e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000690:	2300      	movs	r3, #0
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	4b28      	ldr	r3, [pc, #160]	; (8000738 <SystemClock_Config+0xcc>)
 8000696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000698:	4a27      	ldr	r2, [pc, #156]	; (8000738 <SystemClock_Config+0xcc>)
 800069a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800069e:	6413      	str	r3, [r2, #64]	; 0x40
 80006a0:	4b25      	ldr	r3, [pc, #148]	; (8000738 <SystemClock_Config+0xcc>)
 80006a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ac:	2300      	movs	r3, #0
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	4b22      	ldr	r3, [pc, #136]	; (800073c <SystemClock_Config+0xd0>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a21      	ldr	r2, [pc, #132]	; (800073c <SystemClock_Config+0xd0>)
 80006b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006ba:	6013      	str	r3, [r2, #0]
 80006bc:	4b1f      	ldr	r3, [pc, #124]	; (800073c <SystemClock_Config+0xd0>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006c8:	2301      	movs	r3, #1
 80006ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d2:	2302      	movs	r3, #2
 80006d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006dc:	2308      	movs	r3, #8
 80006de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006e0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e6:	2302      	movs	r3, #2
 80006e8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006ea:	2307      	movs	r3, #7
 80006ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	f107 0320 	add.w	r3, r7, #32
 80006f2:	4618      	mov	r0, r3
 80006f4:	f003 fa8e 	bl	8003c14 <HAL_RCC_OscConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006fe:	f000 f9fd 	bl	8000afc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	230f      	movs	r3, #15
 8000704:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	2302      	movs	r3, #2
 8000708:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800070e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000712:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000714:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000718:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800071a:	f107 030c 	add.w	r3, r7, #12
 800071e:	2105      	movs	r1, #5
 8000720:	4618      	mov	r0, r3
 8000722:	f003 fcef 	bl	8004104 <HAL_RCC_ClockConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800072c:	f000 f9e6 	bl	8000afc <Error_Handler>
  }
}
 8000730:	bf00      	nop
 8000732:	3750      	adds	r7, #80	; 0x50
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40023800 	.word	0x40023800
 800073c:	40007000 	.word	0x40007000

08000740 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000744:	4b12      	ldr	r3, [pc, #72]	; (8000790 <MX_I2C1_Init+0x50>)
 8000746:	4a13      	ldr	r2, [pc, #76]	; (8000794 <MX_I2C1_Init+0x54>)
 8000748:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800074a:	4b11      	ldr	r3, [pc, #68]	; (8000790 <MX_I2C1_Init+0x50>)
 800074c:	4a12      	ldr	r2, [pc, #72]	; (8000798 <MX_I2C1_Init+0x58>)
 800074e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000750:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <MX_I2C1_Init+0x50>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000756:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <MX_I2C1_Init+0x50>)
 8000758:	2200      	movs	r2, #0
 800075a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800075c:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <MX_I2C1_Init+0x50>)
 800075e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000762:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <MX_I2C1_Init+0x50>)
 8000766:	2200      	movs	r2, #0
 8000768:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <MX_I2C1_Init+0x50>)
 800076c:	2200      	movs	r2, #0
 800076e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000770:	4b07      	ldr	r3, [pc, #28]	; (8000790 <MX_I2C1_Init+0x50>)
 8000772:	2200      	movs	r2, #0
 8000774:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <MX_I2C1_Init+0x50>)
 8000778:	2200      	movs	r2, #0
 800077a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800077c:	4804      	ldr	r0, [pc, #16]	; (8000790 <MX_I2C1_Init+0x50>)
 800077e:	f001 f9e7 	bl	8001b50 <HAL_I2C_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000788:	f000 f9b8 	bl	8000afc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000174 	.word	0x20000174
 8000794:	40005400 	.word	0x40005400
 8000798:	000186a0 	.word	0x000186a0

0800079c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2S3_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80007a0:	4b13      	ldr	r3, [pc, #76]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007a2:	4a14      	ldr	r2, [pc, #80]	; (80007f4 <MX_I2S3_Init+0x58>)
 80007a4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007a6:	4b12      	ldr	r3, [pc, #72]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007ac:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80007ae:	4b10      	ldr	r3, [pc, #64]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80007b4:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80007ba:	4b0d      	ldr	r3, [pc, #52]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007c0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007c4:	4a0c      	ldr	r2, [pc, #48]	; (80007f8 <MX_I2S3_Init+0x5c>)
 80007c6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80007c8:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80007ce:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80007da:	4805      	ldr	r0, [pc, #20]	; (80007f0 <MX_I2S3_Init+0x54>)
 80007dc:	f001 fafc 	bl	8001dd8 <HAL_I2S_Init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80007e6:	f000 f989 	bl	8000afc <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	200001c8 	.word	0x200001c8
 80007f4:	40003c00 	.word	0x40003c00
 80007f8:	00017700 	.word	0x00017700

080007fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000800:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_SPI1_Init+0x64>)
 8000802:	4a18      	ldr	r2, [pc, #96]	; (8000864 <MX_SPI1_Init+0x68>)
 8000804:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000806:	4b16      	ldr	r3, [pc, #88]	; (8000860 <MX_SPI1_Init+0x64>)
 8000808:	f44f 7282 	mov.w	r2, #260	; 0x104
 800080c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <MX_SPI1_Init+0x64>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_SPI1_Init+0x64>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800081a:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_SPI1_Init+0x64>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_SPI1_Init+0x64>)
 8000822:	2200      	movs	r2, #0
 8000824:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <MX_SPI1_Init+0x64>)
 8000828:	f44f 7200 	mov.w	r2, #512	; 0x200
 800082c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800082e:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <MX_SPI1_Init+0x64>)
 8000830:	2200      	movs	r2, #0
 8000832:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000834:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <MX_SPI1_Init+0x64>)
 8000836:	2200      	movs	r2, #0
 8000838:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800083a:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MX_SPI1_Init+0x64>)
 800083c:	2200      	movs	r2, #0
 800083e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000840:	4b07      	ldr	r3, [pc, #28]	; (8000860 <MX_SPI1_Init+0x64>)
 8000842:	2200      	movs	r2, #0
 8000844:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000846:	4b06      	ldr	r3, [pc, #24]	; (8000860 <MX_SPI1_Init+0x64>)
 8000848:	220a      	movs	r2, #10
 800084a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800084c:	4804      	ldr	r0, [pc, #16]	; (8000860 <MX_SPI1_Init+0x64>)
 800084e:	f003 ffa5 	bl	800479c <HAL_SPI_Init>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000858:	f000 f950 	bl	8000afc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20000210 	.word	0x20000210
 8000864:	40013000 	.word	0x40013000

08000868 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
void MX_GPIO_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08c      	sub	sp, #48	; 0x30
 800086c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086e:	f107 031c 	add.w	r3, r7, #28
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
 800087c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	61bb      	str	r3, [r7, #24]
 8000882:	4b98      	ldr	r3, [pc, #608]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a97      	ldr	r2, [pc, #604]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 8000888:	f043 0310 	orr.w	r3, r3, #16
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b95      	ldr	r3, [pc, #596]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0310 	and.w	r3, r3, #16
 8000896:	61bb      	str	r3, [r7, #24]
 8000898:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
 800089e:	4b91      	ldr	r3, [pc, #580]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a90      	ldr	r2, [pc, #576]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008a4:	f043 0304 	orr.w	r3, r3, #4
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b8e      	ldr	r3, [pc, #568]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0304 	and.w	r3, r3, #4
 80008b2:	617b      	str	r3, [r7, #20]
 80008b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	613b      	str	r3, [r7, #16]
 80008ba:	4b8a      	ldr	r3, [pc, #552]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a89      	ldr	r2, [pc, #548]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b87      	ldr	r3, [pc, #540]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	4b83      	ldr	r3, [pc, #524]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	4a82      	ldr	r2, [pc, #520]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008dc:	f043 0301 	orr.w	r3, r3, #1
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b80      	ldr	r3, [pc, #512]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	60bb      	str	r3, [r7, #8]
 80008f2:	4b7c      	ldr	r3, [pc, #496]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4a7b      	ldr	r2, [pc, #492]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 80008f8:	f043 0302 	orr.w	r3, r3, #2
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b79      	ldr	r3, [pc, #484]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0302 	and.w	r3, r3, #2
 8000906:	60bb      	str	r3, [r7, #8]
 8000908:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	4b75      	ldr	r3, [pc, #468]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	4a74      	ldr	r2, [pc, #464]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 8000914:	f043 0308 	orr.w	r3, r3, #8
 8000918:	6313      	str	r3, [r2, #48]	; 0x30
 800091a:	4b72      	ldr	r3, [pc, #456]	; (8000ae4 <MX_GPIO_Init+0x27c>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	f003 0308 	and.w	r3, r3, #8
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BAR4_Pin|CS_I2C_SPI_Pin|BAR2_Pin|BAR3_Pin
 8000926:	2200      	movs	r2, #0
 8000928:	217c      	movs	r1, #124	; 0x7c
 800092a:	486f      	ldr	r0, [pc, #444]	; (8000ae8 <MX_GPIO_Init+0x280>)
 800092c:	f001 f8dc 	bl	8001ae8 <HAL_GPIO_WritePin>
                          |BAR0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BAR1_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 8000936:	486d      	ldr	r0, [pc, #436]	; (8000aec <MX_GPIO_Init+0x284>)
 8000938:	f001 f8d6 	bl	8001ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800093c:	2201      	movs	r2, #1
 800093e:	2101      	movs	r1, #1
 8000940:	486a      	ldr	r0, [pc, #424]	; (8000aec <MX_GPIO_Init+0x284>)
 8000942:	f001 f8d1 	bl	8001ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000946:	2200      	movs	r2, #0
 8000948:	f24f 0190 	movw	r1, #61584	; 0xf090
 800094c:	4868      	ldr	r0, [pc, #416]	; (8000af0 <MX_GPIO_Init+0x288>)
 800094e:	f001 f8cb 	bl	8001ae8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin|BAR7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BAR5_Pin|BAR6_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2130      	movs	r1, #48	; 0x30
 8000956:	4867      	ldr	r0, [pc, #412]	; (8000af4 <MX_GPIO_Init+0x28c>)
 8000958:	f001 f8c6 	bl	8001ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BAR4_Pin CS_I2C_SPI_Pin BAR2_Pin BAR3_Pin
                           BAR0_Pin */
  GPIO_InitStruct.Pin = BAR4_Pin|CS_I2C_SPI_Pin|BAR2_Pin|BAR3_Pin
 800095c:	237c      	movs	r3, #124	; 0x7c
 800095e:	61fb      	str	r3, [r7, #28]
                          |BAR0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000960:	2301      	movs	r3, #1
 8000962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2300      	movs	r3, #0
 800096a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	4619      	mov	r1, r3
 8000972:	485d      	ldr	r0, [pc, #372]	; (8000ae8 <MX_GPIO_Init+0x280>)
 8000974:	f000 ff1c 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BAR1_Pin OTG_FS_PowerSwitchOn_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = BAR1_Pin|OTG_FS_PowerSwitchOn_Pin|BUZZER_Pin;
 8000978:	f642 0301 	movw	r3, #10241	; 0x2801
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	4619      	mov	r1, r3
 8000990:	4856      	ldr	r0, [pc, #344]	; (8000aec <MX_GPIO_Init+0x284>)
 8000992:	f000 ff0d 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000996:	2308      	movs	r3, #8
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099a:	2302      	movs	r3, #2
 800099c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009a6:	2305      	movs	r3, #5
 80009a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	4619      	mov	r1, r3
 80009b0:	484e      	ldr	r0, [pc, #312]	; (8000aec <MX_GPIO_Init+0x284>)
 80009b2:	f000 fefd 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009b6:	2301      	movs	r3, #1
 80009b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009ba:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 031c 	add.w	r3, r7, #28
 80009c8:	4619      	mov	r1, r3
 80009ca:	484b      	ldr	r0, [pc, #300]	; (8000af8 <MX_GPIO_Init+0x290>)
 80009cc:	f000 fef0 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_UP_Pin BTN_RIGHT_Pin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_RIGHT_Pin;
 80009d0:	2330      	movs	r3, #48	; 0x30
 80009d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d4:	2300      	movs	r3, #0
 80009d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009d8:	2301      	movs	r3, #1
 80009da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009dc:	f107 031c 	add.w	r3, r7, #28
 80009e0:	4619      	mov	r1, r3
 80009e2:	4842      	ldr	r0, [pc, #264]	; (8000aec <MX_GPIO_Init+0x284>)
 80009e4:	f000 fee4 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_DN_Pin BTN_LEFT_Pin SW3_Pin SW4_Pin */
  GPIO_InitStruct.Pin = BTN_DN_Pin|BTN_LEFT_Pin|SW3_Pin|SW4_Pin;
 80009e8:	f641 0303 	movw	r3, #6147	; 0x1803
 80009ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ee:	2300      	movs	r3, #0
 80009f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009f2:	2301      	movs	r3, #1
 80009f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	4619      	mov	r1, r3
 80009fc:	483d      	ldr	r0, [pc, #244]	; (8000af4 <MX_GPIO_Init+0x28c>)
 80009fe:	f000 fed7 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a02:	2304      	movs	r3, #4
 8000a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	4619      	mov	r1, r3
 8000a14:	4837      	ldr	r0, [pc, #220]	; (8000af4 <MX_GPIO_Init+0x28c>)
 8000a16:	f000 fecb 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_OK_Pin BTN_CANCEL_Pin */
  GPIO_InitStruct.Pin = BTN_OK_Pin|BTN_CANCEL_Pin;
 8000a1a:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8000a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a20:	2300      	movs	r3, #0
 8000a22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a24:	2301      	movs	r3, #1
 8000a26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	482e      	ldr	r0, [pc, #184]	; (8000ae8 <MX_GPIO_Init+0x280>)
 8000a30:	f000 febe 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000a34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a46:	2305      	movs	r3, #5
 8000a48:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a4a:	f107 031c 	add.w	r3, r7, #28
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4828      	ldr	r0, [pc, #160]	; (8000af4 <MX_GPIO_Init+0x28c>)
 8000a52:	f000 fead 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin SW1_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|SW1_Pin;
 8000a56:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a60:	2301      	movs	r3, #1
 8000a62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a64:	f107 031c 	add.w	r3, r7, #28
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4821      	ldr	r0, [pc, #132]	; (8000af0 <MX_GPIO_Init+0x288>)
 8000a6c:	f000 fea0 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin BAR7_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a70:	f24f 0390 	movw	r3, #61584	; 0xf090
 8000a74:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin|BAR7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a76:	2301      	movs	r3, #1
 8000a78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	4819      	ldr	r0, [pc, #100]	; (8000af0 <MX_GPIO_Init+0x288>)
 8000a8a:	f000 fe91 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a8e:	2320      	movs	r3, #32
 8000a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a92:	2300      	movs	r3, #0
 8000a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a9a:	f107 031c 	add.w	r3, r7, #28
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4813      	ldr	r0, [pc, #76]	; (8000af0 <MX_GPIO_Init+0x288>)
 8000aa2:	f000 fe85 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BAR5_Pin BAR6_Pin */
  GPIO_InitStruct.Pin = BAR5_Pin|BAR6_Pin;
 8000aa6:	2330      	movs	r3, #48	; 0x30
 8000aa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab6:	f107 031c 	add.w	r3, r7, #28
 8000aba:	4619      	mov	r1, r3
 8000abc:	480d      	ldr	r0, [pc, #52]	; (8000af4 <MX_GPIO_Init+0x28c>)
 8000abe:	f000 fe77 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ac6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000aca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 031c 	add.w	r3, r7, #28
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4804      	ldr	r0, [pc, #16]	; (8000ae8 <MX_GPIO_Init+0x280>)
 8000ad8:	f000 fe6a 	bl	80017b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000adc:	bf00      	nop
 8000ade:	3730      	adds	r7, #48	; 0x30
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	40020800 	.word	0x40020800
 8000af0:	40020c00 	.word	0x40020c00
 8000af4:	40020400 	.word	0x40020400
 8000af8:	40020000 	.word	0x40020000

08000afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b00:	b672      	cpsid	i
}
 8000b02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b04:	e7fe      	b.n	8000b04 <Error_Handler+0x8>
	...

08000b08 <main>:
#include "seos.h"
#include "checkboard.h"
#include "task.h"

int main(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0

	HAL_Init();
 8000b0c:	f000 fca8 	bl	8001460 <HAL_Init>
	SystemClock_Config();
 8000b10:	f7ff fdac 	bl	800066c <SystemClock_Config>
	MX_GPIO_Init();
 8000b14:	f7ff fea8 	bl	8000868 <MX_GPIO_Init>
	MX_I2C1_Init();
 8000b18:	f7ff fe12 	bl	8000740 <MX_I2C1_Init>
	MX_I2S3_Init();
 8000b1c:	f7ff fe3e 	bl	800079c <MX_I2S3_Init>
	MX_SPI1_Init();
 8000b20:	f7ff fe6c 	bl	80007fc <MX_SPI1_Init>
	MX_USB_DEVICE_Init();
 8000b24:	f007 ff5a 	bl	80089dc <MX_USB_DEVICE_Init>
	checkBoard();
 8000b28:	f7ff fd20 	bl	800056c <checkBoard>
    hSCH_init(1);
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f000 f883 	bl	8000c38 <hSCH_init>
    hSCH_Add_Task(task1_update, 0, 1000,0);
 8000b32:	2300      	movs	r3, #0
 8000b34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b38:	2100      	movs	r1, #0
 8000b3a:	480b      	ldr	r0, [pc, #44]	; (8000b68 <main+0x60>)
 8000b3c:	f000 f892 	bl	8000c64 <hSCH_Add_Task>
    hSCH_Add_Task(task2_update, 100, 1000,0);
 8000b40:	2300      	movs	r3, #0
 8000b42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b46:	2164      	movs	r1, #100	; 0x64
 8000b48:	4808      	ldr	r0, [pc, #32]	; (8000b6c <main+0x64>)
 8000b4a:	f000 f88b 	bl	8000c64 <hSCH_Add_Task>
    hSCH_Add_Task(task3_update, 200, 1000,1);
 8000b4e:	2301      	movs	r3, #1
 8000b50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b54:	21c8      	movs	r1, #200	; 0xc8
 8000b56:	4806      	ldr	r0, [pc, #24]	; (8000b70 <main+0x68>)
 8000b58:	f000 f884 	bl	8000c64 <hSCH_Add_Task>
    /* Start the scheduler */
    hSCH_Start();
 8000b5c:	f000 f878 	bl	8000c50 <hSCH_Start>
    while (1)
    {
        hSCH_Dispatch_Tasks();
 8000b60:	f000 f8e4 	bl	8000d2c <hSCH_Dispatch_Tasks>
 8000b64:	e7fc      	b.n	8000b60 <main+0x58>
 8000b66:	bf00      	nop
 8000b68:	080013c5 	.word	0x080013c5
 8000b6c:	080013dd 	.word	0x080013dd
 8000b70:	080013f5 	.word	0x080013f5

08000b74 <HAL_TIM_PeriodElapsedCallback>:
uint8_t Error_code_G;
sTask hSCH_tasks_G[hSCH_MAX_TASKS];



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	if((htim->Instance)==TIM2){
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b84:	d101      	bne.n	8000b8a <HAL_TIM_PeriodElapsedCallback+0x16>
//		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //debuging LED
		hSCH_Update();
 8000b86:	f000 f92d 	bl	8000de4 <hSCH_Update>
	}
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
	...

08000b94 <MX_TIM2_Init>:


void MX_TIM2_Init(uint32_t periode)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b088      	sub	sp, #32
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b9c:	f107 0310 	add.w	r3, r7, #16
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000baa:	f107 0308 	add.w	r3, r7, #8
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000bb4:	4b1f      	ldr	r3, [pc, #124]	; (8000c34 <MX_TIM2_Init+0xa0>)
 8000bb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bba:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 42000-1; // harusnya 16 bit (0-65536)
 8000bbc:	4b1d      	ldr	r3, [pc, #116]	; (8000c34 <MX_TIM2_Init+0xa0>)
 8000bbe:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8000bc2:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bc4:	4b1b      	ldr	r3, [pc, #108]	; (8000c34 <MX_TIM2_Init+0xa0>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = (periode*2)-1;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	3b01      	subs	r3, #1
 8000bd0:	4a18      	ldr	r2, [pc, #96]	; (8000c34 <MX_TIM2_Init+0xa0>)
 8000bd2:	60d3      	str	r3, [r2, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bd4:	4b17      	ldr	r3, [pc, #92]	; (8000c34 <MX_TIM2_Init+0xa0>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bda:	4b16      	ldr	r3, [pc, #88]	; (8000c34 <MX_TIM2_Init+0xa0>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000be0:	4814      	ldr	r0, [pc, #80]	; (8000c34 <MX_TIM2_Init+0xa0>)
 8000be2:	f003 fe64 	bl	80048ae <HAL_TIM_Base_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_TIM2_Init+0x5c>
	{
		Error_Handler();
 8000bec:	f7ff ff86 	bl	8000afc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bf4:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000bf6:	f107 0310 	add.w	r3, r7, #16
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	480d      	ldr	r0, [pc, #52]	; (8000c34 <MX_TIM2_Init+0xa0>)
 8000bfe:	f004 f81d 	bl	8004c3c <HAL_TIM_ConfigClockSource>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_TIM2_Init+0x78>
	{
		Error_Handler();
 8000c08:	f7ff ff78 	bl	8000afc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c14:	f107 0308 	add.w	r3, r7, #8
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4806      	ldr	r0, [pc, #24]	; (8000c34 <MX_TIM2_Init+0xa0>)
 8000c1c:	f004 fa38 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <MX_TIM2_Init+0x96>
	{
		Error_Handler();
 8000c26:	f7ff ff69 	bl	8000afc <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000c2a:	bf00      	nop
 8000c2c:	3720      	adds	r7, #32
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000268 	.word	0x20000268

08000c38 <hSCH_init>:


void hSCH_init(uint32_t periode){
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
	/* Scheduler in ms */
	MX_TIM2_Init(periode);
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f7ff ffa7 	bl	8000b94 <MX_TIM2_Init>

	/* USER CODE END 2 */
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
	...

08000c50 <hSCH_Start>:

void hSCH_Start(void){
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8000c54:	4802      	ldr	r0, [pc, #8]	; (8000c60 <hSCH_Start+0x10>)
 8000c56:	f003 fe79 	bl	800494c <HAL_TIM_Base_Start_IT>
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	20000268 	.word	0x20000268

08000c64 <hSCH_Add_Task>:


uint8_t hSCH_Add_Task(void (* pFunction)(),uint16_t DELAY,uint16_t PERIOD,uint8_t Co_op)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b087      	sub	sp, #28
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	4608      	mov	r0, r1
 8000c6e:	4611      	mov	r1, r2
 8000c70:	461a      	mov	r2, r3
 8000c72:	4603      	mov	r3, r0
 8000c74:	817b      	strh	r3, [r7, #10]
 8000c76:	460b      	mov	r3, r1
 8000c78:	813b      	strh	r3, [r7, #8]
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	71fb      	strb	r3, [r7, #7]
	uint8_t  Index = 0;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	75fb      	strb	r3, [r7, #23]
	// First find a gap in the array (if there is one)
	while ((hSCH_tasks_G[Index].pTask != 0) && (Index < hSCH_MAX_TASKS))
 8000c82:	e002      	b.n	8000c8a <hSCH_Add_Task+0x26>
	{
		Index++;
 8000c84:	7dfb      	ldrb	r3, [r7, #23]
 8000c86:	3301      	adds	r3, #1
 8000c88:	75fb      	strb	r3, [r7, #23]
	while ((hSCH_tasks_G[Index].pTask != 0) && (Index < hSCH_MAX_TASKS))
 8000c8a:	7dfa      	ldrb	r2, [r7, #23]
 8000c8c:	4925      	ldr	r1, [pc, #148]	; (8000d24 <hSCH_Add_Task+0xc0>)
 8000c8e:	4613      	mov	r3, r2
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	4413      	add	r3, r2
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	440b      	add	r3, r1
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d002      	beq.n	8000ca4 <hSCH_Add_Task+0x40>
 8000c9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ca0:	2b02      	cmp	r3, #2
 8000ca2:	d9ef      	bls.n	8000c84 <hSCH_Add_Task+0x20>
	}
	// Have we reached the end of the list?
	if (Index == hSCH_MAX_TASKS)
 8000ca4:	7dfb      	ldrb	r3, [r7, #23]
 8000ca6:	2b03      	cmp	r3, #3
 8000ca8:	d104      	bne.n	8000cb4 <hSCH_Add_Task+0x50>
	{
		// Task list is full
		//
		// Set the global error variable
		Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 8000caa:	4b1f      	ldr	r3, [pc, #124]	; (8000d28 <hSCH_Add_Task+0xc4>)
 8000cac:	2201      	movs	r2, #1
 8000cae:	701a      	strb	r2, [r3, #0]
		// Also return an error code
		return hSCH_MAX_TASKS;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e031      	b.n	8000d18 <hSCH_Add_Task+0xb4>
	}
	// If we�re here, there is a space in the task array
	hSCH_tasks_G[Index].pTask = pFunction;
 8000cb4:	7dfa      	ldrb	r2, [r7, #23]
 8000cb6:	491b      	ldr	r1, [pc, #108]	; (8000d24 <hSCH_Add_Task+0xc0>)
 8000cb8:	4613      	mov	r3, r2
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	4413      	add	r3, r2
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	440b      	add	r3, r1
 8000cc2:	68fa      	ldr	r2, [r7, #12]
 8000cc4:	601a      	str	r2, [r3, #0]
	hSCH_tasks_G[Index].Delay = DELAY;
 8000cc6:	7dfa      	ldrb	r2, [r7, #23]
 8000cc8:	4916      	ldr	r1, [pc, #88]	; (8000d24 <hSCH_Add_Task+0xc0>)
 8000cca:	4613      	mov	r3, r2
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	4413      	add	r3, r2
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	440b      	add	r3, r1
 8000cd4:	3304      	adds	r3, #4
 8000cd6:	897a      	ldrh	r2, [r7, #10]
 8000cd8:	801a      	strh	r2, [r3, #0]
	hSCH_tasks_G[Index].Period = PERIOD;
 8000cda:	7dfa      	ldrb	r2, [r7, #23]
 8000cdc:	4911      	ldr	r1, [pc, #68]	; (8000d24 <hSCH_Add_Task+0xc0>)
 8000cde:	4613      	mov	r3, r2
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	4413      	add	r3, r2
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	440b      	add	r3, r1
 8000ce8:	3306      	adds	r3, #6
 8000cea:	893a      	ldrh	r2, [r7, #8]
 8000cec:	801a      	strh	r2, [r3, #0]
	hSCH_tasks_G[Index].Co_op = Co_op;
 8000cee:	7dfa      	ldrb	r2, [r7, #23]
 8000cf0:	490c      	ldr	r1, [pc, #48]	; (8000d24 <hSCH_Add_Task+0xc0>)
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	4413      	add	r3, r2
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	440b      	add	r3, r1
 8000cfc:	3309      	adds	r3, #9
 8000cfe:	79fa      	ldrb	r2, [r7, #7]
 8000d00:	701a      	strb	r2, [r3, #0]
	hSCH_tasks_G[Index].RunMe = 0;
 8000d02:	7dfa      	ldrb	r2, [r7, #23]
 8000d04:	4907      	ldr	r1, [pc, #28]	; (8000d24 <hSCH_Add_Task+0xc0>)
 8000d06:	4613      	mov	r3, r2
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	4413      	add	r3, r2
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	440b      	add	r3, r1
 8000d10:	3308      	adds	r3, #8
 8000d12:	2200      	movs	r2, #0
 8000d14:	701a      	strb	r2, [r3, #0]
	return Index; // return position of task (to allow later deletion)
 8000d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	371c      	adds	r7, #28
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	200002b4 	.word	0x200002b4
 8000d28:	200002b0 	.word	0x200002b0

08000d2c <hSCH_Dispatch_Tasks>:
void hSCH_Dispatch_Tasks(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
	uint8_t Index;
	// Dispatches (runs) the next task (if one is ready)
	for (Index = 0; Index < hSCH_MAX_TASKS; Index++)
 8000d32:	2300      	movs	r3, #0
 8000d34:	71fb      	strb	r3, [r7, #7]
 8000d36:	e04a      	b.n	8000dce <hSCH_Dispatch_Tasks+0xa2>
	{
		// Only dispatching co-operative tasks
		if ((hSCH_tasks_G[Index].Co_op) && (hSCH_tasks_G[Index].RunMe > 0))
 8000d38:	79fa      	ldrb	r2, [r7, #7]
 8000d3a:	4929      	ldr	r1, [pc, #164]	; (8000de0 <hSCH_Dispatch_Tasks+0xb4>)
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	005b      	lsls	r3, r3, #1
 8000d40:	4413      	add	r3, r2
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	440b      	add	r3, r1
 8000d46:	3309      	adds	r3, #9
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d03c      	beq.n	8000dc8 <hSCH_Dispatch_Tasks+0x9c>
 8000d4e:	79fa      	ldrb	r2, [r7, #7]
 8000d50:	4923      	ldr	r1, [pc, #140]	; (8000de0 <hSCH_Dispatch_Tasks+0xb4>)
 8000d52:	4613      	mov	r3, r2
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	4413      	add	r3, r2
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	440b      	add	r3, r1
 8000d5c:	3308      	adds	r3, #8
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d031      	beq.n	8000dc8 <hSCH_Dispatch_Tasks+0x9c>
		{
			(*hSCH_tasks_G[Index].pTask)(); // Run the task
 8000d64:	79fa      	ldrb	r2, [r7, #7]
 8000d66:	491e      	ldr	r1, [pc, #120]	; (8000de0 <hSCH_Dispatch_Tasks+0xb4>)
 8000d68:	4613      	mov	r3, r2
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	4413      	add	r3, r2
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	440b      	add	r3, r1
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4798      	blx	r3
			hSCH_tasks_G[Index].RunMe -= 1; // Reset / reduce RunMe flag
 8000d76:	79fa      	ldrb	r2, [r7, #7]
 8000d78:	4919      	ldr	r1, [pc, #100]	; (8000de0 <hSCH_Dispatch_Tasks+0xb4>)
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	4413      	add	r3, r2
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	440b      	add	r3, r1
 8000d84:	3308      	adds	r3, #8
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	79fa      	ldrb	r2, [r7, #7]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	b2d8      	uxtb	r0, r3
 8000d8e:	4914      	ldr	r1, [pc, #80]	; (8000de0 <hSCH_Dispatch_Tasks+0xb4>)
 8000d90:	4613      	mov	r3, r2
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	4413      	add	r3, r2
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	440b      	add	r3, r1
 8000d9a:	3308      	adds	r3, #8
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	701a      	strb	r2, [r3, #0]
			// Periodic tasks will automatically run again
			// - if this is a �one shot� task, remove it from the array
			if (hSCH_tasks_G[Index].Period == 0)
 8000da0:	79fa      	ldrb	r2, [r7, #7]
 8000da2:	490f      	ldr	r1, [pc, #60]	; (8000de0 <hSCH_Dispatch_Tasks+0xb4>)
 8000da4:	4613      	mov	r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4413      	add	r3, r2
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	440b      	add	r3, r1
 8000dae:	3306      	adds	r3, #6
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d108      	bne.n	8000dc8 <hSCH_Dispatch_Tasks+0x9c>
			{
				// Faster than call to delete task
				hSCH_tasks_G[Index].pTask = 0;
 8000db6:	79fa      	ldrb	r2, [r7, #7]
 8000db8:	4909      	ldr	r1, [pc, #36]	; (8000de0 <hSCH_Dispatch_Tasks+0xb4>)
 8000dba:	4613      	mov	r3, r2
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	4413      	add	r3, r2
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	440b      	add	r3, r1
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
	for (Index = 0; Index < hSCH_MAX_TASKS; Index++)
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	3301      	adds	r3, #1
 8000dcc:	71fb      	strb	r3, [r7, #7]
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d9b1      	bls.n	8000d38 <hSCH_Dispatch_Tasks+0xc>
			}
		}
	}
	// Report system status
	hSCH_Report_Status();
 8000dd4:	f000 f8b8 	bl	8000f48 <hSCH_Report_Status>
	// The scheduler enters idle mode at this point
	//    sleep_mode();
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	200002b4 	.word	0x200002b4

08000de4 <hSCH_Update>:
	hSCH_tasks_G[Task_index].RunMe = 0;
	return Return_code; // return status
}

void hSCH_Update(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
	uint8_t Index;
	// NOTE: calculations are in *TICKS* (not milliseconds)
	for (Index = 0; Index < hSCH_MAX_TASKS; Index++)
 8000dea:	2300      	movs	r3, #0
 8000dec:	71fb      	strb	r3, [r7, #7]
 8000dee:	e09f      	b.n	8000f30 <hSCH_Update+0x14c>
	{
		// Check if there is a task at this location
		if (hSCH_tasks_G[Index].pTask)
 8000df0:	79fa      	ldrb	r2, [r7, #7]
 8000df2:	4954      	ldr	r1, [pc, #336]	; (8000f44 <hSCH_Update+0x160>)
 8000df4:	4613      	mov	r3, r2
 8000df6:	005b      	lsls	r3, r3, #1
 8000df8:	4413      	add	r3, r2
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	440b      	add	r3, r1
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	f000 8092 	beq.w	8000f2a <hSCH_Update+0x146>
		{
			if (hSCH_tasks_G[Index].Delay == 0)
 8000e06:	79fa      	ldrb	r2, [r7, #7]
 8000e08:	494e      	ldr	r1, [pc, #312]	; (8000f44 <hSCH_Update+0x160>)
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	005b      	lsls	r3, r3, #1
 8000e0e:	4413      	add	r3, r2
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	440b      	add	r3, r1
 8000e14:	3304      	adds	r3, #4
 8000e16:	881b      	ldrh	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d171      	bne.n	8000f00 <hSCH_Update+0x11c>
			{
				// The task is due to run
				//
				if (hSCH_tasks_G[Index].Co_op)
 8000e1c:	79fa      	ldrb	r2, [r7, #7]
 8000e1e:	4949      	ldr	r1, [pc, #292]	; (8000f44 <hSCH_Update+0x160>)
 8000e20:	4613      	mov	r3, r2
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	4413      	add	r3, r2
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	440b      	add	r3, r1
 8000e2a:	3309      	adds	r3, #9
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d015      	beq.n	8000e5e <hSCH_Update+0x7a>
				{
					// If it is a co-operative task, increment the RunMe flag
					hSCH_tasks_G[Index].RunMe += 1;
 8000e32:	79fa      	ldrb	r2, [r7, #7]
 8000e34:	4943      	ldr	r1, [pc, #268]	; (8000f44 <hSCH_Update+0x160>)
 8000e36:	4613      	mov	r3, r2
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	4413      	add	r3, r2
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	440b      	add	r3, r1
 8000e40:	3308      	adds	r3, #8
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	79fa      	ldrb	r2, [r7, #7]
 8000e46:	3301      	adds	r3, #1
 8000e48:	b2d8      	uxtb	r0, r3
 8000e4a:	493e      	ldr	r1, [pc, #248]	; (8000f44 <hSCH_Update+0x160>)
 8000e4c:	4613      	mov	r3, r2
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	4413      	add	r3, r2
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	440b      	add	r3, r1
 8000e56:	3308      	adds	r3, #8
 8000e58:	4602      	mov	r2, r0
 8000e5a:	701a      	strb	r2, [r3, #0]
 8000e5c:	e031      	b.n	8000ec2 <hSCH_Update+0xde>
				}
				else
				{
					// If it is a pre-emptive task, run it IMMEDIATELY
					(*hSCH_tasks_G[Index].pTask)(); // Run the task
 8000e5e:	79fa      	ldrb	r2, [r7, #7]
 8000e60:	4938      	ldr	r1, [pc, #224]	; (8000f44 <hSCH_Update+0x160>)
 8000e62:	4613      	mov	r3, r2
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	4413      	add	r3, r2
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	440b      	add	r3, r1
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4798      	blx	r3
					hSCH_tasks_G[Index].RunMe -= 1; // Reset / reduce RunMe flag
 8000e70:	79fa      	ldrb	r2, [r7, #7]
 8000e72:	4934      	ldr	r1, [pc, #208]	; (8000f44 <hSCH_Update+0x160>)
 8000e74:	4613      	mov	r3, r2
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	4413      	add	r3, r2
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	440b      	add	r3, r1
 8000e7e:	3308      	adds	r3, #8
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	79fa      	ldrb	r2, [r7, #7]
 8000e84:	3b01      	subs	r3, #1
 8000e86:	b2d8      	uxtb	r0, r3
 8000e88:	492e      	ldr	r1, [pc, #184]	; (8000f44 <hSCH_Update+0x160>)
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	4413      	add	r3, r2
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	440b      	add	r3, r1
 8000e94:	3308      	adds	r3, #8
 8000e96:	4602      	mov	r2, r0
 8000e98:	701a      	strb	r2, [r3, #0]
					// Periodic tasks will automatically run again
					// - if this is a �one shot� task, remove it from the array
					if (hSCH_tasks_G[Index].Period == 0)
 8000e9a:	79fa      	ldrb	r2, [r7, #7]
 8000e9c:	4929      	ldr	r1, [pc, #164]	; (8000f44 <hSCH_Update+0x160>)
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	4413      	add	r3, r2
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	440b      	add	r3, r1
 8000ea8:	3306      	adds	r3, #6
 8000eaa:	881b      	ldrh	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d108      	bne.n	8000ec2 <hSCH_Update+0xde>
					{
						hSCH_tasks_G[Index].pTask = 0;
 8000eb0:	79fa      	ldrb	r2, [r7, #7]
 8000eb2:	4924      	ldr	r1, [pc, #144]	; (8000f44 <hSCH_Update+0x160>)
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4413      	add	r3, r2
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	440b      	add	r3, r1
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
					}
				}
				if (hSCH_tasks_G[Index].Period)
 8000ec2:	79fa      	ldrb	r2, [r7, #7]
 8000ec4:	491f      	ldr	r1, [pc, #124]	; (8000f44 <hSCH_Update+0x160>)
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	4413      	add	r3, r2
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	440b      	add	r3, r1
 8000ed0:	3306      	adds	r3, #6
 8000ed2:	881b      	ldrh	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d028      	beq.n	8000f2a <hSCH_Update+0x146>
				{
					// Schedule regular tasks to run again
					hSCH_tasks_G[Index].Delay = hSCH_tasks_G[Index].Period;
 8000ed8:	79f9      	ldrb	r1, [r7, #7]
 8000eda:	79fa      	ldrb	r2, [r7, #7]
 8000edc:	4819      	ldr	r0, [pc, #100]	; (8000f44 <hSCH_Update+0x160>)
 8000ede:	460b      	mov	r3, r1
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	440b      	add	r3, r1
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	4403      	add	r3, r0
 8000ee8:	3306      	adds	r3, #6
 8000eea:	8818      	ldrh	r0, [r3, #0]
 8000eec:	4915      	ldr	r1, [pc, #84]	; (8000f44 <hSCH_Update+0x160>)
 8000eee:	4613      	mov	r3, r2
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	4413      	add	r3, r2
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	440b      	add	r3, r1
 8000ef8:	3304      	adds	r3, #4
 8000efa:	4602      	mov	r2, r0
 8000efc:	801a      	strh	r2, [r3, #0]
 8000efe:	e014      	b.n	8000f2a <hSCH_Update+0x146>
				}
			}
			else
			{
				// Not yet ready to run: just decrement the delay
				hSCH_tasks_G[Index].Delay -= 1;
 8000f00:	79fa      	ldrb	r2, [r7, #7]
 8000f02:	4910      	ldr	r1, [pc, #64]	; (8000f44 <hSCH_Update+0x160>)
 8000f04:	4613      	mov	r3, r2
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	4413      	add	r3, r2
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	440b      	add	r3, r1
 8000f0e:	3304      	adds	r3, #4
 8000f10:	881b      	ldrh	r3, [r3, #0]
 8000f12:	79fa      	ldrb	r2, [r7, #7]
 8000f14:	3b01      	subs	r3, #1
 8000f16:	b298      	uxth	r0, r3
 8000f18:	490a      	ldr	r1, [pc, #40]	; (8000f44 <hSCH_Update+0x160>)
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	4413      	add	r3, r2
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	440b      	add	r3, r1
 8000f24:	3304      	adds	r3, #4
 8000f26:	4602      	mov	r2, r0
 8000f28:	801a      	strh	r2, [r3, #0]
	for (Index = 0; Index < hSCH_MAX_TASKS; Index++)
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	f67f af5c 	bls.w	8000df0 <hSCH_Update+0xc>
			}
		}
	}
}
 8000f38:	bf00      	nop
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	200002b4 	.word	0x200002b4

08000f48 <hSCH_Report_Status>:


void hSCH_Report_Status(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
			}
		}
	}
#endif

}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
	...

08000f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	607b      	str	r3, [r7, #4]
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f66:	4a0f      	ldr	r2, [pc, #60]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f6e:	4b0d      	ldr	r3, [pc, #52]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	603b      	str	r3, [r7, #0]
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f82:	4a08      	ldr	r2, [pc, #32]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f88:	6413      	str	r3, [r2, #64]	; 0x40
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f92:	603b      	str	r3, [r7, #0]
 8000f94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f96:	2007      	movs	r0, #7
 8000f98:	f000 fbc8 	bl	800172c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f9c:	bf00      	nop
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40023800 	.word	0x40023800

08000fa8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	; 0x28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a19      	ldr	r2, [pc, #100]	; (800102c <HAL_I2C_MspInit+0x84>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d12c      	bne.n	8001024 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	4b18      	ldr	r3, [pc, #96]	; (8001030 <HAL_I2C_MspInit+0x88>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	4a17      	ldr	r2, [pc, #92]	; (8001030 <HAL_I2C_MspInit+0x88>)
 8000fd4:	f043 0302 	orr.w	r3, r3, #2
 8000fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fda:	4b15      	ldr	r3, [pc, #84]	; (8001030 <HAL_I2C_MspInit+0x88>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	f003 0302 	and.w	r3, r3, #2
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000fe6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fec:	2312      	movs	r3, #18
 8000fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4619      	mov	r1, r3
 8001002:	480c      	ldr	r0, [pc, #48]	; (8001034 <HAL_I2C_MspInit+0x8c>)
 8001004:	f000 fbd4 	bl	80017b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001008:	2300      	movs	r3, #0
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	4b08      	ldr	r3, [pc, #32]	; (8001030 <HAL_I2C_MspInit+0x88>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001010:	4a07      	ldr	r2, [pc, #28]	; (8001030 <HAL_I2C_MspInit+0x88>)
 8001012:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001016:	6413      	str	r3, [r2, #64]	; 0x40
 8001018:	4b05      	ldr	r3, [pc, #20]	; (8001030 <HAL_I2C_MspInit+0x88>)
 800101a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001020:	60fb      	str	r3, [r7, #12]
 8001022:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001024:	bf00      	nop
 8001026:	3728      	adds	r7, #40	; 0x28
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40005400 	.word	0x40005400
 8001030:	40023800 	.word	0x40023800
 8001034:	40020400 	.word	0x40020400

08001038 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b08e      	sub	sp, #56	; 0x38
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001040:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a31      	ldr	r2, [pc, #196]	; (8001128 <HAL_I2S_MspInit+0xf0>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d15a      	bne.n	800111e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001068:	2301      	movs	r3, #1
 800106a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800106c:	23c0      	movs	r3, #192	; 0xc0
 800106e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001070:	2302      	movs	r3, #2
 8001072:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	4618      	mov	r0, r3
 800107a:	f003 fa4f 	bl	800451c <HAL_RCCEx_PeriphCLKConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001084:	f7ff fd3a 	bl	8000afc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001088:	2300      	movs	r3, #0
 800108a:	613b      	str	r3, [r7, #16]
 800108c:	4b27      	ldr	r3, [pc, #156]	; (800112c <HAL_I2S_MspInit+0xf4>)
 800108e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001090:	4a26      	ldr	r2, [pc, #152]	; (800112c <HAL_I2S_MspInit+0xf4>)
 8001092:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001096:	6413      	str	r3, [r2, #64]	; 0x40
 8001098:	4b24      	ldr	r3, [pc, #144]	; (800112c <HAL_I2S_MspInit+0xf4>)
 800109a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a4:	2300      	movs	r3, #0
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	4b20      	ldr	r3, [pc, #128]	; (800112c <HAL_I2S_MspInit+0xf4>)
 80010aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ac:	4a1f      	ldr	r2, [pc, #124]	; (800112c <HAL_I2S_MspInit+0xf4>)
 80010ae:	f043 0301 	orr.w	r3, r3, #1
 80010b2:	6313      	str	r3, [r2, #48]	; 0x30
 80010b4:	4b1d      	ldr	r3, [pc, #116]	; (800112c <HAL_I2S_MspInit+0xf4>)
 80010b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b8:	f003 0301 	and.w	r3, r3, #1
 80010bc:	60fb      	str	r3, [r7, #12]
 80010be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c0:	2300      	movs	r3, #0
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	4b19      	ldr	r3, [pc, #100]	; (800112c <HAL_I2S_MspInit+0xf4>)
 80010c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c8:	4a18      	ldr	r2, [pc, #96]	; (800112c <HAL_I2S_MspInit+0xf4>)
 80010ca:	f043 0304 	orr.w	r3, r3, #4
 80010ce:	6313      	str	r3, [r2, #48]	; 0x30
 80010d0:	4b16      	ldr	r3, [pc, #88]	; (800112c <HAL_I2S_MspInit+0xf4>)
 80010d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d4:	f003 0304 	and.w	r3, r3, #4
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80010dc:	2310      	movs	r3, #16
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e0:	2302      	movs	r3, #2
 80010e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e8:	2300      	movs	r3, #0
 80010ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010ec:	2306      	movs	r3, #6
 80010ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80010f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010f4:	4619      	mov	r1, r3
 80010f6:	480e      	ldr	r0, [pc, #56]	; (8001130 <HAL_I2S_MspInit+0xf8>)
 80010f8:	f000 fb5a 	bl	80017b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80010fc:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001102:	2302      	movs	r3, #2
 8001104:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110a:	2300      	movs	r3, #0
 800110c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800110e:	2306      	movs	r3, #6
 8001110:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001112:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001116:	4619      	mov	r1, r3
 8001118:	4806      	ldr	r0, [pc, #24]	; (8001134 <HAL_I2S_MspInit+0xfc>)
 800111a:	f000 fb49 	bl	80017b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800111e:	bf00      	nop
 8001120:	3738      	adds	r7, #56	; 0x38
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40003c00 	.word	0x40003c00
 800112c:	40023800 	.word	0x40023800
 8001130:	40020000 	.word	0x40020000
 8001134:	40020800 	.word	0x40020800

08001138 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	; 0x28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a19      	ldr	r2, [pc, #100]	; (80011bc <HAL_SPI_MspInit+0x84>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d12b      	bne.n	80011b2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
 800115e:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <HAL_SPI_MspInit+0x88>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	4a17      	ldr	r2, [pc, #92]	; (80011c0 <HAL_SPI_MspInit+0x88>)
 8001164:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001168:	6453      	str	r3, [r2, #68]	; 0x44
 800116a:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <HAL_SPI_MspInit+0x88>)
 800116c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800116e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001172:	613b      	str	r3, [r7, #16]
 8001174:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <HAL_SPI_MspInit+0x88>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	4a10      	ldr	r2, [pc, #64]	; (80011c0 <HAL_SPI_MspInit+0x88>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	6313      	str	r3, [r2, #48]	; 0x30
 8001186:	4b0e      	ldr	r3, [pc, #56]	; (80011c0 <HAL_SPI_MspInit+0x88>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001192:	23e0      	movs	r3, #224	; 0xe0
 8001194:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001196:	2302      	movs	r3, #2
 8001198:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011a2:	2305      	movs	r3, #5
 80011a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a6:	f107 0314 	add.w	r3, r7, #20
 80011aa:	4619      	mov	r1, r3
 80011ac:	4805      	ldr	r0, [pc, #20]	; (80011c4 <HAL_SPI_MspInit+0x8c>)
 80011ae:	f000 faff 	bl	80017b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80011b2:	bf00      	nop
 80011b4:	3728      	adds	r7, #40	; 0x28
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40013000 	.word	0x40013000
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40020000 	.word	0x40020000

080011c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011d8:	d115      	bne.n	8001206 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <HAL_TIM_Base_MspInit+0x48>)
 80011e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e2:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <HAL_TIM_Base_MspInit+0x48>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6413      	str	r3, [r2, #64]	; 0x40
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <HAL_TIM_Base_MspInit+0x48>)
 80011ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2100      	movs	r1, #0
 80011fa:	201c      	movs	r0, #28
 80011fc:	f000 faa1 	bl	8001742 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001200:	201c      	movs	r0, #28
 8001202:	f000 faba 	bl	800177a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001206:	bf00      	nop
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800

08001214 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001218:	e7fe      	b.n	8001218 <NMI_Handler+0x4>

0800121a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800121a:	b480      	push	{r7}
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800121e:	e7fe      	b.n	800121e <HardFault_Handler+0x4>

08001220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001224:	e7fe      	b.n	8001224 <MemManage_Handler+0x4>

08001226 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001226:	b480      	push	{r7}
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800122a:	e7fe      	b.n	800122a <BusFault_Handler+0x4>

0800122c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001230:	e7fe      	b.n	8001230 <UsageFault_Handler+0x4>

08001232 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr

0800124e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800124e:	b480      	push	{r7}
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001260:	f000 f950 	bl	8001504 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}

08001268 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800126c:	4802      	ldr	r0, [pc, #8]	; (8001278 <TIM2_IRQHandler+0x10>)
 800126e:	f003 fbdd 	bl	8004a2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000268 	.word	0x20000268

0800127c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001280:	4802      	ldr	r0, [pc, #8]	; (800128c <OTG_FS_IRQHandler+0x10>)
 8001282:	f001 fb99 	bl	80029b8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	200017c0 	.word	0x200017c0

08001290 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800129c:	2300      	movs	r3, #0
 800129e:	617b      	str	r3, [r7, #20]
 80012a0:	e00a      	b.n	80012b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012a2:	f3af 8000 	nop.w
 80012a6:	4601      	mov	r1, r0
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	1c5a      	adds	r2, r3, #1
 80012ac:	60ba      	str	r2, [r7, #8]
 80012ae:	b2ca      	uxtb	r2, r1
 80012b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	3301      	adds	r3, #1
 80012b6:	617b      	str	r3, [r7, #20]
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	429a      	cmp	r2, r3
 80012be:	dbf0      	blt.n	80012a2 <_read+0x12>
  }

  return len;
 80012c0:	687b      	ldr	r3, [r7, #4]
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3718      	adds	r7, #24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <_close>:
  }
  return len;
}

int _close(int file)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b083      	sub	sp, #12
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
 80012ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012f2:	605a      	str	r2, [r3, #4]
  return 0;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <_isatty>:

int _isatty(int file)
{
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800130a:	2301      	movs	r3, #1
}
 800130c:	4618      	mov	r0, r3
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
	...

08001334 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800133c:	4a14      	ldr	r2, [pc, #80]	; (8001390 <_sbrk+0x5c>)
 800133e:	4b15      	ldr	r3, [pc, #84]	; (8001394 <_sbrk+0x60>)
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001348:	4b13      	ldr	r3, [pc, #76]	; (8001398 <_sbrk+0x64>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d102      	bne.n	8001356 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001350:	4b11      	ldr	r3, [pc, #68]	; (8001398 <_sbrk+0x64>)
 8001352:	4a12      	ldr	r2, [pc, #72]	; (800139c <_sbrk+0x68>)
 8001354:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <_sbrk+0x64>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4413      	add	r3, r2
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	429a      	cmp	r2, r3
 8001362:	d207      	bcs.n	8001374 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001364:	f008 f9b6 	bl	80096d4 <__errno>
 8001368:	4603      	mov	r3, r0
 800136a:	220c      	movs	r2, #12
 800136c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800136e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001372:	e009      	b.n	8001388 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001374:	4b08      	ldr	r3, [pc, #32]	; (8001398 <_sbrk+0x64>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800137a:	4b07      	ldr	r3, [pc, #28]	; (8001398 <_sbrk+0x64>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4413      	add	r3, r2
 8001382:	4a05      	ldr	r2, [pc, #20]	; (8001398 <_sbrk+0x64>)
 8001384:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001386:	68fb      	ldr	r3, [r7, #12]
}
 8001388:	4618      	mov	r0, r3
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20020000 	.word	0x20020000
 8001394:	00000400 	.word	0x00000400
 8001398:	200002d8 	.word	0x200002d8
 800139c:	20002038 	.word	0x20002038

080013a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013a4:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <SystemInit+0x20>)
 80013a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013aa:	4a05      	ldr	r2, [pc, #20]	; (80013c0 <SystemInit+0x20>)
 80013ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <task1_update>:
#include "main.h"
#include "stdio.h"


void task1_update(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
	//dummy running task
	HAL_GPIO_TogglePin(LD3_GPIO_Port,LD3_Pin);
 80013c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013cc:	4802      	ldr	r0, [pc, #8]	; (80013d8 <task1_update+0x14>)
 80013ce:	f000 fba4 	bl	8001b1a <HAL_GPIO_TogglePin>
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40020c00 	.word	0x40020c00

080013dc <task2_update>:

void task2_update(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	//dummy running task
	HAL_GPIO_TogglePin(LD4_GPIO_Port,LD4_Pin);
 80013e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013e4:	4802      	ldr	r0, [pc, #8]	; (80013f0 <task2_update+0x14>)
 80013e6:	f000 fb98 	bl	8001b1a <HAL_GPIO_TogglePin>
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40020c00 	.word	0x40020c00

080013f4 <task3_update>:


void task3_update(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
	//dummy running task
	HAL_GPIO_TogglePin(LD5_GPIO_Port,LD5_Pin);
 80013f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013fc:	4802      	ldr	r0, [pc, #8]	; (8001408 <task3_update+0x14>)
 80013fe:	f000 fb8c 	bl	8001b1a <HAL_GPIO_TogglePin>
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40020c00 	.word	0x40020c00

0800140c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800140c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001444 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001410:	480d      	ldr	r0, [pc, #52]	; (8001448 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001412:	490e      	ldr	r1, [pc, #56]	; (800144c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001414:	4a0e      	ldr	r2, [pc, #56]	; (8001450 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001418:	e002      	b.n	8001420 <LoopCopyDataInit>

0800141a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800141a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800141c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800141e:	3304      	adds	r3, #4

08001420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001424:	d3f9      	bcc.n	800141a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001426:	4a0b      	ldr	r2, [pc, #44]	; (8001454 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001428:	4c0b      	ldr	r4, [pc, #44]	; (8001458 <LoopFillZerobss+0x26>)
  movs r3, #0
 800142a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800142c:	e001      	b.n	8001432 <LoopFillZerobss>

0800142e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800142e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001430:	3204      	adds	r2, #4

08001432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001434:	d3fb      	bcc.n	800142e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001436:	f7ff ffb3 	bl	80013a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800143a:	f008 f951 	bl	80096e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800143e:	f7ff fb63 	bl	8000b08 <main>
  bx  lr    
 8001442:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001444:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800144c:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8001450:	0800a370 	.word	0x0800a370
  ldr r2, =_sbss
 8001454:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8001458:	20002038 	.word	0x20002038

0800145c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800145c:	e7fe      	b.n	800145c <ADC_IRQHandler>
	...

08001460 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <HAL_Init+0x40>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a0d      	ldr	r2, [pc, #52]	; (80014a0 <HAL_Init+0x40>)
 800146a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800146e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001470:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <HAL_Init+0x40>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0a      	ldr	r2, [pc, #40]	; (80014a0 <HAL_Init+0x40>)
 8001476:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800147a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <HAL_Init+0x40>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a07      	ldr	r2, [pc, #28]	; (80014a0 <HAL_Init+0x40>)
 8001482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001486:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001488:	2003      	movs	r0, #3
 800148a:	f000 f94f 	bl	800172c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800148e:	2000      	movs	r0, #0
 8001490:	f000 f808 	bl	80014a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001494:	f7ff fd60 	bl	8000f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023c00 	.word	0x40023c00

080014a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014ac:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <HAL_InitTick+0x54>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <HAL_InitTick+0x58>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	4619      	mov	r1, r3
 80014b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80014be:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 f967 	bl	8001796 <HAL_SYSTICK_Config>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e00e      	b.n	80014f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b0f      	cmp	r3, #15
 80014d6:	d80a      	bhi.n	80014ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014d8:	2200      	movs	r2, #0
 80014da:	6879      	ldr	r1, [r7, #4]
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014e0:	f000 f92f 	bl	8001742 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014e4:	4a06      	ldr	r2, [pc, #24]	; (8001500 <HAL_InitTick+0x5c>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e000      	b.n	80014f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000008 	.word	0x20000008
 8001500:	20000004 	.word	0x20000004

08001504 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <HAL_IncTick+0x20>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	461a      	mov	r2, r3
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <HAL_IncTick+0x24>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4413      	add	r3, r2
 8001514:	4a04      	ldr	r2, [pc, #16]	; (8001528 <HAL_IncTick+0x24>)
 8001516:	6013      	str	r3, [r2, #0]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	20000008 	.word	0x20000008
 8001528:	200002dc 	.word	0x200002dc

0800152c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  return uwTick;
 8001530:	4b03      	ldr	r3, [pc, #12]	; (8001540 <HAL_GetTick+0x14>)
 8001532:	681b      	ldr	r3, [r3, #0]
}
 8001534:	4618      	mov	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	200002dc 	.word	0x200002dc

08001544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800154c:	f7ff ffee 	bl	800152c <HAL_GetTick>
 8001550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800155c:	d005      	beq.n	800156a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800155e:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <HAL_Delay+0x44>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	461a      	mov	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4413      	add	r3, r2
 8001568:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800156a:	bf00      	nop
 800156c:	f7ff ffde 	bl	800152c <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	429a      	cmp	r2, r3
 800157a:	d8f7      	bhi.n	800156c <HAL_Delay+0x28>
  {
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000008 	.word	0x20000008

0800158c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800159c:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <__NVIC_SetPriorityGrouping+0x44>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015a2:	68ba      	ldr	r2, [r7, #8]
 80015a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015a8:	4013      	ands	r3, r2
 80015aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015be:	4a04      	ldr	r2, [pc, #16]	; (80015d0 <__NVIC_SetPriorityGrouping+0x44>)
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	60d3      	str	r3, [r2, #12]
}
 80015c4:	bf00      	nop
 80015c6:	3714      	adds	r7, #20
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d8:	4b04      	ldr	r3, [pc, #16]	; (80015ec <__NVIC_GetPriorityGrouping+0x18>)
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	0a1b      	lsrs	r3, r3, #8
 80015de:	f003 0307 	and.w	r3, r3, #7
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	db0b      	blt.n	800161a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	f003 021f 	and.w	r2, r3, #31
 8001608:	4907      	ldr	r1, [pc, #28]	; (8001628 <__NVIC_EnableIRQ+0x38>)
 800160a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160e:	095b      	lsrs	r3, r3, #5
 8001610:	2001      	movs	r0, #1
 8001612:	fa00 f202 	lsl.w	r2, r0, r2
 8001616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800161a:	bf00      	nop
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	e000e100 	.word	0xe000e100

0800162c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	6039      	str	r1, [r7, #0]
 8001636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163c:	2b00      	cmp	r3, #0
 800163e:	db0a      	blt.n	8001656 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	b2da      	uxtb	r2, r3
 8001644:	490c      	ldr	r1, [pc, #48]	; (8001678 <__NVIC_SetPriority+0x4c>)
 8001646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164a:	0112      	lsls	r2, r2, #4
 800164c:	b2d2      	uxtb	r2, r2
 800164e:	440b      	add	r3, r1
 8001650:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001654:	e00a      	b.n	800166c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4908      	ldr	r1, [pc, #32]	; (800167c <__NVIC_SetPriority+0x50>)
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	f003 030f 	and.w	r3, r3, #15
 8001662:	3b04      	subs	r3, #4
 8001664:	0112      	lsls	r2, r2, #4
 8001666:	b2d2      	uxtb	r2, r2
 8001668:	440b      	add	r3, r1
 800166a:	761a      	strb	r2, [r3, #24]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	e000e100 	.word	0xe000e100
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001680:	b480      	push	{r7}
 8001682:	b089      	sub	sp, #36	; 0x24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	f1c3 0307 	rsb	r3, r3, #7
 800169a:	2b04      	cmp	r3, #4
 800169c:	bf28      	it	cs
 800169e:	2304      	movcs	r3, #4
 80016a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3304      	adds	r3, #4
 80016a6:	2b06      	cmp	r3, #6
 80016a8:	d902      	bls.n	80016b0 <NVIC_EncodePriority+0x30>
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	3b03      	subs	r3, #3
 80016ae:	e000      	b.n	80016b2 <NVIC_EncodePriority+0x32>
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	fa02 f303 	lsl.w	r3, r2, r3
 80016be:	43da      	mvns	r2, r3
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	401a      	ands	r2, r3
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	fa01 f303 	lsl.w	r3, r1, r3
 80016d2:	43d9      	mvns	r1, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d8:	4313      	orrs	r3, r2
         );
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3724      	adds	r7, #36	; 0x24
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
	...

080016e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016f8:	d301      	bcc.n	80016fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016fa:	2301      	movs	r3, #1
 80016fc:	e00f      	b.n	800171e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fe:	4a0a      	ldr	r2, [pc, #40]	; (8001728 <SysTick_Config+0x40>)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	3b01      	subs	r3, #1
 8001704:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001706:	210f      	movs	r1, #15
 8001708:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800170c:	f7ff ff8e 	bl	800162c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001710:	4b05      	ldr	r3, [pc, #20]	; (8001728 <SysTick_Config+0x40>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001716:	4b04      	ldr	r3, [pc, #16]	; (8001728 <SysTick_Config+0x40>)
 8001718:	2207      	movs	r2, #7
 800171a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	e000e010 	.word	0xe000e010

0800172c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ff29 	bl	800158c <__NVIC_SetPriorityGrouping>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001742:	b580      	push	{r7, lr}
 8001744:	b086      	sub	sp, #24
 8001746:	af00      	add	r7, sp, #0
 8001748:	4603      	mov	r3, r0
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	607a      	str	r2, [r7, #4]
 800174e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001754:	f7ff ff3e 	bl	80015d4 <__NVIC_GetPriorityGrouping>
 8001758:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	68b9      	ldr	r1, [r7, #8]
 800175e:	6978      	ldr	r0, [r7, #20]
 8001760:	f7ff ff8e 	bl	8001680 <NVIC_EncodePriority>
 8001764:	4602      	mov	r2, r0
 8001766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800176a:	4611      	mov	r1, r2
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff ff5d 	bl	800162c <__NVIC_SetPriority>
}
 8001772:	bf00      	nop
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	4603      	mov	r3, r0
 8001782:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff31 	bl	80015f0 <__NVIC_EnableIRQ>
}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ffa2 	bl	80016e8 <SysTick_Config>
 80017a4:	4603      	mov	r3, r0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b089      	sub	sp, #36	; 0x24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017be:	2300      	movs	r3, #0
 80017c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017c2:	2300      	movs	r3, #0
 80017c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
 80017ca:	e16b      	b.n	8001aa4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017cc:	2201      	movs	r2, #1
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	697a      	ldr	r2, [r7, #20]
 80017dc:	4013      	ands	r3, r2
 80017de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	f040 815a 	bne.w	8001a9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f003 0303 	and.w	r3, r3, #3
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d005      	beq.n	8001802 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d130      	bne.n	8001864 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	2203      	movs	r2, #3
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	43db      	mvns	r3, r3
 8001814:	69ba      	ldr	r2, [r7, #24]
 8001816:	4013      	ands	r3, r2
 8001818:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	68da      	ldr	r2, [r3, #12]
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4313      	orrs	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001838:	2201      	movs	r2, #1
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	43db      	mvns	r3, r3
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4013      	ands	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	091b      	lsrs	r3, r3, #4
 800184e:	f003 0201 	and.w	r2, r3, #1
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4313      	orrs	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 0303 	and.w	r3, r3, #3
 800186c:	2b03      	cmp	r3, #3
 800186e:	d017      	beq.n	80018a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	2203      	movs	r2, #3
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	43db      	mvns	r3, r3
 8001882:	69ba      	ldr	r2, [r7, #24]
 8001884:	4013      	ands	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	689a      	ldr	r2, [r3, #8]
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	4313      	orrs	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 0303 	and.w	r3, r3, #3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d123      	bne.n	80018f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	08da      	lsrs	r2, r3, #3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3208      	adds	r2, #8
 80018b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	f003 0307 	and.w	r3, r3, #7
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	220f      	movs	r2, #15
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	4013      	ands	r3, r2
 80018ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	691a      	ldr	r2, [r3, #16]
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	08da      	lsrs	r2, r3, #3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	3208      	adds	r2, #8
 80018ee:	69b9      	ldr	r1, [r7, #24]
 80018f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	2203      	movs	r2, #3
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	4013      	ands	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f003 0203 	and.w	r2, r3, #3
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4313      	orrs	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001930:	2b00      	cmp	r3, #0
 8001932:	f000 80b4 	beq.w	8001a9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	4b60      	ldr	r3, [pc, #384]	; (8001abc <HAL_GPIO_Init+0x30c>)
 800193c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193e:	4a5f      	ldr	r2, [pc, #380]	; (8001abc <HAL_GPIO_Init+0x30c>)
 8001940:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001944:	6453      	str	r3, [r2, #68]	; 0x44
 8001946:	4b5d      	ldr	r3, [pc, #372]	; (8001abc <HAL_GPIO_Init+0x30c>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001952:	4a5b      	ldr	r2, [pc, #364]	; (8001ac0 <HAL_GPIO_Init+0x310>)
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	089b      	lsrs	r3, r3, #2
 8001958:	3302      	adds	r3, #2
 800195a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800195e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	f003 0303 	and.w	r3, r3, #3
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	220f      	movs	r2, #15
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	43db      	mvns	r3, r3
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	4013      	ands	r3, r2
 8001974:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a52      	ldr	r2, [pc, #328]	; (8001ac4 <HAL_GPIO_Init+0x314>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d02b      	beq.n	80019d6 <HAL_GPIO_Init+0x226>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a51      	ldr	r2, [pc, #324]	; (8001ac8 <HAL_GPIO_Init+0x318>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d025      	beq.n	80019d2 <HAL_GPIO_Init+0x222>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a50      	ldr	r2, [pc, #320]	; (8001acc <HAL_GPIO_Init+0x31c>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d01f      	beq.n	80019ce <HAL_GPIO_Init+0x21e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a4f      	ldr	r2, [pc, #316]	; (8001ad0 <HAL_GPIO_Init+0x320>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d019      	beq.n	80019ca <HAL_GPIO_Init+0x21a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a4e      	ldr	r2, [pc, #312]	; (8001ad4 <HAL_GPIO_Init+0x324>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d013      	beq.n	80019c6 <HAL_GPIO_Init+0x216>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a4d      	ldr	r2, [pc, #308]	; (8001ad8 <HAL_GPIO_Init+0x328>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d00d      	beq.n	80019c2 <HAL_GPIO_Init+0x212>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a4c      	ldr	r2, [pc, #304]	; (8001adc <HAL_GPIO_Init+0x32c>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d007      	beq.n	80019be <HAL_GPIO_Init+0x20e>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4a4b      	ldr	r2, [pc, #300]	; (8001ae0 <HAL_GPIO_Init+0x330>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d101      	bne.n	80019ba <HAL_GPIO_Init+0x20a>
 80019b6:	2307      	movs	r3, #7
 80019b8:	e00e      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019ba:	2308      	movs	r3, #8
 80019bc:	e00c      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019be:	2306      	movs	r3, #6
 80019c0:	e00a      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019c2:	2305      	movs	r3, #5
 80019c4:	e008      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019c6:	2304      	movs	r3, #4
 80019c8:	e006      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019ca:	2303      	movs	r3, #3
 80019cc:	e004      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019ce:	2302      	movs	r3, #2
 80019d0:	e002      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019d2:	2301      	movs	r3, #1
 80019d4:	e000      	b.n	80019d8 <HAL_GPIO_Init+0x228>
 80019d6:	2300      	movs	r3, #0
 80019d8:	69fa      	ldr	r2, [r7, #28]
 80019da:	f002 0203 	and.w	r2, r2, #3
 80019de:	0092      	lsls	r2, r2, #2
 80019e0:	4093      	lsls	r3, r2
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019e8:	4935      	ldr	r1, [pc, #212]	; (8001ac0 <HAL_GPIO_Init+0x310>)
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	089b      	lsrs	r3, r3, #2
 80019ee:	3302      	adds	r3, #2
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019f6:	4b3b      	ldr	r3, [pc, #236]	; (8001ae4 <HAL_GPIO_Init+0x334>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	43db      	mvns	r3, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4013      	ands	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a1a:	4a32      	ldr	r2, [pc, #200]	; (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a20:	4b30      	ldr	r3, [pc, #192]	; (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d003      	beq.n	8001a44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a44:	4a27      	ldr	r2, [pc, #156]	; (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a4a:	4b26      	ldr	r3, [pc, #152]	; (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	43db      	mvns	r3, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4013      	ands	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a6e:	4a1d      	ldr	r2, [pc, #116]	; (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a74:	4b1b      	ldr	r3, [pc, #108]	; (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4013      	ands	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a98:	4a12      	ldr	r2, [pc, #72]	; (8001ae4 <HAL_GPIO_Init+0x334>)
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	61fb      	str	r3, [r7, #28]
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	2b0f      	cmp	r3, #15
 8001aa8:	f67f ae90 	bls.w	80017cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001aac:	bf00      	nop
 8001aae:	bf00      	nop
 8001ab0:	3724      	adds	r7, #36	; 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40013800 	.word	0x40013800
 8001ac4:	40020000 	.word	0x40020000
 8001ac8:	40020400 	.word	0x40020400
 8001acc:	40020800 	.word	0x40020800
 8001ad0:	40020c00 	.word	0x40020c00
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40021400 	.word	0x40021400
 8001adc:	40021800 	.word	0x40021800
 8001ae0:	40021c00 	.word	0x40021c00
 8001ae4:	40013c00 	.word	0x40013c00

08001ae8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	807b      	strh	r3, [r7, #2]
 8001af4:	4613      	mov	r3, r2
 8001af6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001af8:	787b      	ldrb	r3, [r7, #1]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001afe:	887a      	ldrh	r2, [r7, #2]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b04:	e003      	b.n	8001b0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b06:	887b      	ldrh	r3, [r7, #2]
 8001b08:	041a      	lsls	r2, r3, #16
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	619a      	str	r2, [r3, #24]
}
 8001b0e:	bf00      	nop
 8001b10:	370c      	adds	r7, #12
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr

08001b1a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b085      	sub	sp, #20
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
 8001b22:	460b      	mov	r3, r1
 8001b24:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b2c:	887a      	ldrh	r2, [r7, #2]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	4013      	ands	r3, r2
 8001b32:	041a      	lsls	r2, r3, #16
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	43d9      	mvns	r1, r3
 8001b38:	887b      	ldrh	r3, [r7, #2]
 8001b3a:	400b      	ands	r3, r1
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	619a      	str	r2, [r3, #24]
}
 8001b42:	bf00      	nop
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
	...

08001b50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e12b      	b.n	8001dba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d106      	bne.n	8001b7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7ff fa16 	bl	8000fa8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2224      	movs	r2, #36	; 0x24
 8001b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f022 0201 	bic.w	r2, r2, #1
 8001b92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ba2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001bb2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001bb4:	f002 fc9e 	bl	80044f4 <HAL_RCC_GetPCLK1Freq>
 8001bb8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	4a81      	ldr	r2, [pc, #516]	; (8001dc4 <HAL_I2C_Init+0x274>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d807      	bhi.n	8001bd4 <HAL_I2C_Init+0x84>
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4a80      	ldr	r2, [pc, #512]	; (8001dc8 <HAL_I2C_Init+0x278>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	bf94      	ite	ls
 8001bcc:	2301      	movls	r3, #1
 8001bce:	2300      	movhi	r3, #0
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	e006      	b.n	8001be2 <HAL_I2C_Init+0x92>
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	4a7d      	ldr	r2, [pc, #500]	; (8001dcc <HAL_I2C_Init+0x27c>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	bf94      	ite	ls
 8001bdc:	2301      	movls	r3, #1
 8001bde:	2300      	movhi	r3, #0
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e0e7      	b.n	8001dba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4a78      	ldr	r2, [pc, #480]	; (8001dd0 <HAL_I2C_Init+0x280>)
 8001bee:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf2:	0c9b      	lsrs	r3, r3, #18
 8001bf4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	68ba      	ldr	r2, [r7, #8]
 8001c06:	430a      	orrs	r2, r1
 8001c08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	4a6a      	ldr	r2, [pc, #424]	; (8001dc4 <HAL_I2C_Init+0x274>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d802      	bhi.n	8001c24 <HAL_I2C_Init+0xd4>
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	3301      	adds	r3, #1
 8001c22:	e009      	b.n	8001c38 <HAL_I2C_Init+0xe8>
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001c2a:	fb02 f303 	mul.w	r3, r2, r3
 8001c2e:	4a69      	ldr	r2, [pc, #420]	; (8001dd4 <HAL_I2C_Init+0x284>)
 8001c30:	fba2 2303 	umull	r2, r3, r2, r3
 8001c34:	099b      	lsrs	r3, r3, #6
 8001c36:	3301      	adds	r3, #1
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	6812      	ldr	r2, [r2, #0]
 8001c3c:	430b      	orrs	r3, r1
 8001c3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	69db      	ldr	r3, [r3, #28]
 8001c46:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001c4a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	495c      	ldr	r1, [pc, #368]	; (8001dc4 <HAL_I2C_Init+0x274>)
 8001c54:	428b      	cmp	r3, r1
 8001c56:	d819      	bhi.n	8001c8c <HAL_I2C_Init+0x13c>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	1e59      	subs	r1, r3, #1
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c66:	1c59      	adds	r1, r3, #1
 8001c68:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001c6c:	400b      	ands	r3, r1
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d00a      	beq.n	8001c88 <HAL_I2C_Init+0x138>
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	1e59      	subs	r1, r3, #1
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c80:	3301      	adds	r3, #1
 8001c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c86:	e051      	b.n	8001d2c <HAL_I2C_Init+0x1dc>
 8001c88:	2304      	movs	r3, #4
 8001c8a:	e04f      	b.n	8001d2c <HAL_I2C_Init+0x1dc>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d111      	bne.n	8001cb8 <HAL_I2C_Init+0x168>
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	1e58      	subs	r0, r3, #1
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6859      	ldr	r1, [r3, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	440b      	add	r3, r1
 8001ca2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	bf0c      	ite	eq
 8001cb0:	2301      	moveq	r3, #1
 8001cb2:	2300      	movne	r3, #0
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	e012      	b.n	8001cde <HAL_I2C_Init+0x18e>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	1e58      	subs	r0, r3, #1
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6859      	ldr	r1, [r3, #4]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	0099      	lsls	r1, r3, #2
 8001cc8:	440b      	add	r3, r1
 8001cca:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cce:	3301      	adds	r3, #1
 8001cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	bf0c      	ite	eq
 8001cd8:	2301      	moveq	r3, #1
 8001cda:	2300      	movne	r3, #0
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <HAL_I2C_Init+0x196>
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e022      	b.n	8001d2c <HAL_I2C_Init+0x1dc>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d10e      	bne.n	8001d0c <HAL_I2C_Init+0x1bc>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	1e58      	subs	r0, r3, #1
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6859      	ldr	r1, [r3, #4]
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	440b      	add	r3, r1
 8001cfc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d00:	3301      	adds	r3, #1
 8001d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d0a:	e00f      	b.n	8001d2c <HAL_I2C_Init+0x1dc>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	1e58      	subs	r0, r3, #1
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6859      	ldr	r1, [r3, #4]
 8001d14:	460b      	mov	r3, r1
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	0099      	lsls	r1, r3, #2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d22:	3301      	adds	r3, #1
 8001d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d2c:	6879      	ldr	r1, [r7, #4]
 8001d2e:	6809      	ldr	r1, [r1, #0]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	69da      	ldr	r2, [r3, #28]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a1b      	ldr	r3, [r3, #32]
 8001d46:	431a      	orrs	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001d5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	6911      	ldr	r1, [r2, #16]
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	68d2      	ldr	r2, [r2, #12]
 8001d66:	4311      	orrs	r1, r2
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	6812      	ldr	r2, [r2, #0]
 8001d6c:	430b      	orrs	r3, r1
 8001d6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	695a      	ldr	r2, [r3, #20]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	431a      	orrs	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f042 0201 	orr.w	r2, r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2220      	movs	r2, #32
 8001da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	000186a0 	.word	0x000186a0
 8001dc8:	001e847f 	.word	0x001e847f
 8001dcc:	003d08ff 	.word	0x003d08ff
 8001dd0:	431bde83 	.word	0x431bde83
 8001dd4:	10624dd3 	.word	0x10624dd3

08001dd8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e128      	b.n	800203c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d109      	bne.n	8001e0a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a90      	ldr	r2, [pc, #576]	; (8002044 <HAL_I2S_Init+0x26c>)
 8001e02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f7ff f917 	bl	8001038 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2202      	movs	r2, #2
 8001e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001e20:	f023 030f 	bic.w	r3, r3, #15
 8001e24:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d060      	beq.n	8001ef8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d102      	bne.n	8001e44 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001e3e:	2310      	movs	r3, #16
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	e001      	b.n	8001e48 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001e44:	2320      	movs	r3, #32
 8001e46:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2b20      	cmp	r3, #32
 8001e4e:	d802      	bhi.n	8001e56 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001e56:	2001      	movs	r0, #1
 8001e58:	f002 fc42 	bl	80046e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8001e5c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e66:	d125      	bne.n	8001eb4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d010      	beq.n	8001e92 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	68fa      	ldr	r2, [r7, #12]
 8001e76:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	461a      	mov	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	695b      	ldr	r3, [r3, #20]
 8001e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8c:	3305      	adds	r3, #5
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	e01f      	b.n	8001ed2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	695b      	ldr	r3, [r3, #20]
 8001eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eae:	3305      	adds	r3, #5
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	e00e      	b.n	8001ed2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001eb4:	68fa      	ldr	r2, [r7, #12]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4413      	add	r3, r2
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ece:	3305      	adds	r3, #5
 8001ed0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	4a5c      	ldr	r2, [pc, #368]	; (8002048 <HAL_I2S_Init+0x270>)
 8001ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eda:	08db      	lsrs	r3, r3, #3
 8001edc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	f003 0301 	and.w	r3, r3, #1
 8001ee4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	085b      	lsrs	r3, r3, #1
 8001eee:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	021b      	lsls	r3, r3, #8
 8001ef4:	61bb      	str	r3, [r7, #24]
 8001ef6:	e003      	b.n	8001f00 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d902      	bls.n	8001f0c <HAL_I2S_Init+0x134>
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	2bff      	cmp	r3, #255	; 0xff
 8001f0a:	d907      	bls.n	8001f1c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f10:	f043 0210 	orr.w	r2, r3, #16
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e08f      	b.n	800203c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	691a      	ldr	r2, [r3, #16]
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	ea42 0103 	orr.w	r1, r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	69fa      	ldr	r2, [r7, #28]
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001f3a:	f023 030f 	bic.w	r3, r3, #15
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6851      	ldr	r1, [r2, #4]
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6892      	ldr	r2, [r2, #8]
 8001f46:	4311      	orrs	r1, r2
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	68d2      	ldr	r2, [r2, #12]
 8001f4c:	4311      	orrs	r1, r2
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	6992      	ldr	r2, [r2, #24]
 8001f52:	430a      	orrs	r2, r1
 8001f54:	431a      	orrs	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f5e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d161      	bne.n	800202c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a38      	ldr	r2, [pc, #224]	; (800204c <HAL_I2S_Init+0x274>)
 8001f6c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a37      	ldr	r2, [pc, #220]	; (8002050 <HAL_I2S_Init+0x278>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d101      	bne.n	8001f7c <HAL_I2S_Init+0x1a4>
 8001f78:	4b36      	ldr	r3, [pc, #216]	; (8002054 <HAL_I2S_Init+0x27c>)
 8001f7a:	e001      	b.n	8001f80 <HAL_I2S_Init+0x1a8>
 8001f7c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	6812      	ldr	r2, [r2, #0]
 8001f86:	4932      	ldr	r1, [pc, #200]	; (8002050 <HAL_I2S_Init+0x278>)
 8001f88:	428a      	cmp	r2, r1
 8001f8a:	d101      	bne.n	8001f90 <HAL_I2S_Init+0x1b8>
 8001f8c:	4a31      	ldr	r2, [pc, #196]	; (8002054 <HAL_I2S_Init+0x27c>)
 8001f8e:	e001      	b.n	8001f94 <HAL_I2S_Init+0x1bc>
 8001f90:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001f94:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001f98:	f023 030f 	bic.w	r3, r3, #15
 8001f9c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a2b      	ldr	r2, [pc, #172]	; (8002050 <HAL_I2S_Init+0x278>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d101      	bne.n	8001fac <HAL_I2S_Init+0x1d4>
 8001fa8:	4b2a      	ldr	r3, [pc, #168]	; (8002054 <HAL_I2S_Init+0x27c>)
 8001faa:	e001      	b.n	8001fb0 <HAL_I2S_Init+0x1d8>
 8001fac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001fb0:	2202      	movs	r2, #2
 8001fb2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a25      	ldr	r2, [pc, #148]	; (8002050 <HAL_I2S_Init+0x278>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d101      	bne.n	8001fc2 <HAL_I2S_Init+0x1ea>
 8001fbe:	4b25      	ldr	r3, [pc, #148]	; (8002054 <HAL_I2S_Init+0x27c>)
 8001fc0:	e001      	b.n	8001fc6 <HAL_I2S_Init+0x1ee>
 8001fc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fd2:	d003      	beq.n	8001fdc <HAL_I2S_Init+0x204>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d103      	bne.n	8001fe4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001fdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	e001      	b.n	8001fe8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002006:	4313      	orrs	r3, r2
 8002008:	b29a      	uxth	r2, r3
 800200a:	897b      	ldrh	r3, [r7, #10]
 800200c:	4313      	orrs	r3, r2
 800200e:	b29b      	uxth	r3, r3
 8002010:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002014:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a0d      	ldr	r2, [pc, #52]	; (8002050 <HAL_I2S_Init+0x278>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d101      	bne.n	8002024 <HAL_I2S_Init+0x24c>
 8002020:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <HAL_I2S_Init+0x27c>)
 8002022:	e001      	b.n	8002028 <HAL_I2S_Init+0x250>
 8002024:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002028:	897a      	ldrh	r2, [r7, #10]
 800202a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	3720      	adds	r7, #32
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	0800214f 	.word	0x0800214f
 8002048:	cccccccd 	.word	0xcccccccd
 800204c:	08002265 	.word	0x08002265
 8002050:	40003800 	.word	0x40003800
 8002054:	40003400 	.word	0x40003400

08002058 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a0:	881a      	ldrh	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ac:	1c9a      	adds	r2, r3, #2
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	3b01      	subs	r3, #1
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10e      	bne.n	80020e8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80020d8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7ff ffb8 	bl	8002058 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80020e8:	bf00      	nop
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68da      	ldr	r2, [r3, #12]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002102:	b292      	uxth	r2, r2
 8002104:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800210a:	1c9a      	adds	r2, r3, #2
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002114:	b29b      	uxth	r3, r3
 8002116:	3b01      	subs	r3, #1
 8002118:	b29a      	uxth	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002122:	b29b      	uxth	r3, r3
 8002124:	2b00      	cmp	r3, #0
 8002126:	d10e      	bne.n	8002146 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	685a      	ldr	r2, [r3, #4]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002136:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f7ff ff93 	bl	800206c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b086      	sub	sp, #24
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b04      	cmp	r3, #4
 8002168:	d13a      	bne.n	80021e0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	2b01      	cmp	r3, #1
 8002172:	d109      	bne.n	8002188 <I2S_IRQHandler+0x3a>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217e:	2b40      	cmp	r3, #64	; 0x40
 8002180:	d102      	bne.n	8002188 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7ff ffb4 	bl	80020f0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218e:	2b40      	cmp	r3, #64	; 0x40
 8002190:	d126      	bne.n	80021e0 <I2S_IRQHandler+0x92>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0320 	and.w	r3, r3, #32
 800219c:	2b20      	cmp	r3, #32
 800219e:	d11f      	bne.n	80021e0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80021ae:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80021b0:	2300      	movs	r3, #0
 80021b2:	613b      	str	r3, [r7, #16]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	613b      	str	r3, [r7, #16]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	613b      	str	r3, [r7, #16]
 80021c4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2201      	movs	r2, #1
 80021ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d2:	f043 0202 	orr.w	r2, r3, #2
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff ff50 	bl	8002080 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d136      	bne.n	800225a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d109      	bne.n	800220a <I2S_IRQHandler+0xbc>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002200:	2b80      	cmp	r3, #128	; 0x80
 8002202:	d102      	bne.n	800220a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ff45 	bl	8002094 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	f003 0308 	and.w	r3, r3, #8
 8002210:	2b08      	cmp	r3, #8
 8002212:	d122      	bne.n	800225a <I2S_IRQHandler+0x10c>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f003 0320 	and.w	r3, r3, #32
 800221e:	2b20      	cmp	r3, #32
 8002220:	d11b      	bne.n	800225a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002230:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224c:	f043 0204 	orr.w	r2, r3, #4
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7ff ff13 	bl	8002080 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800225a:	bf00      	nop
 800225c:	3718      	adds	r7, #24
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b088      	sub	sp, #32
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a92      	ldr	r2, [pc, #584]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d101      	bne.n	8002282 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800227e:	4b92      	ldr	r3, [pc, #584]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002280:	e001      	b.n	8002286 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002282:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a8b      	ldr	r2, [pc, #556]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d101      	bne.n	80022a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800229c:	4b8a      	ldr	r3, [pc, #552]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800229e:	e001      	b.n	80022a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80022a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022b0:	d004      	beq.n	80022bc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f040 8099 	bne.w	80023ee <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d107      	bne.n	80022d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d002      	beq.n	80022d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f000 f925 	bl	8002520 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d107      	bne.n	80022f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d002      	beq.n	80022f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f000 f9c8 	bl	8002680 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022f6:	2b40      	cmp	r3, #64	; 0x40
 80022f8:	d13a      	bne.n	8002370 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	f003 0320 	and.w	r3, r3, #32
 8002300:	2b00      	cmp	r3, #0
 8002302:	d035      	beq.n	8002370 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a6e      	ldr	r2, [pc, #440]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d101      	bne.n	8002312 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800230e:	4b6e      	ldr	r3, [pc, #440]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002310:	e001      	b.n	8002316 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002312:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4969      	ldr	r1, [pc, #420]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800231e:	428b      	cmp	r3, r1
 8002320:	d101      	bne.n	8002326 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002322:	4b69      	ldr	r3, [pc, #420]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002324:	e001      	b.n	800232a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002326:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800232a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800232e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800233e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002340:	2300      	movs	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002362:	f043 0202 	orr.w	r2, r3, #2
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f7ff fe88 	bl	8002080 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f003 0308 	and.w	r3, r3, #8
 8002376:	2b08      	cmp	r3, #8
 8002378:	f040 80c3 	bne.w	8002502 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	f003 0320 	and.w	r3, r3, #32
 8002382:	2b00      	cmp	r3, #0
 8002384:	f000 80bd 	beq.w	8002502 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	685a      	ldr	r2, [r3, #4]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002396:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a49      	ldr	r2, [pc, #292]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d101      	bne.n	80023a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80023a2:	4b49      	ldr	r3, [pc, #292]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80023a4:	e001      	b.n	80023aa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80023a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4944      	ldr	r1, [pc, #272]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80023b2:	428b      	cmp	r3, r1
 80023b4:	d101      	bne.n	80023ba <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80023b6:	4b44      	ldr	r3, [pc, #272]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80023b8:	e001      	b.n	80023be <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80023ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80023be:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80023c2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80023c4:	2300      	movs	r3, #0
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	60bb      	str	r3, [r7, #8]
 80023d0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023de:	f043 0204 	orr.w	r2, r3, #4
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7ff fe4a 	bl	8002080 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80023ec:	e089      	b.n	8002502 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d107      	bne.n	8002408 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d002      	beq.n	8002408 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 f8be 	bl	8002584 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b01      	cmp	r3, #1
 8002410:	d107      	bne.n	8002422 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002418:	2b00      	cmp	r3, #0
 800241a:	d002      	beq.n	8002422 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f000 f8fd 	bl	800261c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002428:	2b40      	cmp	r3, #64	; 0x40
 800242a:	d12f      	bne.n	800248c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	f003 0320 	and.w	r3, r3, #32
 8002432:	2b00      	cmp	r3, #0
 8002434:	d02a      	beq.n	800248c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002444:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a1e      	ldr	r2, [pc, #120]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d101      	bne.n	8002454 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002450:	4b1d      	ldr	r3, [pc, #116]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002452:	e001      	b.n	8002458 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002454:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4919      	ldr	r1, [pc, #100]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002460:	428b      	cmp	r3, r1
 8002462:	d101      	bne.n	8002468 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002464:	4b18      	ldr	r3, [pc, #96]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002466:	e001      	b.n	800246c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002468:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800246c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002470:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247e:	f043 0202 	orr.w	r2, r3, #2
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7ff fdfa 	bl	8002080 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b08      	cmp	r3, #8
 8002494:	d136      	bne.n	8002504 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	f003 0320 	and.w	r3, r3, #32
 800249c:	2b00      	cmp	r3, #0
 800249e:	d031      	beq.n	8002504 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a07      	ldr	r2, [pc, #28]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d101      	bne.n	80024ae <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80024aa:	4b07      	ldr	r3, [pc, #28]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80024ac:	e001      	b.n	80024b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80024ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4902      	ldr	r1, [pc, #8]	; (80024c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80024ba:	428b      	cmp	r3, r1
 80024bc:	d106      	bne.n	80024cc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80024be:	4b02      	ldr	r3, [pc, #8]	; (80024c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80024c0:	e006      	b.n	80024d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80024c2:	bf00      	nop
 80024c4:	40003800 	.word	0x40003800
 80024c8:	40003400 	.word	0x40003400
 80024cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80024d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80024d4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80024e4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f2:	f043 0204 	orr.w	r2, r3, #4
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff fdc0 	bl	8002080 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002500:	e000      	b.n	8002504 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002502:	bf00      	nop
}
 8002504:	bf00      	nop
 8002506:	3720      	adds	r7, #32
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252c:	1c99      	adds	r1, r3, #2
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	6251      	str	r1, [r2, #36]	; 0x24
 8002532:	881a      	ldrh	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800253e:	b29b      	uxth	r3, r3
 8002540:	3b01      	subs	r3, #1
 8002542:	b29a      	uxth	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800254c:	b29b      	uxth	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d113      	bne.n	800257a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	685a      	ldr	r2, [r3, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002560:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002566:	b29b      	uxth	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d106      	bne.n	800257a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff ffc9 	bl	800250c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800257a:	bf00      	nop
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002590:	1c99      	adds	r1, r3, #2
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6251      	str	r1, [r2, #36]	; 0x24
 8002596:	8819      	ldrh	r1, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a1d      	ldr	r2, [pc, #116]	; (8002614 <I2SEx_TxISR_I2SExt+0x90>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d101      	bne.n	80025a6 <I2SEx_TxISR_I2SExt+0x22>
 80025a2:	4b1d      	ldr	r3, [pc, #116]	; (8002618 <I2SEx_TxISR_I2SExt+0x94>)
 80025a4:	e001      	b.n	80025aa <I2SEx_TxISR_I2SExt+0x26>
 80025a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80025aa:	460a      	mov	r2, r1
 80025ac:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	3b01      	subs	r3, #1
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d121      	bne.n	800260a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a12      	ldr	r2, [pc, #72]	; (8002614 <I2SEx_TxISR_I2SExt+0x90>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d101      	bne.n	80025d4 <I2SEx_TxISR_I2SExt+0x50>
 80025d0:	4b11      	ldr	r3, [pc, #68]	; (8002618 <I2SEx_TxISR_I2SExt+0x94>)
 80025d2:	e001      	b.n	80025d8 <I2SEx_TxISR_I2SExt+0x54>
 80025d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	490d      	ldr	r1, [pc, #52]	; (8002614 <I2SEx_TxISR_I2SExt+0x90>)
 80025e0:	428b      	cmp	r3, r1
 80025e2:	d101      	bne.n	80025e8 <I2SEx_TxISR_I2SExt+0x64>
 80025e4:	4b0c      	ldr	r3, [pc, #48]	; (8002618 <I2SEx_TxISR_I2SExt+0x94>)
 80025e6:	e001      	b.n	80025ec <I2SEx_TxISR_I2SExt+0x68>
 80025e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80025ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80025f0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d106      	bne.n	800260a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ff81 	bl	800250c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	40003800 	.word	0x40003800
 8002618:	40003400 	.word	0x40003400

0800261c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68d8      	ldr	r0, [r3, #12]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262e:	1c99      	adds	r1, r3, #2
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002634:	b282      	uxth	r2, r0
 8002636:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800263c:	b29b      	uxth	r3, r3
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800264a:	b29b      	uxth	r3, r3
 800264c:	2b00      	cmp	r3, #0
 800264e:	d113      	bne.n	8002678 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800265e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002664:	b29b      	uxth	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d106      	bne.n	8002678 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2201      	movs	r2, #1
 800266e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7ff ff4a 	bl	800250c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002678:	bf00      	nop
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a20      	ldr	r2, [pc, #128]	; (8002710 <I2SEx_RxISR_I2SExt+0x90>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d101      	bne.n	8002696 <I2SEx_RxISR_I2SExt+0x16>
 8002692:	4b20      	ldr	r3, [pc, #128]	; (8002714 <I2SEx_RxISR_I2SExt+0x94>)
 8002694:	e001      	b.n	800269a <I2SEx_RxISR_I2SExt+0x1a>
 8002696:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800269a:	68d8      	ldr	r0, [r3, #12]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a0:	1c99      	adds	r1, r3, #2
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	62d1      	str	r1, [r2, #44]	; 0x2c
 80026a6:	b282      	uxth	r2, r0
 80026a8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	3b01      	subs	r3, #1
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80026bc:	b29b      	uxth	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d121      	bne.n	8002706 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a12      	ldr	r2, [pc, #72]	; (8002710 <I2SEx_RxISR_I2SExt+0x90>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d101      	bne.n	80026d0 <I2SEx_RxISR_I2SExt+0x50>
 80026cc:	4b11      	ldr	r3, [pc, #68]	; (8002714 <I2SEx_RxISR_I2SExt+0x94>)
 80026ce:	e001      	b.n	80026d4 <I2SEx_RxISR_I2SExt+0x54>
 80026d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	490d      	ldr	r1, [pc, #52]	; (8002710 <I2SEx_RxISR_I2SExt+0x90>)
 80026dc:	428b      	cmp	r3, r1
 80026de:	d101      	bne.n	80026e4 <I2SEx_RxISR_I2SExt+0x64>
 80026e0:	4b0c      	ldr	r3, [pc, #48]	; (8002714 <I2SEx_RxISR_I2SExt+0x94>)
 80026e2:	e001      	b.n	80026e8 <I2SEx_RxISR_I2SExt+0x68>
 80026e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80026e8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80026ec:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d106      	bne.n	8002706 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f7ff ff03 	bl	800250c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40003800 	.word	0x40003800
 8002714:	40003400 	.word	0x40003400

08002718 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800271a:	b08f      	sub	sp, #60	; 0x3c
 800271c:	af0a      	add	r7, sp, #40	; 0x28
 800271e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e10f      	b.n	800294a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	d106      	bne.n	800274a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f006 fb4f 	bl	8008de8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2203      	movs	r2, #3
 800274e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800275a:	2b00      	cmp	r3, #0
 800275c:	d102      	bne.n	8002764 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f002 fe36 	bl	80053da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	603b      	str	r3, [r7, #0]
 8002774:	687e      	ldr	r6, [r7, #4]
 8002776:	466d      	mov	r5, sp
 8002778:	f106 0410 	add.w	r4, r6, #16
 800277c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800277e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002780:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002782:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002784:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002788:	e885 0003 	stmia.w	r5, {r0, r1}
 800278c:	1d33      	adds	r3, r6, #4
 800278e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002790:	6838      	ldr	r0, [r7, #0]
 8002792:	f002 fd0d 	bl	80051b0 <USB_CoreInit>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0d0      	b.n	800294a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f002 fe24 	bl	80053fc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027b4:	2300      	movs	r3, #0
 80027b6:	73fb      	strb	r3, [r7, #15]
 80027b8:	e04a      	b.n	8002850 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80027ba:	7bfa      	ldrb	r2, [r7, #15]
 80027bc:	6879      	ldr	r1, [r7, #4]
 80027be:	4613      	mov	r3, r2
 80027c0:	00db      	lsls	r3, r3, #3
 80027c2:	4413      	add	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	440b      	add	r3, r1
 80027c8:	333d      	adds	r3, #61	; 0x3d
 80027ca:	2201      	movs	r2, #1
 80027cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80027ce:	7bfa      	ldrb	r2, [r7, #15]
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	4613      	mov	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	4413      	add	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	440b      	add	r3, r1
 80027dc:	333c      	adds	r3, #60	; 0x3c
 80027de:	7bfa      	ldrb	r2, [r7, #15]
 80027e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80027e2:	7bfa      	ldrb	r2, [r7, #15]
 80027e4:	7bfb      	ldrb	r3, [r7, #15]
 80027e6:	b298      	uxth	r0, r3
 80027e8:	6879      	ldr	r1, [r7, #4]
 80027ea:	4613      	mov	r3, r2
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	4413      	add	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	440b      	add	r3, r1
 80027f4:	3344      	adds	r3, #68	; 0x44
 80027f6:	4602      	mov	r2, r0
 80027f8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80027fa:	7bfa      	ldrb	r2, [r7, #15]
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	4613      	mov	r3, r2
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4413      	add	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	3340      	adds	r3, #64	; 0x40
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800280e:	7bfa      	ldrb	r2, [r7, #15]
 8002810:	6879      	ldr	r1, [r7, #4]
 8002812:	4613      	mov	r3, r2
 8002814:	00db      	lsls	r3, r3, #3
 8002816:	4413      	add	r3, r2
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	440b      	add	r3, r1
 800281c:	3348      	adds	r3, #72	; 0x48
 800281e:	2200      	movs	r2, #0
 8002820:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002822:	7bfa      	ldrb	r2, [r7, #15]
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	4613      	mov	r3, r2
 8002828:	00db      	lsls	r3, r3, #3
 800282a:	4413      	add	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	440b      	add	r3, r1
 8002830:	334c      	adds	r3, #76	; 0x4c
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002836:	7bfa      	ldrb	r2, [r7, #15]
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	4413      	add	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	440b      	add	r3, r1
 8002844:	3354      	adds	r3, #84	; 0x54
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800284a:	7bfb      	ldrb	r3, [r7, #15]
 800284c:	3301      	adds	r3, #1
 800284e:	73fb      	strb	r3, [r7, #15]
 8002850:	7bfa      	ldrb	r2, [r7, #15]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	429a      	cmp	r2, r3
 8002858:	d3af      	bcc.n	80027ba <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800285a:	2300      	movs	r3, #0
 800285c:	73fb      	strb	r3, [r7, #15]
 800285e:	e044      	b.n	80028ea <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002860:	7bfa      	ldrb	r2, [r7, #15]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	4413      	add	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002872:	2200      	movs	r2, #0
 8002874:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002876:	7bfa      	ldrb	r2, [r7, #15]
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	4613      	mov	r3, r2
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	4413      	add	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002888:	7bfa      	ldrb	r2, [r7, #15]
 800288a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800288c:	7bfa      	ldrb	r2, [r7, #15]
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	4413      	add	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800289e:	2200      	movs	r2, #0
 80028a0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80028a2:	7bfa      	ldrb	r2, [r7, #15]
 80028a4:	6879      	ldr	r1, [r7, #4]
 80028a6:	4613      	mov	r3, r2
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	4413      	add	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	440b      	add	r3, r1
 80028b0:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80028b8:	7bfa      	ldrb	r2, [r7, #15]
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	4613      	mov	r3, r2
 80028be:	00db      	lsls	r3, r3, #3
 80028c0:	4413      	add	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	440b      	add	r3, r1
 80028c6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80028ce:	7bfa      	ldrb	r2, [r7, #15]
 80028d0:	6879      	ldr	r1, [r7, #4]
 80028d2:	4613      	mov	r3, r2
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	4413      	add	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	440b      	add	r3, r1
 80028dc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028e4:	7bfb      	ldrb	r3, [r7, #15]
 80028e6:	3301      	adds	r3, #1
 80028e8:	73fb      	strb	r3, [r7, #15]
 80028ea:	7bfa      	ldrb	r2, [r7, #15]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d3b5      	bcc.n	8002860 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	603b      	str	r3, [r7, #0]
 80028fa:	687e      	ldr	r6, [r7, #4]
 80028fc:	466d      	mov	r5, sp
 80028fe:	f106 0410 	add.w	r4, r6, #16
 8002902:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002904:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002906:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002908:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800290a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800290e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002912:	1d33      	adds	r3, r6, #4
 8002914:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002916:	6838      	ldr	r0, [r7, #0]
 8002918:	f002 fdbc 	bl	8005494 <USB_DevInit>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d005      	beq.n	800292e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2202      	movs	r2, #2
 8002926:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e00d      	b.n	800294a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f003 ff0b 	bl	800675e <USB_DevDisconnect>

  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3714      	adds	r7, #20
 800294e:	46bd      	mov	sp, r7
 8002950:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002952 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b084      	sub	sp, #16
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002966:	2b01      	cmp	r3, #1
 8002968:	d101      	bne.n	800296e <HAL_PCD_Start+0x1c>
 800296a:	2302      	movs	r3, #2
 800296c:	e020      	b.n	80029b0 <HAL_PCD_Start+0x5e>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297a:	2b01      	cmp	r3, #1
 800297c:	d109      	bne.n	8002992 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002982:	2b01      	cmp	r3, #1
 8002984:	d005      	beq.n	8002992 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800298a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4618      	mov	r0, r3
 8002998:	f002 fd0e 	bl	80053b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f003 febb 	bl	800671c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80029b8:	b590      	push	{r4, r7, lr}
 80029ba:	b08d      	sub	sp, #52	; 0x34
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029c6:	6a3b      	ldr	r3, [r7, #32]
 80029c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f003 ff79 	bl	80068c6 <USB_GetMode>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f040 848a 	bne.w	80032f0 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f003 fedd 	bl	80067a0 <USB_ReadInterrupts>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f000 8480 	beq.w	80032ee <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	0a1b      	lsrs	r3, r3, #8
 80029f8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f003 feca 	bl	80067a0 <USB_ReadInterrupts>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d107      	bne.n	8002a26 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	695a      	ldr	r2, [r3, #20]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f002 0202 	and.w	r2, r2, #2
 8002a24:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f003 feb8 	bl	80067a0 <USB_ReadInterrupts>
 8002a30:	4603      	mov	r3, r0
 8002a32:	f003 0310 	and.w	r3, r3, #16
 8002a36:	2b10      	cmp	r3, #16
 8002a38:	d161      	bne.n	8002afe <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	699a      	ldr	r2, [r3, #24]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 0210 	bic.w	r2, r2, #16
 8002a48:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002a4a:	6a3b      	ldr	r3, [r7, #32]
 8002a4c:	6a1b      	ldr	r3, [r3, #32]
 8002a4e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	f003 020f 	and.w	r2, r3, #15
 8002a56:	4613      	mov	r3, r2
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	4413      	add	r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	4413      	add	r3, r2
 8002a66:	3304      	adds	r3, #4
 8002a68:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	0c5b      	lsrs	r3, r3, #17
 8002a6e:	f003 030f 	and.w	r3, r3, #15
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d124      	bne.n	8002ac0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d035      	beq.n	8002aee <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	091b      	lsrs	r3, r3, #4
 8002a8a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002a8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	461a      	mov	r2, r3
 8002a94:	6a38      	ldr	r0, [r7, #32]
 8002a96:	f003 fcef 	bl	8006478 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	691a      	ldr	r2, [r3, #16]
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	091b      	lsrs	r3, r3, #4
 8002aa2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002aa6:	441a      	add	r2, r3
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	6a1a      	ldr	r2, [r3, #32]
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	091b      	lsrs	r3, r3, #4
 8002ab4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ab8:	441a      	add	r2, r3
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	621a      	str	r2, [r3, #32]
 8002abe:	e016      	b.n	8002aee <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	0c5b      	lsrs	r3, r3, #17
 8002ac4:	f003 030f 	and.w	r3, r3, #15
 8002ac8:	2b06      	cmp	r3, #6
 8002aca:	d110      	bne.n	8002aee <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002ad2:	2208      	movs	r2, #8
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	6a38      	ldr	r0, [r7, #32]
 8002ad8:	f003 fcce 	bl	8006478 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	6a1a      	ldr	r2, [r3, #32]
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	091b      	lsrs	r3, r3, #4
 8002ae4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ae8:	441a      	add	r2, r3
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	699a      	ldr	r2, [r3, #24]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f042 0210 	orr.w	r2, r2, #16
 8002afc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f003 fe4c 	bl	80067a0 <USB_ReadInterrupts>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b0e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002b12:	f040 80a7 	bne.w	8002c64 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002b16:	2300      	movs	r3, #0
 8002b18:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f003 fe51 	bl	80067c6 <USB_ReadDevAllOutEpInterrupt>
 8002b24:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002b26:	e099      	b.n	8002c5c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 808e 	beq.w	8002c50 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f003 fe75 	bl	800682e <USB_ReadDevOutEPInterrupt>
 8002b44:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00c      	beq.n	8002b6a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b52:	015a      	lsls	r2, r3, #5
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	4413      	add	r3, r2
 8002b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	2301      	movs	r3, #1
 8002b60:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002b62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 fec3 	bl	80038f0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	f003 0308 	and.w	r3, r3, #8
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00c      	beq.n	8002b8e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b76:	015a      	lsls	r2, r3, #5
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b80:	461a      	mov	r2, r3
 8002b82:	2308      	movs	r3, #8
 8002b84:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002b86:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f000 ff99 	bl	8003ac0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	f003 0310 	and.w	r3, r3, #16
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d008      	beq.n	8002baa <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9a:	015a      	lsls	r2, r3, #5
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	2310      	movs	r3, #16
 8002ba8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d030      	beq.n	8002c16 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	695b      	ldr	r3, [r3, #20]
 8002bb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bbc:	2b80      	cmp	r3, #128	; 0x80
 8002bbe:	d109      	bne.n	8002bd4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	69fa      	ldr	r2, [r7, #28]
 8002bca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bd2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002bd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	4413      	add	r3, r2
 8002be6:	3304      	adds	r3, #4
 8002be8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	78db      	ldrb	r3, [r3, #3]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d108      	bne.n	8002c04 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f006 fa06 	bl	8009010 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	015a      	lsls	r2, r3, #5
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c10:	461a      	mov	r2, r3
 8002c12:	2302      	movs	r3, #2
 8002c14:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	f003 0320 	and.w	r3, r3, #32
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d008      	beq.n	8002c32 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c22:	015a      	lsls	r2, r3, #5
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	4413      	add	r3, r2
 8002c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	2320      	movs	r3, #32
 8002c30:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d009      	beq.n	8002c50 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3e:	015a      	lsls	r2, r3, #5
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	4413      	add	r3, r2
 8002c44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c48:	461a      	mov	r2, r3
 8002c4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c4e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c52:	3301      	adds	r3, #1
 8002c54:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c58:	085b      	lsrs	r3, r3, #1
 8002c5a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	f47f af62 	bne.w	8002b28 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f003 fd99 	bl	80067a0 <USB_ReadInterrupts>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c74:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c78:	f040 80db 	bne.w	8002e32 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f003 fdba 	bl	80067fa <USB_ReadDevAllInEpInterrupt>
 8002c86:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002c8c:	e0cd      	b.n	8002e2a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 80c2 	beq.w	8002e1e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	4611      	mov	r1, r2
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f003 fde0 	bl	800686a <USB_ReadDevInEPInterrupt>
 8002caa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d057      	beq.n	8002d66 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb8:	f003 030f 	and.w	r3, r3, #15
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	43db      	mvns	r3, r3
 8002cd0:	69f9      	ldr	r1, [r7, #28]
 8002cd2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cdc:	015a      	lsls	r2, r3, #5
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	2301      	movs	r3, #1
 8002cea:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	691b      	ldr	r3, [r3, #16]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d132      	bne.n	8002d5a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	334c      	adds	r3, #76	; 0x4c
 8002d04:	6819      	ldr	r1, [r3, #0]
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	4413      	add	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4403      	add	r3, r0
 8002d14:	3348      	adds	r3, #72	; 0x48
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4419      	add	r1, r3
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d1e:	4613      	mov	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4413      	add	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	4403      	add	r3, r0
 8002d28:	334c      	adds	r3, #76	; 0x4c
 8002d2a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d113      	bne.n	8002d5a <HAL_PCD_IRQHandler+0x3a2>
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d36:	4613      	mov	r3, r2
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	4413      	add	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	440b      	add	r3, r1
 8002d40:	3354      	adds	r3, #84	; 0x54
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d108      	bne.n	8002d5a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6818      	ldr	r0, [r3, #0]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002d52:	461a      	mov	r2, r3
 8002d54:	2101      	movs	r1, #1
 8002d56:	f003 fde7 	bl	8006928 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	4619      	mov	r1, r3
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f006 f8d0 	bl	8008f06 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	f003 0308 	and.w	r3, r3, #8
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d008      	beq.n	8002d82 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d72:	015a      	lsls	r2, r3, #5
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	4413      	add	r3, r2
 8002d78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	2308      	movs	r3, #8
 8002d80:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	f003 0310 	and.w	r3, r3, #16
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d008      	beq.n	8002d9e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8e:	015a      	lsls	r2, r3, #5
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	4413      	add	r3, r2
 8002d94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d98:	461a      	mov	r2, r3
 8002d9a:	2310      	movs	r3, #16
 8002d9c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d008      	beq.n	8002dba <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002daa:	015a      	lsls	r2, r3, #5
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	4413      	add	r3, r2
 8002db0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002db4:	461a      	mov	r2, r3
 8002db6:	2340      	movs	r3, #64	; 0x40
 8002db8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	f003 0302 	and.w	r3, r3, #2
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d023      	beq.n	8002e0c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002dc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002dc6:	6a38      	ldr	r0, [r7, #32]
 8002dc8:	f002 fcc8 	bl	800575c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002dcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dce:	4613      	mov	r3, r2
 8002dd0:	00db      	lsls	r3, r3, #3
 8002dd2:	4413      	add	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	3338      	adds	r3, #56	; 0x38
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	4413      	add	r3, r2
 8002ddc:	3304      	adds	r3, #4
 8002dde:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	78db      	ldrb	r3, [r3, #3]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d108      	bne.n	8002dfa <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	2200      	movs	r2, #0
 8002dec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	4619      	mov	r1, r3
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f006 f91d 	bl	8009034 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfc:	015a      	lsls	r2, r3, #5
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	4413      	add	r3, r2
 8002e02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e06:	461a      	mov	r2, r3
 8002e08:	2302      	movs	r3, #2
 8002e0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002e16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f000 fcdb 	bl	80037d4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e20:	3301      	adds	r3, #1
 8002e22:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e26:	085b      	lsrs	r3, r3, #1
 8002e28:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f47f af2e 	bne.w	8002c8e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f003 fcb2 	bl	80067a0 <USB_ReadInterrupts>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002e42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e46:	d122      	bne.n	8002e8e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	69fa      	ldr	r2, [r7, #28]
 8002e52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e56:	f023 0301 	bic.w	r3, r3, #1
 8002e5a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d108      	bne.n	8002e78 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002e6e:	2100      	movs	r1, #0
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 fec3 	bl	8003bfc <HAL_PCDEx_LPM_Callback>
 8002e76:	e002      	b.n	8002e7e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f006 f8bb 	bl	8008ff4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	695a      	ldr	r2, [r3, #20]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002e8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f003 fc84 	bl	80067a0 <USB_ReadInterrupts>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ea2:	d112      	bne.n	8002eca <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d102      	bne.n	8002eba <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f006 f877 	bl	8008fa8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	695a      	ldr	r2, [r3, #20]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002ec8:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f003 fc66 	bl	80067a0 <USB_ReadInterrupts>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ede:	f040 80b7 	bne.w	8003050 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	69fa      	ldr	r2, [r7, #28]
 8002eec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ef0:	f023 0301 	bic.w	r3, r3, #1
 8002ef4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2110      	movs	r1, #16
 8002efc:	4618      	mov	r0, r3
 8002efe:	f002 fc2d 	bl	800575c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f02:	2300      	movs	r3, #0
 8002f04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f06:	e046      	b.n	8002f96 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f0a:	015a      	lsls	r2, r3, #5
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	4413      	add	r3, r2
 8002f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002f14:	461a      	mov	r2, r3
 8002f16:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002f1a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f1e:	015a      	lsls	r2, r3, #5
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	4413      	add	r3, r2
 8002f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f2c:	0151      	lsls	r1, r2, #5
 8002f2e:	69fa      	ldr	r2, [r7, #28]
 8002f30:	440a      	add	r2, r1
 8002f32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002f36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002f3a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f3e:	015a      	lsls	r2, r3, #5
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	4413      	add	r3, r2
 8002f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f48:	461a      	mov	r2, r3
 8002f4a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002f4e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f52:	015a      	lsls	r2, r3, #5
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	4413      	add	r3, r2
 8002f58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f60:	0151      	lsls	r1, r2, #5
 8002f62:	69fa      	ldr	r2, [r7, #28]
 8002f64:	440a      	add	r2, r1
 8002f66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002f6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002f6e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f72:	015a      	lsls	r2, r3, #5
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	4413      	add	r3, r2
 8002f78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f80:	0151      	lsls	r1, r2, #5
 8002f82:	69fa      	ldr	r2, [r7, #28]
 8002f84:	440a      	add	r2, r1
 8002f86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002f8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002f8e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f92:	3301      	adds	r3, #1
 8002f94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d3b3      	bcc.n	8002f08 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fa6:	69db      	ldr	r3, [r3, #28]
 8002fa8:	69fa      	ldr	r2, [r7, #28]
 8002faa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002fae:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002fb2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d016      	beq.n	8002fea <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fc6:	69fa      	ldr	r2, [r7, #28]
 8002fc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002fcc:	f043 030b 	orr.w	r3, r3, #11
 8002fd0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fdc:	69fa      	ldr	r2, [r7, #28]
 8002fde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002fe2:	f043 030b 	orr.w	r3, r3, #11
 8002fe6:	6453      	str	r3, [r2, #68]	; 0x44
 8002fe8:	e015      	b.n	8003016 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	69fa      	ldr	r2, [r7, #28]
 8002ff4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ff8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ffc:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003000:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	69fa      	ldr	r2, [r7, #28]
 800300c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003010:	f043 030b 	orr.w	r3, r3, #11
 8003014:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	69fa      	ldr	r2, [r7, #28]
 8003020:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003024:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003028:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6818      	ldr	r0, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800303a:	461a      	mov	r2, r3
 800303c:	f003 fc74 	bl	8006928 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	695a      	ldr	r2, [r3, #20]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800304e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4618      	mov	r0, r3
 8003056:	f003 fba3 	bl	80067a0 <USB_ReadInterrupts>
 800305a:	4603      	mov	r3, r0
 800305c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003064:	d124      	bne.n	80030b0 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4618      	mov	r0, r3
 800306c:	f003 fc39 	bl	80068e2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f002 fbee 	bl	8005856 <USB_GetDevSpeed>
 800307a:	4603      	mov	r3, r0
 800307c:	461a      	mov	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681c      	ldr	r4, [r3, #0]
 8003086:	f001 fa29 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 800308a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003090:	b2db      	uxtb	r3, r3
 8003092:	461a      	mov	r2, r3
 8003094:	4620      	mov	r0, r4
 8003096:	f002 f8ed 	bl	8005274 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f005 ff5b 	bl	8008f56 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	695a      	ldr	r2, [r3, #20]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80030ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f003 fb73 	bl	80067a0 <USB_ReadInterrupts>
 80030ba:	4603      	mov	r3, r0
 80030bc:	f003 0308 	and.w	r3, r3, #8
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d10a      	bne.n	80030da <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f005 ff38 	bl	8008f3a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f002 0208 	and.w	r2, r2, #8
 80030d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f003 fb5e 	bl	80067a0 <USB_ReadInterrupts>
 80030e4:	4603      	mov	r3, r0
 80030e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ea:	2b80      	cmp	r3, #128	; 0x80
 80030ec:	d122      	bne.n	8003134 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030f6:	6a3b      	ldr	r3, [r7, #32]
 80030f8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030fa:	2301      	movs	r3, #1
 80030fc:	627b      	str	r3, [r7, #36]	; 0x24
 80030fe:	e014      	b.n	800312a <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003104:	4613      	mov	r3, r2
 8003106:	00db      	lsls	r3, r3, #3
 8003108:	4413      	add	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	440b      	add	r3, r1
 800310e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d105      	bne.n	8003124 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311a:	b2db      	uxtb	r3, r3
 800311c:	4619      	mov	r1, r3
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 fb27 	bl	8003772 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003126:	3301      	adds	r3, #1
 8003128:	627b      	str	r3, [r7, #36]	; 0x24
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003130:	429a      	cmp	r2, r3
 8003132:	d3e5      	bcc.n	8003100 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4618      	mov	r0, r3
 800313a:	f003 fb31 	bl	80067a0 <USB_ReadInterrupts>
 800313e:	4603      	mov	r3, r0
 8003140:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003144:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003148:	d13b      	bne.n	80031c2 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800314a:	2301      	movs	r3, #1
 800314c:	627b      	str	r3, [r7, #36]	; 0x24
 800314e:	e02b      	b.n	80031a8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003152:	015a      	lsls	r2, r3, #5
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	4413      	add	r3, r2
 8003158:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003164:	4613      	mov	r3, r2
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	4413      	add	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	3340      	adds	r3, #64	; 0x40
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d115      	bne.n	80031a2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003176:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003178:	2b00      	cmp	r3, #0
 800317a:	da12      	bge.n	80031a2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800317c:	6879      	ldr	r1, [r7, #4]
 800317e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003180:	4613      	mov	r3, r2
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	4413      	add	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	440b      	add	r3, r1
 800318a:	333f      	adds	r3, #63	; 0x3f
 800318c:	2201      	movs	r2, #1
 800318e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003192:	b2db      	uxtb	r3, r3
 8003194:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003198:	b2db      	uxtb	r3, r3
 800319a:	4619      	mov	r1, r3
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 fae8 	bl	8003772 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a4:	3301      	adds	r3, #1
 80031a6:	627b      	str	r3, [r7, #36]	; 0x24
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d3ce      	bcc.n	8003150 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	695a      	ldr	r2, [r3, #20]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80031c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f003 faea 	bl	80067a0 <USB_ReadInterrupts>
 80031cc:	4603      	mov	r3, r0
 80031ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031d6:	d155      	bne.n	8003284 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031d8:	2301      	movs	r3, #1
 80031da:	627b      	str	r3, [r7, #36]	; 0x24
 80031dc:	e045      	b.n	800326a <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80031de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e0:	015a      	lsls	r2, r3, #5
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	4413      	add	r3, r2
 80031e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031f2:	4613      	mov	r3, r2
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	4413      	add	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d12e      	bne.n	8003264 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003206:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003208:	2b00      	cmp	r3, #0
 800320a:	da2b      	bge.n	8003264 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003218:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800321c:	429a      	cmp	r2, r3
 800321e:	d121      	bne.n	8003264 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003224:	4613      	mov	r3, r2
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	4413      	add	r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003232:	2201      	movs	r2, #1
 8003234:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003236:	6a3b      	ldr	r3, [r7, #32]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10a      	bne.n	8003264 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	69fa      	ldr	r2, [r7, #28]
 8003258:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800325c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003260:	6053      	str	r3, [r2, #4]
            break;
 8003262:	e007      	b.n	8003274 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003266:	3301      	adds	r3, #1
 8003268:	627b      	str	r3, [r7, #36]	; 0x24
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003270:	429a      	cmp	r2, r3
 8003272:	d3b4      	bcc.n	80031de <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	695a      	ldr	r2, [r3, #20]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003282:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4618      	mov	r0, r3
 800328a:	f003 fa89 	bl	80067a0 <USB_ReadInterrupts>
 800328e:	4603      	mov	r3, r0
 8003290:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003298:	d10a      	bne.n	80032b0 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f005 fedc 	bl	8009058 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	695a      	ldr	r2, [r3, #20]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80032ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f003 fa73 	bl	80067a0 <USB_ReadInterrupts>
 80032ba:	4603      	mov	r3, r0
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	2b04      	cmp	r3, #4
 80032c2:	d115      	bne.n	80032f0 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	f003 0304 	and.w	r3, r3, #4
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d002      	beq.n	80032dc <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f005 fecc 	bl	8009074 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6859      	ldr	r1, [r3, #4]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	605a      	str	r2, [r3, #4]
 80032ec:	e000      	b.n	80032f0 <HAL_PCD_IRQHandler+0x938>
      return;
 80032ee:	bf00      	nop
    }
  }
}
 80032f0:	3734      	adds	r7, #52	; 0x34
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd90      	pop	{r4, r7, pc}

080032f6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b082      	sub	sp, #8
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
 80032fe:	460b      	mov	r3, r1
 8003300:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_PCD_SetAddress+0x1a>
 800330c:	2302      	movs	r3, #2
 800330e:	e013      	b.n	8003338 <HAL_PCD_SetAddress+0x42>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	78fa      	ldrb	r2, [r7, #3]
 800331c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	78fa      	ldrb	r2, [r7, #3]
 8003326:	4611      	mov	r1, r2
 8003328:	4618      	mov	r0, r3
 800332a:	f003 f9d1 	bl	80066d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	3708      	adds	r7, #8
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	4608      	mov	r0, r1
 800334a:	4611      	mov	r1, r2
 800334c:	461a      	mov	r2, r3
 800334e:	4603      	mov	r3, r0
 8003350:	70fb      	strb	r3, [r7, #3]
 8003352:	460b      	mov	r3, r1
 8003354:	803b      	strh	r3, [r7, #0]
 8003356:	4613      	mov	r3, r2
 8003358:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800335a:	2300      	movs	r3, #0
 800335c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800335e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003362:	2b00      	cmp	r3, #0
 8003364:	da0f      	bge.n	8003386 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003366:	78fb      	ldrb	r3, [r7, #3]
 8003368:	f003 020f 	and.w	r2, r3, #15
 800336c:	4613      	mov	r3, r2
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	4413      	add	r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	3338      	adds	r3, #56	; 0x38
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	4413      	add	r3, r2
 800337a:	3304      	adds	r3, #4
 800337c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2201      	movs	r2, #1
 8003382:	705a      	strb	r2, [r3, #1]
 8003384:	e00f      	b.n	80033a6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003386:	78fb      	ldrb	r3, [r7, #3]
 8003388:	f003 020f 	and.w	r2, r3, #15
 800338c:	4613      	mov	r3, r2
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	4413      	add	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	4413      	add	r3, r2
 800339c:	3304      	adds	r3, #4
 800339e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80033a6:	78fb      	ldrb	r3, [r7, #3]
 80033a8:	f003 030f 	and.w	r3, r3, #15
 80033ac:	b2da      	uxtb	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80033b2:	883a      	ldrh	r2, [r7, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	78ba      	ldrb	r2, [r7, #2]
 80033bc:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	785b      	ldrb	r3, [r3, #1]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d004      	beq.n	80033d0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80033d0:	78bb      	ldrb	r3, [r7, #2]
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d102      	bne.n	80033dc <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d101      	bne.n	80033ea <HAL_PCD_EP_Open+0xaa>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e00e      	b.n	8003408 <HAL_PCD_EP_Open+0xc8>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68f9      	ldr	r1, [r7, #12]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f002 fa51 	bl	80058a0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003406:	7afb      	ldrb	r3, [r7, #11]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	460b      	mov	r3, r1
 800341a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800341c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003420:	2b00      	cmp	r3, #0
 8003422:	da0f      	bge.n	8003444 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003424:	78fb      	ldrb	r3, [r7, #3]
 8003426:	f003 020f 	and.w	r2, r3, #15
 800342a:	4613      	mov	r3, r2
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	4413      	add	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	3338      	adds	r3, #56	; 0x38
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	4413      	add	r3, r2
 8003438:	3304      	adds	r3, #4
 800343a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2201      	movs	r2, #1
 8003440:	705a      	strb	r2, [r3, #1]
 8003442:	e00f      	b.n	8003464 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003444:	78fb      	ldrb	r3, [r7, #3]
 8003446:	f003 020f 	and.w	r2, r3, #15
 800344a:	4613      	mov	r3, r2
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	4413      	add	r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	4413      	add	r3, r2
 800345a:	3304      	adds	r3, #4
 800345c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003464:	78fb      	ldrb	r3, [r7, #3]
 8003466:	f003 030f 	and.w	r3, r3, #15
 800346a:	b2da      	uxtb	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003476:	2b01      	cmp	r3, #1
 8003478:	d101      	bne.n	800347e <HAL_PCD_EP_Close+0x6e>
 800347a:	2302      	movs	r3, #2
 800347c:	e00e      	b.n	800349c <HAL_PCD_EP_Close+0x8c>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68f9      	ldr	r1, [r7, #12]
 800348c:	4618      	mov	r0, r3
 800348e:	f002 fa8f 	bl	80059b0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	607a      	str	r2, [r7, #4]
 80034ae:	603b      	str	r3, [r7, #0]
 80034b0:	460b      	mov	r3, r1
 80034b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034b4:	7afb      	ldrb	r3, [r7, #11]
 80034b6:	f003 020f 	and.w	r2, r3, #15
 80034ba:	4613      	mov	r3, r2
 80034bc:	00db      	lsls	r3, r3, #3
 80034be:	4413      	add	r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80034c6:	68fa      	ldr	r2, [r7, #12]
 80034c8:	4413      	add	r3, r2
 80034ca:	3304      	adds	r3, #4
 80034cc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	683a      	ldr	r2, [r7, #0]
 80034d8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2200      	movs	r2, #0
 80034de:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	2200      	movs	r2, #0
 80034e4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034e6:	7afb      	ldrb	r3, [r7, #11]
 80034e8:	f003 030f 	and.w	r3, r3, #15
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d102      	bne.n	8003500 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003500:	7afb      	ldrb	r3, [r7, #11]
 8003502:	f003 030f 	and.w	r3, r3, #15
 8003506:	2b00      	cmp	r3, #0
 8003508:	d109      	bne.n	800351e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6818      	ldr	r0, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	461a      	mov	r2, r3
 8003516:	6979      	ldr	r1, [r7, #20]
 8003518:	f002 fd6e 	bl	8005ff8 <USB_EP0StartXfer>
 800351c:	e008      	b.n	8003530 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6818      	ldr	r0, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	461a      	mov	r2, r3
 800352a:	6979      	ldr	r1, [r7, #20]
 800352c:	f002 fb1c 	bl	8005b68 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3718      	adds	r7, #24
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}

0800353a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800353a:	b480      	push	{r7}
 800353c:	b083      	sub	sp, #12
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
 8003542:	460b      	mov	r3, r1
 8003544:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003546:	78fb      	ldrb	r3, [r7, #3]
 8003548:	f003 020f 	and.w	r2, r3, #15
 800354c:	6879      	ldr	r1, [r7, #4]
 800354e:	4613      	mov	r3, r2
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	4413      	add	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	440b      	add	r3, r1
 8003558:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800355c:	681b      	ldr	r3, [r3, #0]
}
 800355e:	4618      	mov	r0, r3
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b086      	sub	sp, #24
 800356e:	af00      	add	r7, sp, #0
 8003570:	60f8      	str	r0, [r7, #12]
 8003572:	607a      	str	r2, [r7, #4]
 8003574:	603b      	str	r3, [r7, #0]
 8003576:	460b      	mov	r3, r1
 8003578:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800357a:	7afb      	ldrb	r3, [r7, #11]
 800357c:	f003 020f 	and.w	r2, r3, #15
 8003580:	4613      	mov	r3, r2
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	4413      	add	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	3338      	adds	r3, #56	; 0x38
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	4413      	add	r3, r2
 800358e:	3304      	adds	r3, #4
 8003590:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	2200      	movs	r2, #0
 80035a2:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	2201      	movs	r2, #1
 80035a8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035aa:	7afb      	ldrb	r3, [r7, #11]
 80035ac:	f003 030f 	and.w	r3, r3, #15
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d102      	bne.n	80035c4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80035c4:	7afb      	ldrb	r3, [r7, #11]
 80035c6:	f003 030f 	and.w	r3, r3, #15
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d109      	bne.n	80035e2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6818      	ldr	r0, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	461a      	mov	r2, r3
 80035da:	6979      	ldr	r1, [r7, #20]
 80035dc:	f002 fd0c 	bl	8005ff8 <USB_EP0StartXfer>
 80035e0:	e008      	b.n	80035f4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6818      	ldr	r0, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	461a      	mov	r2, r3
 80035ee:	6979      	ldr	r1, [r7, #20]
 80035f0:	f002 faba 	bl	8005b68 <USB_EPStartXfer>
  }

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b084      	sub	sp, #16
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
 8003606:	460b      	mov	r3, r1
 8003608:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800360a:	78fb      	ldrb	r3, [r7, #3]
 800360c:	f003 020f 	and.w	r2, r3, #15
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	429a      	cmp	r2, r3
 8003616:	d901      	bls.n	800361c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e050      	b.n	80036be <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800361c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003620:	2b00      	cmp	r3, #0
 8003622:	da0f      	bge.n	8003644 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003624:	78fb      	ldrb	r3, [r7, #3]
 8003626:	f003 020f 	and.w	r2, r3, #15
 800362a:	4613      	mov	r3, r2
 800362c:	00db      	lsls	r3, r3, #3
 800362e:	4413      	add	r3, r2
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	3338      	adds	r3, #56	; 0x38
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	4413      	add	r3, r2
 8003638:	3304      	adds	r3, #4
 800363a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2201      	movs	r2, #1
 8003640:	705a      	strb	r2, [r3, #1]
 8003642:	e00d      	b.n	8003660 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003644:	78fa      	ldrb	r2, [r7, #3]
 8003646:	4613      	mov	r3, r2
 8003648:	00db      	lsls	r3, r3, #3
 800364a:	4413      	add	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	4413      	add	r3, r2
 8003656:	3304      	adds	r3, #4
 8003658:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2201      	movs	r2, #1
 8003664:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003666:	78fb      	ldrb	r3, [r7, #3]
 8003668:	f003 030f 	and.w	r3, r3, #15
 800366c:	b2da      	uxtb	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_PCD_EP_SetStall+0x82>
 800367c:	2302      	movs	r3, #2
 800367e:	e01e      	b.n	80036be <HAL_PCD_EP_SetStall+0xc0>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	68f9      	ldr	r1, [r7, #12]
 800368e:	4618      	mov	r0, r3
 8003690:	f002 ff4a 	bl	8006528 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003694:	78fb      	ldrb	r3, [r7, #3]
 8003696:	f003 030f 	and.w	r3, r3, #15
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10a      	bne.n	80036b4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6818      	ldr	r0, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	b2d9      	uxtb	r1, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80036ae:	461a      	mov	r2, r3
 80036b0:	f003 f93a 	bl	8006928 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b084      	sub	sp, #16
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	460b      	mov	r3, r1
 80036d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80036d2:	78fb      	ldrb	r3, [r7, #3]
 80036d4:	f003 020f 	and.w	r2, r3, #15
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d901      	bls.n	80036e4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e042      	b.n	800376a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80036e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	da0f      	bge.n	800370c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036ec:	78fb      	ldrb	r3, [r7, #3]
 80036ee:	f003 020f 	and.w	r2, r3, #15
 80036f2:	4613      	mov	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	4413      	add	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	3338      	adds	r3, #56	; 0x38
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	4413      	add	r3, r2
 8003700:	3304      	adds	r3, #4
 8003702:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2201      	movs	r2, #1
 8003708:	705a      	strb	r2, [r3, #1]
 800370a:	e00f      	b.n	800372c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800370c:	78fb      	ldrb	r3, [r7, #3]
 800370e:	f003 020f 	and.w	r2, r3, #15
 8003712:	4613      	mov	r3, r2
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	4413      	add	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	4413      	add	r3, r2
 8003722:	3304      	adds	r3, #4
 8003724:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003732:	78fb      	ldrb	r3, [r7, #3]
 8003734:	f003 030f 	and.w	r3, r3, #15
 8003738:	b2da      	uxtb	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003744:	2b01      	cmp	r3, #1
 8003746:	d101      	bne.n	800374c <HAL_PCD_EP_ClrStall+0x86>
 8003748:	2302      	movs	r3, #2
 800374a:	e00e      	b.n	800376a <HAL_PCD_EP_ClrStall+0xa4>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68f9      	ldr	r1, [r7, #12]
 800375a:	4618      	mov	r0, r3
 800375c:	f002 ff52 	bl	8006604 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b084      	sub	sp, #16
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
 800377a:	460b      	mov	r3, r1
 800377c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800377e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003782:	2b00      	cmp	r3, #0
 8003784:	da0c      	bge.n	80037a0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003786:	78fb      	ldrb	r3, [r7, #3]
 8003788:	f003 020f 	and.w	r2, r3, #15
 800378c:	4613      	mov	r3, r2
 800378e:	00db      	lsls	r3, r3, #3
 8003790:	4413      	add	r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	3338      	adds	r3, #56	; 0x38
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	4413      	add	r3, r2
 800379a:	3304      	adds	r3, #4
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	e00c      	b.n	80037ba <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037a0:	78fb      	ldrb	r3, [r7, #3]
 80037a2:	f003 020f 	and.w	r2, r3, #15
 80037a6:	4613      	mov	r3, r2
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	4413      	add	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	4413      	add	r3, r2
 80037b6:	3304      	adds	r3, #4
 80037b8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68f9      	ldr	r1, [r7, #12]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f002 fd71 	bl	80062a8 <USB_EPStopXfer>
 80037c6:	4603      	mov	r3, r0
 80037c8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80037ca:	7afb      	ldrb	r3, [r7, #11]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3710      	adds	r7, #16
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08a      	sub	sp, #40	; 0x28
 80037d8:	af02      	add	r7, sp, #8
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	4613      	mov	r3, r2
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	4413      	add	r3, r2
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	3338      	adds	r3, #56	; 0x38
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	4413      	add	r3, r2
 80037f8:	3304      	adds	r3, #4
 80037fa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6a1a      	ldr	r2, [r3, #32]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	429a      	cmp	r2, r3
 8003806:	d901      	bls.n	800380c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e06c      	b.n	80038e6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	699a      	ldr	r2, [r3, #24]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	69fa      	ldr	r2, [r7, #28]
 800381e:	429a      	cmp	r2, r3
 8003820:	d902      	bls.n	8003828 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	3303      	adds	r3, #3
 800382c:	089b      	lsrs	r3, r3, #2
 800382e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003830:	e02b      	b.n	800388a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	699a      	ldr	r2, [r3, #24]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	69fa      	ldr	r2, [r7, #28]
 8003844:	429a      	cmp	r2, r3
 8003846:	d902      	bls.n	800384e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	3303      	adds	r3, #3
 8003852:	089b      	lsrs	r3, r3, #2
 8003854:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6919      	ldr	r1, [r3, #16]
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	b2da      	uxtb	r2, r3
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003866:	b2db      	uxtb	r3, r3
 8003868:	9300      	str	r3, [sp, #0]
 800386a:	4603      	mov	r3, r0
 800386c:	6978      	ldr	r0, [r7, #20]
 800386e:	f002 fdc5 	bl	80063fc <USB_WritePacket>

    ep->xfer_buff  += len;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	691a      	ldr	r2, [r3, #16]
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	441a      	add	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a1a      	ldr	r2, [r3, #32]
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	441a      	add	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	015a      	lsls	r2, r3, #5
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	4413      	add	r3, r2
 8003892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800389a:	69ba      	ldr	r2, [r7, #24]
 800389c:	429a      	cmp	r2, r3
 800389e:	d809      	bhi.n	80038b4 <PCD_WriteEmptyTxFifo+0xe0>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6a1a      	ldr	r2, [r3, #32]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d203      	bcs.n	80038b4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d1be      	bne.n	8003832 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	699a      	ldr	r2, [r3, #24]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d811      	bhi.n	80038e4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	f003 030f 	and.w	r3, r3, #15
 80038c6:	2201      	movs	r2, #1
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	43db      	mvns	r3, r3
 80038da:	6939      	ldr	r1, [r7, #16]
 80038dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80038e0:	4013      	ands	r3, r2
 80038e2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3720      	adds	r7, #32
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
	...

080038f0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b088      	sub	sp, #32
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	333c      	adds	r3, #60	; 0x3c
 8003908:	3304      	adds	r3, #4
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	015a      	lsls	r2, r3, #5
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	4413      	add	r3, r2
 8003916:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d17b      	bne.n	8003a1e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	2b00      	cmp	r3, #0
 800392e:	d015      	beq.n	800395c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	4a61      	ldr	r2, [pc, #388]	; (8003ab8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003934:	4293      	cmp	r3, r2
 8003936:	f240 80b9 	bls.w	8003aac <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003940:	2b00      	cmp	r3, #0
 8003942:	f000 80b3 	beq.w	8003aac <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	015a      	lsls	r2, r3, #5
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	4413      	add	r3, r2
 800394e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003952:	461a      	mov	r2, r3
 8003954:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003958:	6093      	str	r3, [r2, #8]
 800395a:	e0a7      	b.n	8003aac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f003 0320 	and.w	r3, r3, #32
 8003962:	2b00      	cmp	r3, #0
 8003964:	d009      	beq.n	800397a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	015a      	lsls	r2, r3, #5
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	4413      	add	r3, r2
 800396e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003972:	461a      	mov	r2, r3
 8003974:	2320      	movs	r3, #32
 8003976:	6093      	str	r3, [r2, #8]
 8003978:	e098      	b.n	8003aac <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003980:	2b00      	cmp	r3, #0
 8003982:	f040 8093 	bne.w	8003aac <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	4a4b      	ldr	r2, [pc, #300]	; (8003ab8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d90f      	bls.n	80039ae <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00a      	beq.n	80039ae <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	015a      	lsls	r2, r3, #5
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	4413      	add	r3, r2
 80039a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039a4:	461a      	mov	r2, r3
 80039a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039aa:	6093      	str	r3, [r2, #8]
 80039ac:	e07e      	b.n	8003aac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80039ae:	683a      	ldr	r2, [r7, #0]
 80039b0:	4613      	mov	r3, r2
 80039b2:	00db      	lsls	r3, r3, #3
 80039b4:	4413      	add	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	4413      	add	r3, r2
 80039c0:	3304      	adds	r3, #4
 80039c2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	69da      	ldr	r2, [r3, #28]
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	0159      	lsls	r1, r3, #5
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	440b      	add	r3, r1
 80039d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039da:	1ad2      	subs	r2, r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d114      	bne.n	8003a10 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d109      	bne.n	8003a02 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6818      	ldr	r0, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80039f8:	461a      	mov	r2, r3
 80039fa:	2101      	movs	r1, #1
 80039fc:	f002 ff94 	bl	8006928 <USB_EP0_OutStart>
 8003a00:	e006      	b.n	8003a10 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	691a      	ldr	r2, [r3, #16]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	441a      	add	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	4619      	mov	r1, r3
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f005 fa5a 	bl	8008ed0 <HAL_PCD_DataOutStageCallback>
 8003a1c:	e046      	b.n	8003aac <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	4a26      	ldr	r2, [pc, #152]	; (8003abc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d124      	bne.n	8003a70 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00a      	beq.n	8003a46 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	015a      	lsls	r2, r3, #5
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	4413      	add	r3, r2
 8003a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a42:	6093      	str	r3, [r2, #8]
 8003a44:	e032      	b.n	8003aac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	f003 0320 	and.w	r3, r3, #32
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d008      	beq.n	8003a62 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	015a      	lsls	r2, r3, #5
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	4413      	add	r3, r2
 8003a58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	2320      	movs	r3, #32
 8003a60:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	4619      	mov	r1, r3
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f005 fa31 	bl	8008ed0 <HAL_PCD_DataOutStageCallback>
 8003a6e:	e01d      	b.n	8003aac <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d114      	bne.n	8003aa0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	4413      	add	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	440b      	add	r3, r1
 8003a84:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d108      	bne.n	8003aa0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6818      	ldr	r0, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003a98:	461a      	mov	r2, r3
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	f002 ff44 	bl	8006928 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f005 fa12 	bl	8008ed0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3720      	adds	r7, #32
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	4f54300a 	.word	0x4f54300a
 8003abc:	4f54310a 	.word	0x4f54310a

08003ac0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	333c      	adds	r3, #60	; 0x3c
 8003ad8:	3304      	adds	r3, #4
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	015a      	lsls	r2, r3, #5
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	4a15      	ldr	r2, [pc, #84]	; (8003b48 <PCD_EP_OutSetupPacket_int+0x88>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d90e      	bls.n	8003b14 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d009      	beq.n	8003b14 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	015a      	lsls	r2, r3, #5
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	4413      	add	r3, r2
 8003b08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b12:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f005 f9c9 	bl	8008eac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	4a0a      	ldr	r2, [pc, #40]	; (8003b48 <PCD_EP_OutSetupPacket_int+0x88>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d90c      	bls.n	8003b3c <PCD_EP_OutSetupPacket_int+0x7c>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d108      	bne.n	8003b3c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6818      	ldr	r0, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003b34:	461a      	mov	r2, r3
 8003b36:	2101      	movs	r1, #1
 8003b38:	f002 fef6 	bl	8006928 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3718      	adds	r7, #24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	4f54300a 	.word	0x4f54300a

08003b4c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	460b      	mov	r3, r1
 8003b56:	70fb      	strb	r3, [r7, #3]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b62:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003b64:	78fb      	ldrb	r3, [r7, #3]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d107      	bne.n	8003b7a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003b6a:	883b      	ldrh	r3, [r7, #0]
 8003b6c:	0419      	lsls	r1, r3, #16
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68ba      	ldr	r2, [r7, #8]
 8003b74:	430a      	orrs	r2, r1
 8003b76:	629a      	str	r2, [r3, #40]	; 0x28
 8003b78:	e028      	b.n	8003bcc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b80:	0c1b      	lsrs	r3, r3, #16
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	4413      	add	r3, r2
 8003b86:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003b88:	2300      	movs	r3, #0
 8003b8a:	73fb      	strb	r3, [r7, #15]
 8003b8c:	e00d      	b.n	8003baa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	7bfb      	ldrb	r3, [r7, #15]
 8003b94:	3340      	adds	r3, #64	; 0x40
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	0c1b      	lsrs	r3, r3, #16
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	73fb      	strb	r3, [r7, #15]
 8003baa:	7bfa      	ldrb	r2, [r7, #15]
 8003bac:	78fb      	ldrb	r3, [r7, #3]
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d3ec      	bcc.n	8003b8e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003bb4:	883b      	ldrh	r3, [r7, #0]
 8003bb6:	0418      	lsls	r0, r3, #16
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6819      	ldr	r1, [r3, #0]
 8003bbc:	78fb      	ldrb	r3, [r7, #3]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	4302      	orrs	r2, r0
 8003bc4:	3340      	adds	r3, #64	; 0x40
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	440b      	add	r3, r1
 8003bca:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3714      	adds	r7, #20
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr

08003bda <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003bda:	b480      	push	{r7}
 8003bdc:	b083      	sub	sp, #12
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
 8003be2:	460b      	mov	r3, r1
 8003be4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	887a      	ldrh	r2, [r7, #2]
 8003bec:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b086      	sub	sp, #24
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e267      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d075      	beq.n	8003d1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c32:	4b88      	ldr	r3, [pc, #544]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f003 030c 	and.w	r3, r3, #12
 8003c3a:	2b04      	cmp	r3, #4
 8003c3c:	d00c      	beq.n	8003c58 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c3e:	4b85      	ldr	r3, [pc, #532]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c46:	2b08      	cmp	r3, #8
 8003c48:	d112      	bne.n	8003c70 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c4a:	4b82      	ldr	r3, [pc, #520]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c56:	d10b      	bne.n	8003c70 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c58:	4b7e      	ldr	r3, [pc, #504]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d05b      	beq.n	8003d1c <HAL_RCC_OscConfig+0x108>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d157      	bne.n	8003d1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e242      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c78:	d106      	bne.n	8003c88 <HAL_RCC_OscConfig+0x74>
 8003c7a:	4b76      	ldr	r3, [pc, #472]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a75      	ldr	r2, [pc, #468]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	e01d      	b.n	8003cc4 <HAL_RCC_OscConfig+0xb0>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c90:	d10c      	bne.n	8003cac <HAL_RCC_OscConfig+0x98>
 8003c92:	4b70      	ldr	r3, [pc, #448]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a6f      	ldr	r2, [pc, #444]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003c98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c9c:	6013      	str	r3, [r2, #0]
 8003c9e:	4b6d      	ldr	r3, [pc, #436]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a6c      	ldr	r2, [pc, #432]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003ca4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ca8:	6013      	str	r3, [r2, #0]
 8003caa:	e00b      	b.n	8003cc4 <HAL_RCC_OscConfig+0xb0>
 8003cac:	4b69      	ldr	r3, [pc, #420]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a68      	ldr	r2, [pc, #416]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003cb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cb6:	6013      	str	r3, [r2, #0]
 8003cb8:	4b66      	ldr	r3, [pc, #408]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a65      	ldr	r2, [pc, #404]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003cbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d013      	beq.n	8003cf4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ccc:	f7fd fc2e 	bl	800152c <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cd4:	f7fd fc2a 	bl	800152c <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b64      	cmp	r3, #100	; 0x64
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e207      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ce6:	4b5b      	ldr	r3, [pc, #364]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d0f0      	beq.n	8003cd4 <HAL_RCC_OscConfig+0xc0>
 8003cf2:	e014      	b.n	8003d1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf4:	f7fd fc1a 	bl	800152c <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cfc:	f7fd fc16 	bl	800152c <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b64      	cmp	r3, #100	; 0x64
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e1f3      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d0e:	4b51      	ldr	r3, [pc, #324]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0xe8>
 8003d1a:	e000      	b.n	8003d1e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d063      	beq.n	8003df2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d2a:	4b4a      	ldr	r3, [pc, #296]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f003 030c 	and.w	r3, r3, #12
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00b      	beq.n	8003d4e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d36:	4b47      	ldr	r3, [pc, #284]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d3e:	2b08      	cmp	r3, #8
 8003d40:	d11c      	bne.n	8003d7c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d42:	4b44      	ldr	r3, [pc, #272]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d116      	bne.n	8003d7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d4e:	4b41      	ldr	r3, [pc, #260]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d005      	beq.n	8003d66 <HAL_RCC_OscConfig+0x152>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d001      	beq.n	8003d66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e1c7      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d66:	4b3b      	ldr	r3, [pc, #236]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	00db      	lsls	r3, r3, #3
 8003d74:	4937      	ldr	r1, [pc, #220]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d7a:	e03a      	b.n	8003df2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d020      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d84:	4b34      	ldr	r3, [pc, #208]	; (8003e58 <HAL_RCC_OscConfig+0x244>)
 8003d86:	2201      	movs	r2, #1
 8003d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8a:	f7fd fbcf 	bl	800152c <HAL_GetTick>
 8003d8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d90:	e008      	b.n	8003da4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d92:	f7fd fbcb 	bl	800152c <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e1a8      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003da4:	4b2b      	ldr	r3, [pc, #172]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d0f0      	beq.n	8003d92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003db0:	4b28      	ldr	r3, [pc, #160]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	00db      	lsls	r3, r3, #3
 8003dbe:	4925      	ldr	r1, [pc, #148]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	600b      	str	r3, [r1, #0]
 8003dc4:	e015      	b.n	8003df2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dc6:	4b24      	ldr	r3, [pc, #144]	; (8003e58 <HAL_RCC_OscConfig+0x244>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dcc:	f7fd fbae 	bl	800152c <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dd4:	f7fd fbaa 	bl	800152c <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e187      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003de6:	4b1b      	ldr	r3, [pc, #108]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0308 	and.w	r3, r3, #8
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d036      	beq.n	8003e6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d016      	beq.n	8003e34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e06:	4b15      	ldr	r3, [pc, #84]	; (8003e5c <HAL_RCC_OscConfig+0x248>)
 8003e08:	2201      	movs	r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e0c:	f7fd fb8e 	bl	800152c <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e12:	e008      	b.n	8003e26 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e14:	f7fd fb8a 	bl	800152c <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e167      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e26:	4b0b      	ldr	r3, [pc, #44]	; (8003e54 <HAL_RCC_OscConfig+0x240>)
 8003e28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d0f0      	beq.n	8003e14 <HAL_RCC_OscConfig+0x200>
 8003e32:	e01b      	b.n	8003e6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e34:	4b09      	ldr	r3, [pc, #36]	; (8003e5c <HAL_RCC_OscConfig+0x248>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e3a:	f7fd fb77 	bl	800152c <HAL_GetTick>
 8003e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e40:	e00e      	b.n	8003e60 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e42:	f7fd fb73 	bl	800152c <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d907      	bls.n	8003e60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e150      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
 8003e54:	40023800 	.word	0x40023800
 8003e58:	42470000 	.word	0x42470000
 8003e5c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e60:	4b88      	ldr	r3, [pc, #544]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003e62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1ea      	bne.n	8003e42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0304 	and.w	r3, r3, #4
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f000 8097 	beq.w	8003fa8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e7e:	4b81      	ldr	r3, [pc, #516]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10f      	bne.n	8003eaa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	60bb      	str	r3, [r7, #8]
 8003e8e:	4b7d      	ldr	r3, [pc, #500]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e92:	4a7c      	ldr	r2, [pc, #496]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e98:	6413      	str	r3, [r2, #64]	; 0x40
 8003e9a:	4b7a      	ldr	r3, [pc, #488]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ea2:	60bb      	str	r3, [r7, #8]
 8003ea4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eaa:	4b77      	ldr	r3, [pc, #476]	; (8004088 <HAL_RCC_OscConfig+0x474>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d118      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eb6:	4b74      	ldr	r3, [pc, #464]	; (8004088 <HAL_RCC_OscConfig+0x474>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a73      	ldr	r2, [pc, #460]	; (8004088 <HAL_RCC_OscConfig+0x474>)
 8003ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ec0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ec2:	f7fd fb33 	bl	800152c <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec8:	e008      	b.n	8003edc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eca:	f7fd fb2f 	bl	800152c <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e10c      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003edc:	4b6a      	ldr	r3, [pc, #424]	; (8004088 <HAL_RCC_OscConfig+0x474>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d0f0      	beq.n	8003eca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d106      	bne.n	8003efe <HAL_RCC_OscConfig+0x2ea>
 8003ef0:	4b64      	ldr	r3, [pc, #400]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef4:	4a63      	ldr	r2, [pc, #396]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003ef6:	f043 0301 	orr.w	r3, r3, #1
 8003efa:	6713      	str	r3, [r2, #112]	; 0x70
 8003efc:	e01c      	b.n	8003f38 <HAL_RCC_OscConfig+0x324>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2b05      	cmp	r3, #5
 8003f04:	d10c      	bne.n	8003f20 <HAL_RCC_OscConfig+0x30c>
 8003f06:	4b5f      	ldr	r3, [pc, #380]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0a:	4a5e      	ldr	r2, [pc, #376]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f0c:	f043 0304 	orr.w	r3, r3, #4
 8003f10:	6713      	str	r3, [r2, #112]	; 0x70
 8003f12:	4b5c      	ldr	r3, [pc, #368]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f16:	4a5b      	ldr	r2, [pc, #364]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f18:	f043 0301 	orr.w	r3, r3, #1
 8003f1c:	6713      	str	r3, [r2, #112]	; 0x70
 8003f1e:	e00b      	b.n	8003f38 <HAL_RCC_OscConfig+0x324>
 8003f20:	4b58      	ldr	r3, [pc, #352]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f24:	4a57      	ldr	r2, [pc, #348]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f26:	f023 0301 	bic.w	r3, r3, #1
 8003f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f2c:	4b55      	ldr	r3, [pc, #340]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f30:	4a54      	ldr	r2, [pc, #336]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f32:	f023 0304 	bic.w	r3, r3, #4
 8003f36:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d015      	beq.n	8003f6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f40:	f7fd faf4 	bl	800152c <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f46:	e00a      	b.n	8003f5e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f48:	f7fd faf0 	bl	800152c <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d901      	bls.n	8003f5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e0cb      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f5e:	4b49      	ldr	r3, [pc, #292]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d0ee      	beq.n	8003f48 <HAL_RCC_OscConfig+0x334>
 8003f6a:	e014      	b.n	8003f96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f6c:	f7fd fade 	bl	800152c <HAL_GetTick>
 8003f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f72:	e00a      	b.n	8003f8a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f74:	f7fd fada 	bl	800152c <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e0b5      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f8a:	4b3e      	ldr	r3, [pc, #248]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1ee      	bne.n	8003f74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f96:	7dfb      	ldrb	r3, [r7, #23]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d105      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f9c:	4b39      	ldr	r3, [pc, #228]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa0:	4a38      	ldr	r2, [pc, #224]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003fa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fa6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 80a1 	beq.w	80040f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fb2:	4b34      	ldr	r3, [pc, #208]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f003 030c 	and.w	r3, r3, #12
 8003fba:	2b08      	cmp	r3, #8
 8003fbc:	d05c      	beq.n	8004078 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d141      	bne.n	800404a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc6:	4b31      	ldr	r3, [pc, #196]	; (800408c <HAL_RCC_OscConfig+0x478>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fcc:	f7fd faae 	bl	800152c <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fd4:	f7fd faaa 	bl	800152c <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e087      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fe6:	4b27      	ldr	r3, [pc, #156]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f0      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	69da      	ldr	r2, [r3, #28]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004000:	019b      	lsls	r3, r3, #6
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004008:	085b      	lsrs	r3, r3, #1
 800400a:	3b01      	subs	r3, #1
 800400c:	041b      	lsls	r3, r3, #16
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004014:	061b      	lsls	r3, r3, #24
 8004016:	491b      	ldr	r1, [pc, #108]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 8004018:	4313      	orrs	r3, r2
 800401a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800401c:	4b1b      	ldr	r3, [pc, #108]	; (800408c <HAL_RCC_OscConfig+0x478>)
 800401e:	2201      	movs	r2, #1
 8004020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004022:	f7fd fa83 	bl	800152c <HAL_GetTick>
 8004026:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004028:	e008      	b.n	800403c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800402a:	f7fd fa7f 	bl	800152c <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	2b02      	cmp	r3, #2
 8004036:	d901      	bls.n	800403c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e05c      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800403c:	4b11      	ldr	r3, [pc, #68]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d0f0      	beq.n	800402a <HAL_RCC_OscConfig+0x416>
 8004048:	e054      	b.n	80040f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800404a:	4b10      	ldr	r3, [pc, #64]	; (800408c <HAL_RCC_OscConfig+0x478>)
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004050:	f7fd fa6c 	bl	800152c <HAL_GetTick>
 8004054:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004056:	e008      	b.n	800406a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004058:	f7fd fa68 	bl	800152c <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d901      	bls.n	800406a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e045      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800406a:	4b06      	ldr	r3, [pc, #24]	; (8004084 <HAL_RCC_OscConfig+0x470>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1f0      	bne.n	8004058 <HAL_RCC_OscConfig+0x444>
 8004076:	e03d      	b.n	80040f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d107      	bne.n	8004090 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e038      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
 8004084:	40023800 	.word	0x40023800
 8004088:	40007000 	.word	0x40007000
 800408c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004090:	4b1b      	ldr	r3, [pc, #108]	; (8004100 <HAL_RCC_OscConfig+0x4ec>)
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d028      	beq.n	80040f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d121      	bne.n	80040f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d11a      	bne.n	80040f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040ba:	68fa      	ldr	r2, [r7, #12]
 80040bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80040c0:	4013      	ands	r3, r2
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d111      	bne.n	80040f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d6:	085b      	lsrs	r3, r3, #1
 80040d8:	3b01      	subs	r3, #1
 80040da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040dc:	429a      	cmp	r2, r3
 80040de:	d107      	bne.n	80040f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d001      	beq.n	80040f4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e000      	b.n	80040f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3718      	adds	r7, #24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	40023800 	.word	0x40023800

08004104 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d101      	bne.n	8004118 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e0cc      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004118:	4b68      	ldr	r3, [pc, #416]	; (80042bc <HAL_RCC_ClockConfig+0x1b8>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0307 	and.w	r3, r3, #7
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	429a      	cmp	r2, r3
 8004124:	d90c      	bls.n	8004140 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004126:	4b65      	ldr	r3, [pc, #404]	; (80042bc <HAL_RCC_ClockConfig+0x1b8>)
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	b2d2      	uxtb	r2, r2
 800412c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800412e:	4b63      	ldr	r3, [pc, #396]	; (80042bc <HAL_RCC_ClockConfig+0x1b8>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0307 	and.w	r3, r3, #7
 8004136:	683a      	ldr	r2, [r7, #0]
 8004138:	429a      	cmp	r2, r3
 800413a:	d001      	beq.n	8004140 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e0b8      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d020      	beq.n	800418e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b00      	cmp	r3, #0
 8004156:	d005      	beq.n	8004164 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004158:	4b59      	ldr	r3, [pc, #356]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	4a58      	ldr	r2, [pc, #352]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 800415e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004162:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0308 	and.w	r3, r3, #8
 800416c:	2b00      	cmp	r3, #0
 800416e:	d005      	beq.n	800417c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004170:	4b53      	ldr	r3, [pc, #332]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	4a52      	ldr	r2, [pc, #328]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004176:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800417a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800417c:	4b50      	ldr	r3, [pc, #320]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	494d      	ldr	r1, [pc, #308]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 800418a:	4313      	orrs	r3, r2
 800418c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b00      	cmp	r3, #0
 8004198:	d044      	beq.n	8004224 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d107      	bne.n	80041b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041a2:	4b47      	ldr	r3, [pc, #284]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d119      	bne.n	80041e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e07f      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d003      	beq.n	80041c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041be:	2b03      	cmp	r3, #3
 80041c0:	d107      	bne.n	80041d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041c2:	4b3f      	ldr	r3, [pc, #252]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d109      	bne.n	80041e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e06f      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041d2:	4b3b      	ldr	r3, [pc, #236]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e067      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041e2:	4b37      	ldr	r3, [pc, #220]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f023 0203 	bic.w	r2, r3, #3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	4934      	ldr	r1, [pc, #208]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041f4:	f7fd f99a 	bl	800152c <HAL_GetTick>
 80041f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041fa:	e00a      	b.n	8004212 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041fc:	f7fd f996 	bl	800152c <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	f241 3288 	movw	r2, #5000	; 0x1388
 800420a:	4293      	cmp	r3, r2
 800420c:	d901      	bls.n	8004212 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e04f      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004212:	4b2b      	ldr	r3, [pc, #172]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f003 020c 	and.w	r2, r3, #12
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	429a      	cmp	r2, r3
 8004222:	d1eb      	bne.n	80041fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004224:	4b25      	ldr	r3, [pc, #148]	; (80042bc <HAL_RCC_ClockConfig+0x1b8>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0307 	and.w	r3, r3, #7
 800422c:	683a      	ldr	r2, [r7, #0]
 800422e:	429a      	cmp	r2, r3
 8004230:	d20c      	bcs.n	800424c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004232:	4b22      	ldr	r3, [pc, #136]	; (80042bc <HAL_RCC_ClockConfig+0x1b8>)
 8004234:	683a      	ldr	r2, [r7, #0]
 8004236:	b2d2      	uxtb	r2, r2
 8004238:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800423a:	4b20      	ldr	r3, [pc, #128]	; (80042bc <HAL_RCC_ClockConfig+0x1b8>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0307 	and.w	r3, r3, #7
 8004242:	683a      	ldr	r2, [r7, #0]
 8004244:	429a      	cmp	r2, r3
 8004246:	d001      	beq.n	800424c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e032      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	2b00      	cmp	r3, #0
 8004256:	d008      	beq.n	800426a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004258:	4b19      	ldr	r3, [pc, #100]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	4916      	ldr	r1, [pc, #88]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004266:	4313      	orrs	r3, r2
 8004268:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0308 	and.w	r3, r3, #8
 8004272:	2b00      	cmp	r3, #0
 8004274:	d009      	beq.n	800428a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004276:	4b12      	ldr	r3, [pc, #72]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	490e      	ldr	r1, [pc, #56]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004286:	4313      	orrs	r3, r2
 8004288:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800428a:	f000 f821 	bl	80042d0 <HAL_RCC_GetSysClockFreq>
 800428e:	4602      	mov	r2, r0
 8004290:	4b0b      	ldr	r3, [pc, #44]	; (80042c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	091b      	lsrs	r3, r3, #4
 8004296:	f003 030f 	and.w	r3, r3, #15
 800429a:	490a      	ldr	r1, [pc, #40]	; (80042c4 <HAL_RCC_ClockConfig+0x1c0>)
 800429c:	5ccb      	ldrb	r3, [r1, r3]
 800429e:	fa22 f303 	lsr.w	r3, r2, r3
 80042a2:	4a09      	ldr	r2, [pc, #36]	; (80042c8 <HAL_RCC_ClockConfig+0x1c4>)
 80042a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042a6:	4b09      	ldr	r3, [pc, #36]	; (80042cc <HAL_RCC_ClockConfig+0x1c8>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7fd f8fa 	bl	80014a4 <HAL_InitTick>

  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	40023c00 	.word	0x40023c00
 80042c0:	40023800 	.word	0x40023800
 80042c4:	0800a314 	.word	0x0800a314
 80042c8:	20000000 	.word	0x20000000
 80042cc:	20000004 	.word	0x20000004

080042d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042d4:	b094      	sub	sp, #80	; 0x50
 80042d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	647b      	str	r3, [r7, #68]	; 0x44
 80042dc:	2300      	movs	r3, #0
 80042de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042e0:	2300      	movs	r3, #0
 80042e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80042e4:	2300      	movs	r3, #0
 80042e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042e8:	4b79      	ldr	r3, [pc, #484]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 030c 	and.w	r3, r3, #12
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d00d      	beq.n	8004310 <HAL_RCC_GetSysClockFreq+0x40>
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	f200 80e1 	bhi.w	80044bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d002      	beq.n	8004304 <HAL_RCC_GetSysClockFreq+0x34>
 80042fe:	2b04      	cmp	r3, #4
 8004300:	d003      	beq.n	800430a <HAL_RCC_GetSysClockFreq+0x3a>
 8004302:	e0db      	b.n	80044bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004304:	4b73      	ldr	r3, [pc, #460]	; (80044d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004306:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004308:	e0db      	b.n	80044c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800430a:	4b73      	ldr	r3, [pc, #460]	; (80044d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800430c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800430e:	e0d8      	b.n	80044c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004310:	4b6f      	ldr	r3, [pc, #444]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004318:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800431a:	4b6d      	ldr	r3, [pc, #436]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d063      	beq.n	80043ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004326:	4b6a      	ldr	r3, [pc, #424]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	099b      	lsrs	r3, r3, #6
 800432c:	2200      	movs	r2, #0
 800432e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004330:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004338:	633b      	str	r3, [r7, #48]	; 0x30
 800433a:	2300      	movs	r3, #0
 800433c:	637b      	str	r3, [r7, #52]	; 0x34
 800433e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004342:	4622      	mov	r2, r4
 8004344:	462b      	mov	r3, r5
 8004346:	f04f 0000 	mov.w	r0, #0
 800434a:	f04f 0100 	mov.w	r1, #0
 800434e:	0159      	lsls	r1, r3, #5
 8004350:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004354:	0150      	lsls	r0, r2, #5
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	4621      	mov	r1, r4
 800435c:	1a51      	subs	r1, r2, r1
 800435e:	6139      	str	r1, [r7, #16]
 8004360:	4629      	mov	r1, r5
 8004362:	eb63 0301 	sbc.w	r3, r3, r1
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	f04f 0200 	mov.w	r2, #0
 800436c:	f04f 0300 	mov.w	r3, #0
 8004370:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004374:	4659      	mov	r1, fp
 8004376:	018b      	lsls	r3, r1, #6
 8004378:	4651      	mov	r1, sl
 800437a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800437e:	4651      	mov	r1, sl
 8004380:	018a      	lsls	r2, r1, #6
 8004382:	4651      	mov	r1, sl
 8004384:	ebb2 0801 	subs.w	r8, r2, r1
 8004388:	4659      	mov	r1, fp
 800438a:	eb63 0901 	sbc.w	r9, r3, r1
 800438e:	f04f 0200 	mov.w	r2, #0
 8004392:	f04f 0300 	mov.w	r3, #0
 8004396:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800439a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800439e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043a2:	4690      	mov	r8, r2
 80043a4:	4699      	mov	r9, r3
 80043a6:	4623      	mov	r3, r4
 80043a8:	eb18 0303 	adds.w	r3, r8, r3
 80043ac:	60bb      	str	r3, [r7, #8]
 80043ae:	462b      	mov	r3, r5
 80043b0:	eb49 0303 	adc.w	r3, r9, r3
 80043b4:	60fb      	str	r3, [r7, #12]
 80043b6:	f04f 0200 	mov.w	r2, #0
 80043ba:	f04f 0300 	mov.w	r3, #0
 80043be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80043c2:	4629      	mov	r1, r5
 80043c4:	024b      	lsls	r3, r1, #9
 80043c6:	4621      	mov	r1, r4
 80043c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043cc:	4621      	mov	r1, r4
 80043ce:	024a      	lsls	r2, r1, #9
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043d6:	2200      	movs	r2, #0
 80043d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80043da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80043dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043e0:	f7fb ff46 	bl	8000270 <__aeabi_uldivmod>
 80043e4:	4602      	mov	r2, r0
 80043e6:	460b      	mov	r3, r1
 80043e8:	4613      	mov	r3, r2
 80043ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043ec:	e058      	b.n	80044a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043ee:	4b38      	ldr	r3, [pc, #224]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	099b      	lsrs	r3, r3, #6
 80043f4:	2200      	movs	r2, #0
 80043f6:	4618      	mov	r0, r3
 80043f8:	4611      	mov	r1, r2
 80043fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043fe:	623b      	str	r3, [r7, #32]
 8004400:	2300      	movs	r3, #0
 8004402:	627b      	str	r3, [r7, #36]	; 0x24
 8004404:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004408:	4642      	mov	r2, r8
 800440a:	464b      	mov	r3, r9
 800440c:	f04f 0000 	mov.w	r0, #0
 8004410:	f04f 0100 	mov.w	r1, #0
 8004414:	0159      	lsls	r1, r3, #5
 8004416:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800441a:	0150      	lsls	r0, r2, #5
 800441c:	4602      	mov	r2, r0
 800441e:	460b      	mov	r3, r1
 8004420:	4641      	mov	r1, r8
 8004422:	ebb2 0a01 	subs.w	sl, r2, r1
 8004426:	4649      	mov	r1, r9
 8004428:	eb63 0b01 	sbc.w	fp, r3, r1
 800442c:	f04f 0200 	mov.w	r2, #0
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004438:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800443c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004440:	ebb2 040a 	subs.w	r4, r2, sl
 8004444:	eb63 050b 	sbc.w	r5, r3, fp
 8004448:	f04f 0200 	mov.w	r2, #0
 800444c:	f04f 0300 	mov.w	r3, #0
 8004450:	00eb      	lsls	r3, r5, #3
 8004452:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004456:	00e2      	lsls	r2, r4, #3
 8004458:	4614      	mov	r4, r2
 800445a:	461d      	mov	r5, r3
 800445c:	4643      	mov	r3, r8
 800445e:	18e3      	adds	r3, r4, r3
 8004460:	603b      	str	r3, [r7, #0]
 8004462:	464b      	mov	r3, r9
 8004464:	eb45 0303 	adc.w	r3, r5, r3
 8004468:	607b      	str	r3, [r7, #4]
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	f04f 0300 	mov.w	r3, #0
 8004472:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004476:	4629      	mov	r1, r5
 8004478:	028b      	lsls	r3, r1, #10
 800447a:	4621      	mov	r1, r4
 800447c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004480:	4621      	mov	r1, r4
 8004482:	028a      	lsls	r2, r1, #10
 8004484:	4610      	mov	r0, r2
 8004486:	4619      	mov	r1, r3
 8004488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800448a:	2200      	movs	r2, #0
 800448c:	61bb      	str	r3, [r7, #24]
 800448e:	61fa      	str	r2, [r7, #28]
 8004490:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004494:	f7fb feec 	bl	8000270 <__aeabi_uldivmod>
 8004498:	4602      	mov	r2, r0
 800449a:	460b      	mov	r3, r1
 800449c:	4613      	mov	r3, r2
 800449e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044a0:	4b0b      	ldr	r3, [pc, #44]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	0c1b      	lsrs	r3, r3, #16
 80044a6:	f003 0303 	and.w	r3, r3, #3
 80044aa:	3301      	adds	r3, #1
 80044ac:	005b      	lsls	r3, r3, #1
 80044ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80044b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044ba:	e002      	b.n	80044c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044bc:	4b05      	ldr	r3, [pc, #20]	; (80044d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80044be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3750      	adds	r7, #80	; 0x50
 80044c8:	46bd      	mov	sp, r7
 80044ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044ce:	bf00      	nop
 80044d0:	40023800 	.word	0x40023800
 80044d4:	00f42400 	.word	0x00f42400
 80044d8:	007a1200 	.word	0x007a1200

080044dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044e0:	4b03      	ldr	r3, [pc, #12]	; (80044f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80044e2:	681b      	ldr	r3, [r3, #0]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	20000000 	.word	0x20000000

080044f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044f8:	f7ff fff0 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 80044fc:	4602      	mov	r2, r0
 80044fe:	4b05      	ldr	r3, [pc, #20]	; (8004514 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	0a9b      	lsrs	r3, r3, #10
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	4903      	ldr	r1, [pc, #12]	; (8004518 <HAL_RCC_GetPCLK1Freq+0x24>)
 800450a:	5ccb      	ldrb	r3, [r1, r3]
 800450c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004510:	4618      	mov	r0, r3
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40023800 	.word	0x40023800
 8004518:	0800a324 	.word	0x0800a324

0800451c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004524:	2300      	movs	r3, #0
 8004526:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	2b00      	cmp	r3, #0
 8004536:	d105      	bne.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004540:	2b00      	cmp	r3, #0
 8004542:	d035      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004544:	4b62      	ldr	r3, [pc, #392]	; (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004546:	2200      	movs	r2, #0
 8004548:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800454a:	f7fc ffef 	bl	800152c <HAL_GetTick>
 800454e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004550:	e008      	b.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004552:	f7fc ffeb 	bl	800152c <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	2b02      	cmp	r3, #2
 800455e:	d901      	bls.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e0b0      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004564:	4b5b      	ldr	r3, [pc, #364]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1f0      	bne.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	019a      	lsls	r2, r3, #6
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	071b      	lsls	r3, r3, #28
 800457c:	4955      	ldr	r1, [pc, #340]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800457e:	4313      	orrs	r3, r2
 8004580:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004584:	4b52      	ldr	r3, [pc, #328]	; (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004586:	2201      	movs	r2, #1
 8004588:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800458a:	f7fc ffcf 	bl	800152c <HAL_GetTick>
 800458e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004590:	e008      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004592:	f7fc ffcb 	bl	800152c <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d901      	bls.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e090      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80045a4:	4b4b      	ldr	r3, [pc, #300]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0f0      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 8083 	beq.w	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80045be:	2300      	movs	r3, #0
 80045c0:	60fb      	str	r3, [r7, #12]
 80045c2:	4b44      	ldr	r3, [pc, #272]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c6:	4a43      	ldr	r2, [pc, #268]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045cc:	6413      	str	r3, [r2, #64]	; 0x40
 80045ce:	4b41      	ldr	r3, [pc, #260]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045d6:	60fb      	str	r3, [r7, #12]
 80045d8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80045da:	4b3f      	ldr	r3, [pc, #252]	; (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a3e      	ldr	r2, [pc, #248]	; (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80045e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045e4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80045e6:	f7fc ffa1 	bl	800152c <HAL_GetTick>
 80045ea:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80045ec:	e008      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80045ee:	f7fc ff9d 	bl	800152c <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e062      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004600:	4b35      	ldr	r3, [pc, #212]	; (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0f0      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800460c:	4b31      	ldr	r3, [pc, #196]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800460e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004610:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004614:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d02f      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	429a      	cmp	r2, r3
 8004628:	d028      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800462a:	4b2a      	ldr	r3, [pc, #168]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800462c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800462e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004632:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004634:	4b29      	ldr	r3, [pc, #164]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004636:	2201      	movs	r2, #1
 8004638:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800463a:	4b28      	ldr	r3, [pc, #160]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004640:	4a24      	ldr	r2, [pc, #144]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004646:	4b23      	ldr	r3, [pc, #140]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b01      	cmp	r3, #1
 8004650:	d114      	bne.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004652:	f7fc ff6b 	bl	800152c <HAL_GetTick>
 8004656:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004658:	e00a      	b.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800465a:	f7fc ff67 	bl	800152c <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	f241 3288 	movw	r2, #5000	; 0x1388
 8004668:	4293      	cmp	r3, r2
 800466a:	d901      	bls.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800466c:	2303      	movs	r3, #3
 800466e:	e02a      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004670:	4b18      	ldr	r3, [pc, #96]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d0ee      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004684:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004688:	d10d      	bne.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800468a:	4b12      	ldr	r3, [pc, #72]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800469a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800469e:	490d      	ldr	r1, [pc, #52]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	608b      	str	r3, [r1, #8]
 80046a4:	e005      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80046a6:	4b0b      	ldr	r3, [pc, #44]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	4a0a      	ldr	r2, [pc, #40]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046ac:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80046b0:	6093      	str	r3, [r2, #8]
 80046b2:	4b08      	ldr	r3, [pc, #32]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046be:	4905      	ldr	r1, [pc, #20]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3718      	adds	r7, #24
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	42470068 	.word	0x42470068
 80046d4:	40023800 	.word	0x40023800
 80046d8:	40007000 	.word	0x40007000
 80046dc:	42470e40 	.word	0x42470e40

080046e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80046f0:	2300      	movs	r3, #0
 80046f2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d13e      	bne.n	800477c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80046fe:	4b23      	ldr	r3, [pc, #140]	; (800478c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004706:	60fb      	str	r3, [r7, #12]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d005      	beq.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d12f      	bne.n	8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004714:	4b1e      	ldr	r3, [pc, #120]	; (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004716:	617b      	str	r3, [r7, #20]
          break;
 8004718:	e02f      	b.n	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800471a:	4b1c      	ldr	r3, [pc, #112]	; (800478c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004722:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004726:	d108      	bne.n	800473a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004728:	4b18      	ldr	r3, [pc, #96]	; (800478c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004730:	4a18      	ldr	r2, [pc, #96]	; (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004732:	fbb2 f3f3 	udiv	r3, r2, r3
 8004736:	613b      	str	r3, [r7, #16]
 8004738:	e007      	b.n	800474a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800473a:	4b14      	ldr	r3, [pc, #80]	; (800478c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004742:	4a15      	ldr	r2, [pc, #84]	; (8004798 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004744:	fbb2 f3f3 	udiv	r3, r2, r3
 8004748:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800474a:	4b10      	ldr	r3, [pc, #64]	; (800478c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800474c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004750:	099b      	lsrs	r3, r3, #6
 8004752:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	fb02 f303 	mul.w	r3, r2, r3
 800475c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800475e:	4b0b      	ldr	r3, [pc, #44]	; (800478c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004760:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004764:	0f1b      	lsrs	r3, r3, #28
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	68ba      	ldr	r2, [r7, #8]
 800476c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004770:	617b      	str	r3, [r7, #20]
          break;
 8004772:	e002      	b.n	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004774:	2300      	movs	r3, #0
 8004776:	617b      	str	r3, [r7, #20]
          break;
 8004778:	bf00      	nop
        }
      }
      break;
 800477a:	bf00      	nop
    }
  }
  return frequency;
 800477c:	697b      	ldr	r3, [r7, #20]
}
 800477e:	4618      	mov	r0, r3
 8004780:	371c      	adds	r7, #28
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	40023800 	.word	0x40023800
 8004790:	00bb8000 	.word	0x00bb8000
 8004794:	007a1200 	.word	0x007a1200
 8004798:	00f42400 	.word	0x00f42400

0800479c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d101      	bne.n	80047ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e07b      	b.n	80048a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d108      	bne.n	80047c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047be:	d009      	beq.n	80047d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	61da      	str	r2, [r3, #28]
 80047c6:	e005      	b.n	80047d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d106      	bne.n	80047f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f7fc fca2 	bl	8001138 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800480a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800481c:	431a      	orrs	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004826:	431a      	orrs	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	691b      	ldr	r3, [r3, #16]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	431a      	orrs	r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004844:	431a      	orrs	r2, r3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	69db      	ldr	r3, [r3, #28]
 800484a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800484e:	431a      	orrs	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a1b      	ldr	r3, [r3, #32]
 8004854:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004858:	ea42 0103 	orr.w	r1, r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004860:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	0c1b      	lsrs	r3, r3, #16
 8004872:	f003 0104 	and.w	r1, r3, #4
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487a:	f003 0210 	and.w	r2, r3, #16
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	69da      	ldr	r2, [r3, #28]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004894:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b082      	sub	sp, #8
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d101      	bne.n	80048c0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e041      	b.n	8004944 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d106      	bne.n	80048da <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f7fc fc77 	bl	80011c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2202      	movs	r2, #2
 80048de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	3304      	adds	r3, #4
 80048ea:	4619      	mov	r1, r3
 80048ec:	4610      	mov	r0, r2
 80048ee:	f000 fa95 	bl	8004e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2201      	movs	r2, #1
 8004936:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2201      	movs	r2, #1
 800493e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	4618      	mov	r0, r3
 8004946:	3708      	adds	r7, #8
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b01      	cmp	r3, #1
 800495e:	d001      	beq.n	8004964 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e04e      	b.n	8004a02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68da      	ldr	r2, [r3, #12]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f042 0201 	orr.w	r2, r2, #1
 800497a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a23      	ldr	r2, [pc, #140]	; (8004a10 <HAL_TIM_Base_Start_IT+0xc4>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d022      	beq.n	80049cc <HAL_TIM_Base_Start_IT+0x80>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800498e:	d01d      	beq.n	80049cc <HAL_TIM_Base_Start_IT+0x80>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a1f      	ldr	r2, [pc, #124]	; (8004a14 <HAL_TIM_Base_Start_IT+0xc8>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d018      	beq.n	80049cc <HAL_TIM_Base_Start_IT+0x80>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a1e      	ldr	r2, [pc, #120]	; (8004a18 <HAL_TIM_Base_Start_IT+0xcc>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d013      	beq.n	80049cc <HAL_TIM_Base_Start_IT+0x80>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a1c      	ldr	r2, [pc, #112]	; (8004a1c <HAL_TIM_Base_Start_IT+0xd0>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d00e      	beq.n	80049cc <HAL_TIM_Base_Start_IT+0x80>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a1b      	ldr	r2, [pc, #108]	; (8004a20 <HAL_TIM_Base_Start_IT+0xd4>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d009      	beq.n	80049cc <HAL_TIM_Base_Start_IT+0x80>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a19      	ldr	r2, [pc, #100]	; (8004a24 <HAL_TIM_Base_Start_IT+0xd8>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d004      	beq.n	80049cc <HAL_TIM_Base_Start_IT+0x80>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a18      	ldr	r2, [pc, #96]	; (8004a28 <HAL_TIM_Base_Start_IT+0xdc>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d111      	bne.n	80049f0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 0307 	and.w	r3, r3, #7
 80049d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2b06      	cmp	r3, #6
 80049dc:	d010      	beq.n	8004a00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f042 0201 	orr.w	r2, r2, #1
 80049ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ee:	e007      	b.n	8004a00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f042 0201 	orr.w	r2, r2, #1
 80049fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3714      	adds	r7, #20
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	40010000 	.word	0x40010000
 8004a14:	40000400 	.word	0x40000400
 8004a18:	40000800 	.word	0x40000800
 8004a1c:	40000c00 	.word	0x40000c00
 8004a20:	40010400 	.word	0x40010400
 8004a24:	40014000 	.word	0x40014000
 8004a28:	40001800 	.word	0x40001800

08004a2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d122      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f003 0302 	and.w	r3, r3, #2
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d11b      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f06f 0202 	mvn.w	r2, #2
 8004a58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	f003 0303 	and.w	r3, r3, #3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f9b5 	bl	8004dde <HAL_TIM_IC_CaptureCallback>
 8004a74:	e005      	b.n	8004a82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f9a7 	bl	8004dca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 f9b8 	bl	8004df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	f003 0304 	and.w	r3, r3, #4
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	d122      	bne.n	8004adc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d11b      	bne.n	8004adc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0204 	mvn.w	r2, #4
 8004aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f98b 	bl	8004dde <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f97d 	bl	8004dca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f98e 	bl	8004df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d122      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d11b      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0208 	mvn.w	r2, #8
 8004b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2204      	movs	r2, #4
 8004b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f961 	bl	8004dde <HAL_TIM_IC_CaptureCallback>
 8004b1c:	e005      	b.n	8004b2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f953 	bl	8004dca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f964 	bl	8004df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f003 0310 	and.w	r3, r3, #16
 8004b3a:	2b10      	cmp	r3, #16
 8004b3c:	d122      	bne.n	8004b84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	2b10      	cmp	r3, #16
 8004b4a:	d11b      	bne.n	8004b84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f06f 0210 	mvn.w	r2, #16
 8004b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2208      	movs	r2, #8
 8004b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f937 	bl	8004dde <HAL_TIM_IC_CaptureCallback>
 8004b70:	e005      	b.n	8004b7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f929 	bl	8004dca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f93a 	bl	8004df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d10e      	bne.n	8004bb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d107      	bne.n	8004bb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0201 	mvn.w	r2, #1
 8004ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fb ffe2 	bl	8000b74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bba:	2b80      	cmp	r3, #128	; 0x80
 8004bbc:	d10e      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc8:	2b80      	cmp	r3, #128	; 0x80
 8004bca:	d107      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 fae0 	bl	800519c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be6:	2b40      	cmp	r3, #64	; 0x40
 8004be8:	d10e      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf4:	2b40      	cmp	r3, #64	; 0x40
 8004bf6:	d107      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f8ff 	bl	8004e06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b20      	cmp	r3, #32
 8004c14:	d10e      	bne.n	8004c34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	f003 0320 	and.w	r3, r3, #32
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	d107      	bne.n	8004c34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f06f 0220 	mvn.w	r2, #32
 8004c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 faaa 	bl	8005188 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c34:	bf00      	nop
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c46:	2300      	movs	r3, #0
 8004c48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d101      	bne.n	8004c58 <HAL_TIM_ConfigClockSource+0x1c>
 8004c54:	2302      	movs	r3, #2
 8004c56:	e0b4      	b.n	8004dc2 <HAL_TIM_ConfigClockSource+0x186>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c90:	d03e      	beq.n	8004d10 <HAL_TIM_ConfigClockSource+0xd4>
 8004c92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c96:	f200 8087 	bhi.w	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c9e:	f000 8086 	beq.w	8004dae <HAL_TIM_ConfigClockSource+0x172>
 8004ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ca6:	d87f      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca8:	2b70      	cmp	r3, #112	; 0x70
 8004caa:	d01a      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0xa6>
 8004cac:	2b70      	cmp	r3, #112	; 0x70
 8004cae:	d87b      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb0:	2b60      	cmp	r3, #96	; 0x60
 8004cb2:	d050      	beq.n	8004d56 <HAL_TIM_ConfigClockSource+0x11a>
 8004cb4:	2b60      	cmp	r3, #96	; 0x60
 8004cb6:	d877      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb8:	2b50      	cmp	r3, #80	; 0x50
 8004cba:	d03c      	beq.n	8004d36 <HAL_TIM_ConfigClockSource+0xfa>
 8004cbc:	2b50      	cmp	r3, #80	; 0x50
 8004cbe:	d873      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc0:	2b40      	cmp	r3, #64	; 0x40
 8004cc2:	d058      	beq.n	8004d76 <HAL_TIM_ConfigClockSource+0x13a>
 8004cc4:	2b40      	cmp	r3, #64	; 0x40
 8004cc6:	d86f      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc8:	2b30      	cmp	r3, #48	; 0x30
 8004cca:	d064      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0x15a>
 8004ccc:	2b30      	cmp	r3, #48	; 0x30
 8004cce:	d86b      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd0:	2b20      	cmp	r3, #32
 8004cd2:	d060      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0x15a>
 8004cd4:	2b20      	cmp	r3, #32
 8004cd6:	d867      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d05c      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0x15a>
 8004cdc:	2b10      	cmp	r3, #16
 8004cde:	d05a      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0x15a>
 8004ce0:	e062      	b.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6818      	ldr	r0, [r3, #0]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	6899      	ldr	r1, [r3, #8]
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f000 f9ad 	bl	8005050 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	609a      	str	r2, [r3, #8]
      break;
 8004d0e:	e04f      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6818      	ldr	r0, [r3, #0]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	6899      	ldr	r1, [r3, #8]
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	f000 f996 	bl	8005050 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689a      	ldr	r2, [r3, #8]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d32:	609a      	str	r2, [r3, #8]
      break;
 8004d34:	e03c      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6818      	ldr	r0, [r3, #0]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	6859      	ldr	r1, [r3, #4]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	461a      	mov	r2, r3
 8004d44:	f000 f90a 	bl	8004f5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2150      	movs	r1, #80	; 0x50
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 f963 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004d54:	e02c      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6818      	ldr	r0, [r3, #0]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	6859      	ldr	r1, [r3, #4]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	461a      	mov	r2, r3
 8004d64:	f000 f929 	bl	8004fba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2160      	movs	r1, #96	; 0x60
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 f953 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004d74:	e01c      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6818      	ldr	r0, [r3, #0]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	6859      	ldr	r1, [r3, #4]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	461a      	mov	r2, r3
 8004d84:	f000 f8ea 	bl	8004f5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2140      	movs	r1, #64	; 0x40
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f000 f943 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004d94:	e00c      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4619      	mov	r1, r3
 8004da0:	4610      	mov	r0, r2
 8004da2:	f000 f93a 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004da6:	e003      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	73fb      	strb	r3, [r7, #15]
      break;
 8004dac:	e000      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004dae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b083      	sub	sp, #12
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b083      	sub	sp, #12
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
	...

08004e1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a40      	ldr	r2, [pc, #256]	; (8004f30 <TIM_Base_SetConfig+0x114>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d013      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e3a:	d00f      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a3d      	ldr	r2, [pc, #244]	; (8004f34 <TIM_Base_SetConfig+0x118>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d00b      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a3c      	ldr	r2, [pc, #240]	; (8004f38 <TIM_Base_SetConfig+0x11c>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d007      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a3b      	ldr	r2, [pc, #236]	; (8004f3c <TIM_Base_SetConfig+0x120>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d003      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a3a      	ldr	r2, [pc, #232]	; (8004f40 <TIM_Base_SetConfig+0x124>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d108      	bne.n	8004e6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a2f      	ldr	r2, [pc, #188]	; (8004f30 <TIM_Base_SetConfig+0x114>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d02b      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e7c:	d027      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a2c      	ldr	r2, [pc, #176]	; (8004f34 <TIM_Base_SetConfig+0x118>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d023      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a2b      	ldr	r2, [pc, #172]	; (8004f38 <TIM_Base_SetConfig+0x11c>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d01f      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a2a      	ldr	r2, [pc, #168]	; (8004f3c <TIM_Base_SetConfig+0x120>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d01b      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a29      	ldr	r2, [pc, #164]	; (8004f40 <TIM_Base_SetConfig+0x124>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d017      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a28      	ldr	r2, [pc, #160]	; (8004f44 <TIM_Base_SetConfig+0x128>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d013      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a27      	ldr	r2, [pc, #156]	; (8004f48 <TIM_Base_SetConfig+0x12c>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d00f      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a26      	ldr	r2, [pc, #152]	; (8004f4c <TIM_Base_SetConfig+0x130>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d00b      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a25      	ldr	r2, [pc, #148]	; (8004f50 <TIM_Base_SetConfig+0x134>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d007      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a24      	ldr	r2, [pc, #144]	; (8004f54 <TIM_Base_SetConfig+0x138>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d003      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a23      	ldr	r2, [pc, #140]	; (8004f58 <TIM_Base_SetConfig+0x13c>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d108      	bne.n	8004ee0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ed4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	689a      	ldr	r2, [r3, #8]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a0a      	ldr	r2, [pc, #40]	; (8004f30 <TIM_Base_SetConfig+0x114>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d003      	beq.n	8004f14 <TIM_Base_SetConfig+0xf8>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a0c      	ldr	r2, [pc, #48]	; (8004f40 <TIM_Base_SetConfig+0x124>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d103      	bne.n	8004f1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	615a      	str	r2, [r3, #20]
}
 8004f22:	bf00      	nop
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	40010000 	.word	0x40010000
 8004f34:	40000400 	.word	0x40000400
 8004f38:	40000800 	.word	0x40000800
 8004f3c:	40000c00 	.word	0x40000c00
 8004f40:	40010400 	.word	0x40010400
 8004f44:	40014000 	.word	0x40014000
 8004f48:	40014400 	.word	0x40014400
 8004f4c:	40014800 	.word	0x40014800
 8004f50:	40001800 	.word	0x40001800
 8004f54:	40001c00 	.word	0x40001c00
 8004f58:	40002000 	.word	0x40002000

08004f5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	f023 0201 	bic.w	r2, r3, #1
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f023 030a 	bic.w	r3, r3, #10
 8004f98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	621a      	str	r2, [r3, #32]
}
 8004fae:	bf00      	nop
 8004fb0:	371c      	adds	r7, #28
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b087      	sub	sp, #28
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	60f8      	str	r0, [r7, #12]
 8004fc2:	60b9      	str	r1, [r7, #8]
 8004fc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	f023 0210 	bic.w	r2, r3, #16
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	699b      	ldr	r3, [r3, #24]
 8004fd6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6a1b      	ldr	r3, [r3, #32]
 8004fdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fe4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	031b      	lsls	r3, r3, #12
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ff6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	011b      	lsls	r3, r3, #4
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	621a      	str	r2, [r3, #32]
}
 800500e:	bf00      	nop
 8005010:	371c      	adds	r7, #28
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr

0800501a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800501a:	b480      	push	{r7}
 800501c:	b085      	sub	sp, #20
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
 8005022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4313      	orrs	r3, r2
 8005038:	f043 0307 	orr.w	r3, r3, #7
 800503c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	609a      	str	r2, [r3, #8]
}
 8005044:	bf00      	nop
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
 800505c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800506a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	021a      	lsls	r2, r3, #8
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	431a      	orrs	r2, r3
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	4313      	orrs	r3, r2
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	4313      	orrs	r3, r2
 800507c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	609a      	str	r2, [r3, #8]
}
 8005084:	bf00      	nop
 8005086:	371c      	adds	r7, #28
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d101      	bne.n	80050a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050a4:	2302      	movs	r3, #2
 80050a6:	e05a      	b.n	800515e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a21      	ldr	r2, [pc, #132]	; (800516c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d022      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f4:	d01d      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a1d      	ldr	r2, [pc, #116]	; (8005170 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d018      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a1b      	ldr	r2, [pc, #108]	; (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d013      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a1a      	ldr	r2, [pc, #104]	; (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d00e      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a18      	ldr	r2, [pc, #96]	; (800517c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d009      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a17      	ldr	r2, [pc, #92]	; (8005180 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d004      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a15      	ldr	r2, [pc, #84]	; (8005184 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d10c      	bne.n	800514c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005138:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	4313      	orrs	r3, r2
 8005142:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	40010000 	.word	0x40010000
 8005170:	40000400 	.word	0x40000400
 8005174:	40000800 	.word	0x40000800
 8005178:	40000c00 	.word	0x40000c00
 800517c:	40010400 	.word	0x40010400
 8005180:	40014000 	.word	0x40014000
 8005184:	40001800 	.word	0x40001800

08005188 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80051b0:	b084      	sub	sp, #16
 80051b2:	b580      	push	{r7, lr}
 80051b4:	b084      	sub	sp, #16
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
 80051ba:	f107 001c 	add.w	r0, r7, #28
 80051be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80051c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d122      	bne.n	800520e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80051dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80051f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d105      	bne.n	8005202 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f001 fbee 	bl	80069e4 <USB_CoreReset>
 8005208:	4603      	mov	r3, r0
 800520a:	73fb      	strb	r3, [r7, #15]
 800520c:	e01a      	b.n	8005244 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f001 fbe2 	bl	80069e4 <USB_CoreReset>
 8005220:	4603      	mov	r3, r0
 8005222:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005224:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005226:	2b00      	cmp	r3, #0
 8005228:	d106      	bne.n	8005238 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	639a      	str	r2, [r3, #56]	; 0x38
 8005236:	e005      	b.n	8005244 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800523c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005246:	2b01      	cmp	r3, #1
 8005248:	d10b      	bne.n	8005262 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f043 0206 	orr.w	r2, r3, #6
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f043 0220 	orr.w	r2, r3, #32
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005262:	7bfb      	ldrb	r3, [r7, #15]
}
 8005264:	4618      	mov	r0, r3
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800526e:	b004      	add	sp, #16
 8005270:	4770      	bx	lr
	...

08005274 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005274:	b480      	push	{r7}
 8005276:	b087      	sub	sp, #28
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	4613      	mov	r3, r2
 8005280:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005282:	79fb      	ldrb	r3, [r7, #7]
 8005284:	2b02      	cmp	r3, #2
 8005286:	d165      	bne.n	8005354 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	4a41      	ldr	r2, [pc, #260]	; (8005390 <USB_SetTurnaroundTime+0x11c>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d906      	bls.n	800529e <USB_SetTurnaroundTime+0x2a>
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	4a40      	ldr	r2, [pc, #256]	; (8005394 <USB_SetTurnaroundTime+0x120>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d202      	bcs.n	800529e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005298:	230f      	movs	r3, #15
 800529a:	617b      	str	r3, [r7, #20]
 800529c:	e062      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	4a3c      	ldr	r2, [pc, #240]	; (8005394 <USB_SetTurnaroundTime+0x120>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d306      	bcc.n	80052b4 <USB_SetTurnaroundTime+0x40>
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	4a3b      	ldr	r2, [pc, #236]	; (8005398 <USB_SetTurnaroundTime+0x124>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d202      	bcs.n	80052b4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80052ae:	230e      	movs	r3, #14
 80052b0:	617b      	str	r3, [r7, #20]
 80052b2:	e057      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	4a38      	ldr	r2, [pc, #224]	; (8005398 <USB_SetTurnaroundTime+0x124>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d306      	bcc.n	80052ca <USB_SetTurnaroundTime+0x56>
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	4a37      	ldr	r2, [pc, #220]	; (800539c <USB_SetTurnaroundTime+0x128>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d202      	bcs.n	80052ca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80052c4:	230d      	movs	r3, #13
 80052c6:	617b      	str	r3, [r7, #20]
 80052c8:	e04c      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	4a33      	ldr	r2, [pc, #204]	; (800539c <USB_SetTurnaroundTime+0x128>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d306      	bcc.n	80052e0 <USB_SetTurnaroundTime+0x6c>
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	4a32      	ldr	r2, [pc, #200]	; (80053a0 <USB_SetTurnaroundTime+0x12c>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d802      	bhi.n	80052e0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80052da:	230c      	movs	r3, #12
 80052dc:	617b      	str	r3, [r7, #20]
 80052de:	e041      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	4a2f      	ldr	r2, [pc, #188]	; (80053a0 <USB_SetTurnaroundTime+0x12c>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d906      	bls.n	80052f6 <USB_SetTurnaroundTime+0x82>
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	4a2e      	ldr	r2, [pc, #184]	; (80053a4 <USB_SetTurnaroundTime+0x130>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d802      	bhi.n	80052f6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80052f0:	230b      	movs	r3, #11
 80052f2:	617b      	str	r3, [r7, #20]
 80052f4:	e036      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	4a2a      	ldr	r2, [pc, #168]	; (80053a4 <USB_SetTurnaroundTime+0x130>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d906      	bls.n	800530c <USB_SetTurnaroundTime+0x98>
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	4a29      	ldr	r2, [pc, #164]	; (80053a8 <USB_SetTurnaroundTime+0x134>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d802      	bhi.n	800530c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005306:	230a      	movs	r3, #10
 8005308:	617b      	str	r3, [r7, #20]
 800530a:	e02b      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	4a26      	ldr	r2, [pc, #152]	; (80053a8 <USB_SetTurnaroundTime+0x134>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d906      	bls.n	8005322 <USB_SetTurnaroundTime+0xae>
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	4a25      	ldr	r2, [pc, #148]	; (80053ac <USB_SetTurnaroundTime+0x138>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d202      	bcs.n	8005322 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800531c:	2309      	movs	r3, #9
 800531e:	617b      	str	r3, [r7, #20]
 8005320:	e020      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	4a21      	ldr	r2, [pc, #132]	; (80053ac <USB_SetTurnaroundTime+0x138>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d306      	bcc.n	8005338 <USB_SetTurnaroundTime+0xc4>
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	4a20      	ldr	r2, [pc, #128]	; (80053b0 <USB_SetTurnaroundTime+0x13c>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d802      	bhi.n	8005338 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005332:	2308      	movs	r3, #8
 8005334:	617b      	str	r3, [r7, #20]
 8005336:	e015      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	4a1d      	ldr	r2, [pc, #116]	; (80053b0 <USB_SetTurnaroundTime+0x13c>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d906      	bls.n	800534e <USB_SetTurnaroundTime+0xda>
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	4a1c      	ldr	r2, [pc, #112]	; (80053b4 <USB_SetTurnaroundTime+0x140>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d202      	bcs.n	800534e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005348:	2307      	movs	r3, #7
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	e00a      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800534e:	2306      	movs	r3, #6
 8005350:	617b      	str	r3, [r7, #20]
 8005352:	e007      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005354:	79fb      	ldrb	r3, [r7, #7]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d102      	bne.n	8005360 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800535a:	2309      	movs	r3, #9
 800535c:	617b      	str	r3, [r7, #20]
 800535e:	e001      	b.n	8005364 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005360:	2309      	movs	r3, #9
 8005362:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	68da      	ldr	r2, [r3, #12]
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	029b      	lsls	r3, r3, #10
 8005378:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800537c:	431a      	orrs	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	371c      	adds	r7, #28
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr
 8005390:	00d8acbf 	.word	0x00d8acbf
 8005394:	00e4e1c0 	.word	0x00e4e1c0
 8005398:	00f42400 	.word	0x00f42400
 800539c:	01067380 	.word	0x01067380
 80053a0:	011a499f 	.word	0x011a499f
 80053a4:	01312cff 	.word	0x01312cff
 80053a8:	014ca43f 	.word	0x014ca43f
 80053ac:	016e3600 	.word	0x016e3600
 80053b0:	01a6ab1f 	.word	0x01a6ab1f
 80053b4:	01e84800 	.word	0x01e84800

080053b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f043 0201 	orr.w	r2, r3, #1
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053da:	b480      	push	{r7}
 80053dc:	b083      	sub	sp, #12
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f023 0201 	bic.w	r2, r3, #1
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	460b      	mov	r3, r1
 8005406:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005408:	2300      	movs	r3, #0
 800540a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005418:	78fb      	ldrb	r3, [r7, #3]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d115      	bne.n	800544a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800542a:	2001      	movs	r0, #1
 800542c:	f7fc f88a 	bl	8001544 <HAL_Delay>
      ms++;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	3301      	adds	r3, #1
 8005434:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f001 fa45 	bl	80068c6 <USB_GetMode>
 800543c:	4603      	mov	r3, r0
 800543e:	2b01      	cmp	r3, #1
 8005440:	d01e      	beq.n	8005480 <USB_SetCurrentMode+0x84>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b31      	cmp	r3, #49	; 0x31
 8005446:	d9f0      	bls.n	800542a <USB_SetCurrentMode+0x2e>
 8005448:	e01a      	b.n	8005480 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800544a:	78fb      	ldrb	r3, [r7, #3]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d115      	bne.n	800547c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800545c:	2001      	movs	r0, #1
 800545e:	f7fc f871 	bl	8001544 <HAL_Delay>
      ms++;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	3301      	adds	r3, #1
 8005466:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f001 fa2c 	bl	80068c6 <USB_GetMode>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d005      	beq.n	8005480 <USB_SetCurrentMode+0x84>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2b31      	cmp	r3, #49	; 0x31
 8005478:	d9f0      	bls.n	800545c <USB_SetCurrentMode+0x60>
 800547a:	e001      	b.n	8005480 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e005      	b.n	800548c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2b32      	cmp	r3, #50	; 0x32
 8005484:	d101      	bne.n	800548a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e000      	b.n	800548c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800548a:	2300      	movs	r3, #0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3710      	adds	r7, #16
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005494:	b084      	sub	sp, #16
 8005496:	b580      	push	{r7, lr}
 8005498:	b086      	sub	sp, #24
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
 800549e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80054a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80054a6:	2300      	movs	r3, #0
 80054a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80054ae:	2300      	movs	r3, #0
 80054b0:	613b      	str	r3, [r7, #16]
 80054b2:	e009      	b.n	80054c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	3340      	adds	r3, #64	; 0x40
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4413      	add	r3, r2
 80054be:	2200      	movs	r2, #0
 80054c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	3301      	adds	r3, #1
 80054c6:	613b      	str	r3, [r7, #16]
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	2b0e      	cmp	r3, #14
 80054cc:	d9f2      	bls.n	80054b4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80054ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d11c      	bne.n	800550e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054e2:	f043 0302 	orr.w	r3, r3, #2
 80054e6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005504:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	639a      	str	r2, [r3, #56]	; 0x38
 800550c:	e00b      	b.n	8005526 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005512:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800552c:	461a      	mov	r2, r3
 800552e:	2300      	movs	r3, #0
 8005530:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005538:	4619      	mov	r1, r3
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005540:	461a      	mov	r2, r3
 8005542:	680b      	ldr	r3, [r1, #0]
 8005544:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005548:	2b01      	cmp	r3, #1
 800554a:	d10c      	bne.n	8005566 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800554c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800554e:	2b00      	cmp	r3, #0
 8005550:	d104      	bne.n	800555c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005552:	2100      	movs	r1, #0
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 f965 	bl	8005824 <USB_SetDevSpeed>
 800555a:	e008      	b.n	800556e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800555c:	2101      	movs	r1, #1
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f960 	bl	8005824 <USB_SetDevSpeed>
 8005564:	e003      	b.n	800556e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005566:	2103      	movs	r1, #3
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f95b 	bl	8005824 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800556e:	2110      	movs	r1, #16
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f8f3 	bl	800575c <USB_FlushTxFifo>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d001      	beq.n	8005580 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f000 f91f 	bl	80057c4 <USB_FlushRxFifo>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d001      	beq.n	8005590 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005596:	461a      	mov	r2, r3
 8005598:	2300      	movs	r3, #0
 800559a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055a2:	461a      	mov	r2, r3
 80055a4:	2300      	movs	r3, #0
 80055a6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055ae:	461a      	mov	r2, r3
 80055b0:	2300      	movs	r3, #0
 80055b2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055b4:	2300      	movs	r3, #0
 80055b6:	613b      	str	r3, [r7, #16]
 80055b8:	e043      	b.n	8005642 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	015a      	lsls	r2, r3, #5
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	4413      	add	r3, r2
 80055c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055d0:	d118      	bne.n	8005604 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10a      	bne.n	80055ee <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	015a      	lsls	r2, r3, #5
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	4413      	add	r3, r2
 80055e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055e4:	461a      	mov	r2, r3
 80055e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	e013      	b.n	8005616 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	015a      	lsls	r2, r3, #5
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	4413      	add	r3, r2
 80055f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055fa:	461a      	mov	r2, r3
 80055fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005600:	6013      	str	r3, [r2, #0]
 8005602:	e008      	b.n	8005616 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	015a      	lsls	r2, r3, #5
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	4413      	add	r3, r2
 800560c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005610:	461a      	mov	r2, r3
 8005612:	2300      	movs	r3, #0
 8005614:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	015a      	lsls	r2, r3, #5
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	4413      	add	r3, r2
 800561e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005622:	461a      	mov	r2, r3
 8005624:	2300      	movs	r3, #0
 8005626:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	015a      	lsls	r2, r3, #5
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	4413      	add	r3, r2
 8005630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005634:	461a      	mov	r2, r3
 8005636:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800563a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	3301      	adds	r3, #1
 8005640:	613b      	str	r3, [r7, #16]
 8005642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005644:	693a      	ldr	r2, [r7, #16]
 8005646:	429a      	cmp	r2, r3
 8005648:	d3b7      	bcc.n	80055ba <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800564a:	2300      	movs	r3, #0
 800564c:	613b      	str	r3, [r7, #16]
 800564e:	e043      	b.n	80056d8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	015a      	lsls	r2, r3, #5
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	4413      	add	r3, r2
 8005658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005662:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005666:	d118      	bne.n	800569a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d10a      	bne.n	8005684 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	015a      	lsls	r2, r3, #5
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	4413      	add	r3, r2
 8005676:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800567a:	461a      	mov	r2, r3
 800567c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005680:	6013      	str	r3, [r2, #0]
 8005682:	e013      	b.n	80056ac <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	015a      	lsls	r2, r3, #5
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	4413      	add	r3, r2
 800568c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005690:	461a      	mov	r2, r3
 8005692:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	e008      	b.n	80056ac <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	015a      	lsls	r2, r3, #5
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	4413      	add	r3, r2
 80056a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a6:	461a      	mov	r2, r3
 80056a8:	2300      	movs	r3, #0
 80056aa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	015a      	lsls	r2, r3, #5
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	4413      	add	r3, r2
 80056b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056b8:	461a      	mov	r2, r3
 80056ba:	2300      	movs	r3, #0
 80056bc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056ca:	461a      	mov	r2, r3
 80056cc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80056d0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	3301      	adds	r3, #1
 80056d6:	613b      	str	r3, [r7, #16]
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d3b7      	bcc.n	8005650 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80056ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056f2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005700:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005704:	2b00      	cmp	r3, #0
 8005706:	d105      	bne.n	8005714 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	f043 0210 	orr.w	r2, r3, #16
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	699a      	ldr	r2, [r3, #24]
 8005718:	4b0f      	ldr	r3, [pc, #60]	; (8005758 <USB_DevInit+0x2c4>)
 800571a:	4313      	orrs	r3, r2
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005722:	2b00      	cmp	r3, #0
 8005724:	d005      	beq.n	8005732 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	f043 0208 	orr.w	r2, r3, #8
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005734:	2b01      	cmp	r3, #1
 8005736:	d107      	bne.n	8005748 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	699b      	ldr	r3, [r3, #24]
 800573c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005740:	f043 0304 	orr.w	r3, r3, #4
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005748:	7dfb      	ldrb	r3, [r7, #23]
}
 800574a:	4618      	mov	r0, r3
 800574c:	3718      	adds	r7, #24
 800574e:	46bd      	mov	sp, r7
 8005750:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005754:	b004      	add	sp, #16
 8005756:	4770      	bx	lr
 8005758:	803c3800 	.word	0x803c3800

0800575c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800575c:	b480      	push	{r7}
 800575e:	b085      	sub	sp, #20
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005766:	2300      	movs	r3, #0
 8005768:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	3301      	adds	r3, #1
 800576e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	4a13      	ldr	r2, [pc, #76]	; (80057c0 <USB_FlushTxFifo+0x64>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d901      	bls.n	800577c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005778:	2303      	movs	r3, #3
 800577a:	e01b      	b.n	80057b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	2b00      	cmp	r3, #0
 8005782:	daf2      	bge.n	800576a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005784:	2300      	movs	r3, #0
 8005786:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	019b      	lsls	r3, r3, #6
 800578c:	f043 0220 	orr.w	r2, r3, #32
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	3301      	adds	r3, #1
 8005798:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	4a08      	ldr	r2, [pc, #32]	; (80057c0 <USB_FlushTxFifo+0x64>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d901      	bls.n	80057a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e006      	b.n	80057b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	f003 0320 	and.w	r3, r3, #32
 80057ae:	2b20      	cmp	r3, #32
 80057b0:	d0f0      	beq.n	8005794 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3714      	adds	r7, #20
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr
 80057c0:	00030d40 	.word	0x00030d40

080057c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b085      	sub	sp, #20
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057cc:	2300      	movs	r3, #0
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	3301      	adds	r3, #1
 80057d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	4a11      	ldr	r2, [pc, #68]	; (8005820 <USB_FlushRxFifo+0x5c>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d901      	bls.n	80057e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e018      	b.n	8005814 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	daf2      	bge.n	80057d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80057ea:	2300      	movs	r3, #0
 80057ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2210      	movs	r2, #16
 80057f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	3301      	adds	r3, #1
 80057f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	4a08      	ldr	r2, [pc, #32]	; (8005820 <USB_FlushRxFifo+0x5c>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d901      	bls.n	8005806 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e006      	b.n	8005814 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	f003 0310 	and.w	r3, r3, #16
 800580e:	2b10      	cmp	r3, #16
 8005810:	d0f0      	beq.n	80057f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3714      	adds	r7, #20
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr
 8005820:	00030d40 	.word	0x00030d40

08005824 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	460b      	mov	r3, r1
 800582e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	78fb      	ldrb	r3, [r7, #3]
 800583e:	68f9      	ldr	r1, [r7, #12]
 8005840:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005844:	4313      	orrs	r3, r2
 8005846:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3714      	adds	r7, #20
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr

08005856 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005856:	b480      	push	{r7}
 8005858:	b087      	sub	sp, #28
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f003 0306 	and.w	r3, r3, #6
 800586e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d102      	bne.n	800587c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005876:	2300      	movs	r3, #0
 8005878:	75fb      	strb	r3, [r7, #23]
 800587a:	e00a      	b.n	8005892 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2b02      	cmp	r3, #2
 8005880:	d002      	beq.n	8005888 <USB_GetDevSpeed+0x32>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2b06      	cmp	r3, #6
 8005886:	d102      	bne.n	800588e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005888:	2302      	movs	r3, #2
 800588a:	75fb      	strb	r3, [r7, #23]
 800588c:	e001      	b.n	8005892 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800588e:	230f      	movs	r3, #15
 8005890:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005892:	7dfb      	ldrb	r3, [r7, #23]
}
 8005894:	4618      	mov	r0, r3
 8005896:	371c      	adds	r7, #28
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	785b      	ldrb	r3, [r3, #1]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d13a      	bne.n	8005932 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058c2:	69da      	ldr	r2, [r3, #28]
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	f003 030f 	and.w	r3, r3, #15
 80058cc:	2101      	movs	r1, #1
 80058ce:	fa01 f303 	lsl.w	r3, r1, r3
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	68f9      	ldr	r1, [r7, #12]
 80058d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80058da:	4313      	orrs	r3, r2
 80058dc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	015a      	lsls	r2, r3, #5
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	4413      	add	r3, r2
 80058e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d155      	bne.n	80059a0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	015a      	lsls	r2, r3, #5
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4413      	add	r3, r2
 80058fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	791b      	ldrb	r3, [r3, #4]
 800590e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005910:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	059b      	lsls	r3, r3, #22
 8005916:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005918:	4313      	orrs	r3, r2
 800591a:	68ba      	ldr	r2, [r7, #8]
 800591c:	0151      	lsls	r1, r2, #5
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	440a      	add	r2, r1
 8005922:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005926:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800592a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800592e:	6013      	str	r3, [r2, #0]
 8005930:	e036      	b.n	80059a0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005938:	69da      	ldr	r2, [r3, #28]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	f003 030f 	and.w	r3, r3, #15
 8005942:	2101      	movs	r1, #1
 8005944:	fa01 f303 	lsl.w	r3, r1, r3
 8005948:	041b      	lsls	r3, r3, #16
 800594a:	68f9      	ldr	r1, [r7, #12]
 800594c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005950:	4313      	orrs	r3, r2
 8005952:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	015a      	lsls	r2, r3, #5
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	4413      	add	r3, r2
 800595c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d11a      	bne.n	80059a0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	015a      	lsls	r2, r3, #5
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	4413      	add	r3, r2
 8005972:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	791b      	ldrb	r3, [r3, #4]
 8005984:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005986:	430b      	orrs	r3, r1
 8005988:	4313      	orrs	r3, r2
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	0151      	lsls	r1, r2, #5
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	440a      	add	r2, r1
 8005992:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800599a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800599e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
	...

080059b0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b085      	sub	sp, #20
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	781b      	ldrb	r3, [r3, #0]
 80059c2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	785b      	ldrb	r3, [r3, #1]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d161      	bne.n	8005a90 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	015a      	lsls	r2, r3, #5
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	4413      	add	r3, r2
 80059d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80059de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80059e2:	d11f      	bne.n	8005a24 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	015a      	lsls	r2, r3, #5
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	4413      	add	r3, r2
 80059ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	68ba      	ldr	r2, [r7, #8]
 80059f4:	0151      	lsls	r1, r2, #5
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	440a      	add	r2, r1
 80059fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005a02:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	015a      	lsls	r2, r3, #5
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	0151      	lsls	r1, r2, #5
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	440a      	add	r2, r1
 8005a1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a22:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	f003 030f 	and.w	r3, r3, #15
 8005a34:	2101      	movs	r1, #1
 8005a36:	fa01 f303 	lsl.w	r3, r1, r3
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	43db      	mvns	r3, r3
 8005a3e:	68f9      	ldr	r1, [r7, #12]
 8005a40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a44:	4013      	ands	r3, r2
 8005a46:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a4e:	69da      	ldr	r2, [r3, #28]
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	f003 030f 	and.w	r3, r3, #15
 8005a58:	2101      	movs	r1, #1
 8005a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	43db      	mvns	r3, r3
 8005a62:	68f9      	ldr	r1, [r7, #12]
 8005a64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a68:	4013      	ands	r3, r2
 8005a6a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	015a      	lsls	r2, r3, #5
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	0159      	lsls	r1, r3, #5
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	440b      	add	r3, r1
 8005a82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a86:	4619      	mov	r1, r3
 8005a88:	4b35      	ldr	r3, [pc, #212]	; (8005b60 <USB_DeactivateEndpoint+0x1b0>)
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	600b      	str	r3, [r1, #0]
 8005a8e:	e060      	b.n	8005b52 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	015a      	lsls	r2, r3, #5
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	4413      	add	r3, r2
 8005a98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005aa2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005aa6:	d11f      	bne.n	8005ae8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	015a      	lsls	r2, r3, #5
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	4413      	add	r3, r2
 8005ab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68ba      	ldr	r2, [r7, #8]
 8005ab8:	0151      	lsls	r1, r2, #5
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	440a      	add	r2, r1
 8005abe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ac2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005ac6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	015a      	lsls	r2, r3, #5
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	4413      	add	r3, r2
 8005ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68ba      	ldr	r2, [r7, #8]
 8005ad8:	0151      	lsls	r1, r2, #5
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	440a      	add	r2, r1
 8005ade:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ae2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ae6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	f003 030f 	and.w	r3, r3, #15
 8005af8:	2101      	movs	r1, #1
 8005afa:	fa01 f303 	lsl.w	r3, r1, r3
 8005afe:	041b      	lsls	r3, r3, #16
 8005b00:	43db      	mvns	r3, r3
 8005b02:	68f9      	ldr	r1, [r7, #12]
 8005b04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b08:	4013      	ands	r3, r2
 8005b0a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b12:	69da      	ldr	r2, [r3, #28]
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	f003 030f 	and.w	r3, r3, #15
 8005b1c:	2101      	movs	r1, #1
 8005b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b22:	041b      	lsls	r3, r3, #16
 8005b24:	43db      	mvns	r3, r3
 8005b26:	68f9      	ldr	r1, [r7, #12]
 8005b28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	015a      	lsls	r2, r3, #5
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	4413      	add	r3, r2
 8005b38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	0159      	lsls	r1, r3, #5
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	440b      	add	r3, r1
 8005b46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	4b05      	ldr	r3, [pc, #20]	; (8005b64 <USB_DeactivateEndpoint+0x1b4>)
 8005b4e:	4013      	ands	r3, r2
 8005b50:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3714      	adds	r7, #20
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr
 8005b60:	ec337800 	.word	0xec337800
 8005b64:	eff37800 	.word	0xeff37800

08005b68 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b08a      	sub	sp, #40	; 0x28
 8005b6c:	af02      	add	r7, sp, #8
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	4613      	mov	r3, r2
 8005b74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	785b      	ldrb	r3, [r3, #1]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	f040 815c 	bne.w	8005e42 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d132      	bne.n	8005bf8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	015a      	lsls	r2, r3, #5
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	4413      	add	r3, r2
 8005b9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	0151      	lsls	r1, r2, #5
 8005ba4:	69fa      	ldr	r2, [r7, #28]
 8005ba6:	440a      	add	r2, r1
 8005ba8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005bb0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005bb4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	015a      	lsls	r2, r3, #5
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	0151      	lsls	r1, r2, #5
 8005bc8:	69fa      	ldr	r2, [r7, #28]
 8005bca:	440a      	add	r2, r1
 8005bcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bd0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005bd4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	015a      	lsls	r2, r3, #5
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	4413      	add	r3, r2
 8005bde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	0151      	lsls	r1, r2, #5
 8005be8:	69fa      	ldr	r2, [r7, #28]
 8005bea:	440a      	add	r2, r1
 8005bec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bf0:	0cdb      	lsrs	r3, r3, #19
 8005bf2:	04db      	lsls	r3, r3, #19
 8005bf4:	6113      	str	r3, [r2, #16]
 8005bf6:	e074      	b.n	8005ce2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	69ba      	ldr	r2, [r7, #24]
 8005c08:	0151      	lsls	r1, r2, #5
 8005c0a:	69fa      	ldr	r2, [r7, #28]
 8005c0c:	440a      	add	r2, r1
 8005c0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c12:	0cdb      	lsrs	r3, r3, #19
 8005c14:	04db      	lsls	r3, r3, #19
 8005c16:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	015a      	lsls	r2, r3, #5
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	4413      	add	r3, r2
 8005c20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	69ba      	ldr	r2, [r7, #24]
 8005c28:	0151      	lsls	r1, r2, #5
 8005c2a:	69fa      	ldr	r2, [r7, #28]
 8005c2c:	440a      	add	r2, r1
 8005c2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c32:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005c36:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005c3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	015a      	lsls	r2, r3, #5
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	4413      	add	r3, r2
 8005c44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c48:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	6999      	ldr	r1, [r3, #24]
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	440b      	add	r3, r1
 8005c54:	1e59      	subs	r1, r3, #1
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c5e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005c60:	4b9d      	ldr	r3, [pc, #628]	; (8005ed8 <USB_EPStartXfer+0x370>)
 8005c62:	400b      	ands	r3, r1
 8005c64:	69b9      	ldr	r1, [r7, #24]
 8005c66:	0148      	lsls	r0, r1, #5
 8005c68:	69f9      	ldr	r1, [r7, #28]
 8005c6a:	4401      	add	r1, r0
 8005c6c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005c70:	4313      	orrs	r3, r2
 8005c72:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c80:	691a      	ldr	r2, [r3, #16]
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c8a:	69b9      	ldr	r1, [r7, #24]
 8005c8c:	0148      	lsls	r0, r1, #5
 8005c8e:	69f9      	ldr	r1, [r7, #28]
 8005c90:	4401      	add	r1, r0
 8005c92:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005c96:	4313      	orrs	r3, r2
 8005c98:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	791b      	ldrb	r3, [r3, #4]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d11f      	bne.n	8005ce2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	015a      	lsls	r2, r3, #5
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	69ba      	ldr	r2, [r7, #24]
 8005cb2:	0151      	lsls	r1, r2, #5
 8005cb4:	69fa      	ldr	r2, [r7, #28]
 8005cb6:	440a      	add	r2, r1
 8005cb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cbc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005cc0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	015a      	lsls	r2, r3, #5
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	4413      	add	r3, r2
 8005cca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	69ba      	ldr	r2, [r7, #24]
 8005cd2:	0151      	lsls	r1, r2, #5
 8005cd4:	69fa      	ldr	r2, [r7, #28]
 8005cd6:	440a      	add	r2, r1
 8005cd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cdc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005ce0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005ce2:	79fb      	ldrb	r3, [r7, #7]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d14b      	bne.n	8005d80 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d009      	beq.n	8005d04 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	015a      	lsls	r2, r3, #5
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	791b      	ldrb	r3, [r3, #4]
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d128      	bne.n	8005d5e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d110      	bne.n	8005d3e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	015a      	lsls	r2, r3, #5
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	4413      	add	r3, r2
 8005d24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	0151      	lsls	r1, r2, #5
 8005d2e:	69fa      	ldr	r2, [r7, #28]
 8005d30:	440a      	add	r2, r1
 8005d32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d36:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005d3a:	6013      	str	r3, [r2, #0]
 8005d3c:	e00f      	b.n	8005d5e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	0151      	lsls	r1, r2, #5
 8005d50:	69fa      	ldr	r2, [r7, #28]
 8005d52:	440a      	add	r2, r1
 8005d54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d5c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	015a      	lsls	r2, r3, #5
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	4413      	add	r3, r2
 8005d66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	69ba      	ldr	r2, [r7, #24]
 8005d6e:	0151      	lsls	r1, r2, #5
 8005d70:	69fa      	ldr	r2, [r7, #28]
 8005d72:	440a      	add	r2, r1
 8005d74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d78:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005d7c:	6013      	str	r3, [r2, #0]
 8005d7e:	e133      	b.n	8005fe8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	4413      	add	r3, r2
 8005d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	69ba      	ldr	r2, [r7, #24]
 8005d90:	0151      	lsls	r1, r2, #5
 8005d92:	69fa      	ldr	r2, [r7, #28]
 8005d94:	440a      	add	r2, r1
 8005d96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d9a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005d9e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	791b      	ldrb	r3, [r3, #4]
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d015      	beq.n	8005dd4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 811b 	beq.w	8005fe8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005db8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	2101      	movs	r1, #1
 8005dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc8:	69f9      	ldr	r1, [r7, #28]
 8005dca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	634b      	str	r3, [r1, #52]	; 0x34
 8005dd2:	e109      	b.n	8005fe8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d110      	bne.n	8005e06 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	015a      	lsls	r2, r3, #5
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	4413      	add	r3, r2
 8005dec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	69ba      	ldr	r2, [r7, #24]
 8005df4:	0151      	lsls	r1, r2, #5
 8005df6:	69fa      	ldr	r2, [r7, #28]
 8005df8:	440a      	add	r2, r1
 8005dfa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005dfe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e02:	6013      	str	r3, [r2, #0]
 8005e04:	e00f      	b.n	8005e26 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	015a      	lsls	r2, r3, #5
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	69ba      	ldr	r2, [r7, #24]
 8005e16:	0151      	lsls	r1, r2, #5
 8005e18:	69fa      	ldr	r2, [r7, #28]
 8005e1a:	440a      	add	r2, r1
 8005e1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e24:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	6919      	ldr	r1, [r3, #16]
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	781a      	ldrb	r2, [r3, #0]
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	b298      	uxth	r0, r3
 8005e34:	79fb      	ldrb	r3, [r7, #7]
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	4603      	mov	r3, r0
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 fade 	bl	80063fc <USB_WritePacket>
 8005e40:	e0d2      	b.n	8005fe8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	015a      	lsls	r2, r3, #5
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	4413      	add	r3, r2
 8005e4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	69ba      	ldr	r2, [r7, #24]
 8005e52:	0151      	lsls	r1, r2, #5
 8005e54:	69fa      	ldr	r2, [r7, #28]
 8005e56:	440a      	add	r2, r1
 8005e58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e5c:	0cdb      	lsrs	r3, r3, #19
 8005e5e:	04db      	lsls	r3, r3, #19
 8005e60:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	015a      	lsls	r2, r3, #5
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	4413      	add	r3, r2
 8005e6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	69ba      	ldr	r2, [r7, #24]
 8005e72:	0151      	lsls	r1, r2, #5
 8005e74:	69fa      	ldr	r2, [r7, #28]
 8005e76:	440a      	add	r2, r1
 8005e78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e7c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005e80:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005e84:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	699b      	ldr	r3, [r3, #24]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d126      	bne.n	8005edc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	015a      	lsls	r2, r3, #5
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	4413      	add	r3, r2
 8005e96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e9a:	691a      	ldr	r2, [r3, #16]
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ea4:	69b9      	ldr	r1, [r7, #24]
 8005ea6:	0148      	lsls	r0, r1, #5
 8005ea8:	69f9      	ldr	r1, [r7, #28]
 8005eaa:	4401      	add	r1, r0
 8005eac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	015a      	lsls	r2, r3, #5
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	4413      	add	r3, r2
 8005ebc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	69ba      	ldr	r2, [r7, #24]
 8005ec4:	0151      	lsls	r1, r2, #5
 8005ec6:	69fa      	ldr	r2, [r7, #28]
 8005ec8:	440a      	add	r2, r1
 8005eca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ece:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005ed2:	6113      	str	r3, [r2, #16]
 8005ed4:	e03a      	b.n	8005f4c <USB_EPStartXfer+0x3e4>
 8005ed6:	bf00      	nop
 8005ed8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	699a      	ldr	r2, [r3, #24]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	1e5a      	subs	r2, r3, #1
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	8afa      	ldrh	r2, [r7, #22]
 8005ef8:	fb03 f202 	mul.w	r2, r3, r2
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	015a      	lsls	r2, r3, #5
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	4413      	add	r3, r2
 8005f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f0c:	691a      	ldr	r2, [r3, #16]
 8005f0e:	8afb      	ldrh	r3, [r7, #22]
 8005f10:	04d9      	lsls	r1, r3, #19
 8005f12:	4b38      	ldr	r3, [pc, #224]	; (8005ff4 <USB_EPStartXfer+0x48c>)
 8005f14:	400b      	ands	r3, r1
 8005f16:	69b9      	ldr	r1, [r7, #24]
 8005f18:	0148      	lsls	r0, r1, #5
 8005f1a:	69f9      	ldr	r1, [r7, #28]
 8005f1c:	4401      	add	r1, r0
 8005f1e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005f22:	4313      	orrs	r3, r2
 8005f24:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	015a      	lsls	r2, r3, #5
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f32:	691a      	ldr	r2, [r3, #16]
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	69db      	ldr	r3, [r3, #28]
 8005f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f3c:	69b9      	ldr	r1, [r7, #24]
 8005f3e:	0148      	lsls	r0, r1, #5
 8005f40:	69f9      	ldr	r1, [r7, #28]
 8005f42:	4401      	add	r1, r0
 8005f44:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005f4c:	79fb      	ldrb	r3, [r7, #7]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d10d      	bne.n	8005f6e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d009      	beq.n	8005f6e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	6919      	ldr	r1, [r3, #16]
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	015a      	lsls	r2, r3, #5
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	4413      	add	r3, r2
 8005f66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f6a:	460a      	mov	r2, r1
 8005f6c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	791b      	ldrb	r3, [r3, #4]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d128      	bne.n	8005fc8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d110      	bne.n	8005fa8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	015a      	lsls	r2, r3, #5
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	69ba      	ldr	r2, [r7, #24]
 8005f96:	0151      	lsls	r1, r2, #5
 8005f98:	69fa      	ldr	r2, [r7, #28]
 8005f9a:	440a      	add	r2, r1
 8005f9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fa0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005fa4:	6013      	str	r3, [r2, #0]
 8005fa6:	e00f      	b.n	8005fc8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	015a      	lsls	r2, r3, #5
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	4413      	add	r3, r2
 8005fb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	0151      	lsls	r1, r2, #5
 8005fba:	69fa      	ldr	r2, [r7, #28]
 8005fbc:	440a      	add	r2, r1
 8005fbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fc6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	015a      	lsls	r2, r3, #5
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	4413      	add	r3, r2
 8005fd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	69ba      	ldr	r2, [r7, #24]
 8005fd8:	0151      	lsls	r1, r2, #5
 8005fda:	69fa      	ldr	r2, [r7, #28]
 8005fdc:	440a      	add	r2, r1
 8005fde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fe2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005fe6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3720      	adds	r7, #32
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	1ff80000 	.word	0x1ff80000

08005ff8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b087      	sub	sp, #28
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	4613      	mov	r3, r2
 8006004:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	785b      	ldrb	r3, [r3, #1]
 8006014:	2b01      	cmp	r3, #1
 8006016:	f040 80ce 	bne.w	80061b6 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d132      	bne.n	8006088 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	015a      	lsls	r2, r3, #5
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	4413      	add	r3, r2
 800602a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	0151      	lsls	r1, r2, #5
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	440a      	add	r2, r1
 8006038:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800603c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006040:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006044:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	015a      	lsls	r2, r3, #5
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	4413      	add	r3, r2
 800604e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006052:	691b      	ldr	r3, [r3, #16]
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	0151      	lsls	r1, r2, #5
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	440a      	add	r2, r1
 800605c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006060:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006064:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	015a      	lsls	r2, r3, #5
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	4413      	add	r3, r2
 800606e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	0151      	lsls	r1, r2, #5
 8006078:	697a      	ldr	r2, [r7, #20]
 800607a:	440a      	add	r2, r1
 800607c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006080:	0cdb      	lsrs	r3, r3, #19
 8006082:	04db      	lsls	r3, r3, #19
 8006084:	6113      	str	r3, [r2, #16]
 8006086:	e04e      	b.n	8006126 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	015a      	lsls	r2, r3, #5
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	4413      	add	r3, r2
 8006090:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	693a      	ldr	r2, [r7, #16]
 8006098:	0151      	lsls	r1, r2, #5
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	440a      	add	r2, r1
 800609e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060a2:	0cdb      	lsrs	r3, r3, #19
 80060a4:	04db      	lsls	r3, r3, #19
 80060a6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	015a      	lsls	r2, r3, #5
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	4413      	add	r3, r2
 80060b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	0151      	lsls	r1, r2, #5
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	440a      	add	r2, r1
 80060be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060c2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80060c6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80060ca:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	699a      	ldr	r2, [r3, #24]
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d903      	bls.n	80060e0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	68da      	ldr	r2, [r3, #12]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	693a      	ldr	r2, [r7, #16]
 80060f0:	0151      	lsls	r1, r2, #5
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	440a      	add	r2, r1
 80060f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80060fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	4413      	add	r3, r2
 8006108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800610c:	691a      	ldr	r2, [r3, #16]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006116:	6939      	ldr	r1, [r7, #16]
 8006118:	0148      	lsls	r0, r1, #5
 800611a:	6979      	ldr	r1, [r7, #20]
 800611c:	4401      	add	r1, r0
 800611e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006122:	4313      	orrs	r3, r2
 8006124:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006126:	79fb      	ldrb	r3, [r7, #7]
 8006128:	2b01      	cmp	r3, #1
 800612a:	d11e      	bne.n	800616a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	695b      	ldr	r3, [r3, #20]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d009      	beq.n	8006148 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	015a      	lsls	r2, r3, #5
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	4413      	add	r3, r2
 800613c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006140:	461a      	mov	r2, r3
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	015a      	lsls	r2, r3, #5
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	4413      	add	r3, r2
 8006150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	0151      	lsls	r1, r2, #5
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	440a      	add	r2, r1
 800615e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006162:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	e097      	b.n	800629a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	015a      	lsls	r2, r3, #5
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	4413      	add	r3, r2
 8006172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	0151      	lsls	r1, r2, #5
 800617c:	697a      	ldr	r2, [r7, #20]
 800617e:	440a      	add	r2, r1
 8006180:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006184:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006188:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	2b00      	cmp	r3, #0
 8006190:	f000 8083 	beq.w	800629a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800619a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	781b      	ldrb	r3, [r3, #0]
 80061a0:	f003 030f 	and.w	r3, r3, #15
 80061a4:	2101      	movs	r1, #1
 80061a6:	fa01 f303 	lsl.w	r3, r1, r3
 80061aa:	6979      	ldr	r1, [r7, #20]
 80061ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80061b0:	4313      	orrs	r3, r2
 80061b2:	634b      	str	r3, [r1, #52]	; 0x34
 80061b4:	e071      	b.n	800629a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	015a      	lsls	r2, r3, #5
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	4413      	add	r3, r2
 80061be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	693a      	ldr	r2, [r7, #16]
 80061c6:	0151      	lsls	r1, r2, #5
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	440a      	add	r2, r1
 80061cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061d0:	0cdb      	lsrs	r3, r3, #19
 80061d2:	04db      	lsls	r3, r3, #19
 80061d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	015a      	lsls	r2, r3, #5
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	4413      	add	r3, r2
 80061de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	0151      	lsls	r1, r2, #5
 80061e8:	697a      	ldr	r2, [r7, #20]
 80061ea:	440a      	add	r2, r1
 80061ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80061f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80061f8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	699b      	ldr	r3, [r3, #24]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	68da      	ldr	r2, [r3, #12]
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	68da      	ldr	r2, [r3, #12]
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	015a      	lsls	r2, r3, #5
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	4413      	add	r3, r2
 800621a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800621e:	691b      	ldr	r3, [r3, #16]
 8006220:	693a      	ldr	r2, [r7, #16]
 8006222:	0151      	lsls	r1, r2, #5
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	440a      	add	r2, r1
 8006228:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800622c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006230:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	015a      	lsls	r2, r3, #5
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	4413      	add	r3, r2
 800623a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800623e:	691a      	ldr	r2, [r3, #16]
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	69db      	ldr	r3, [r3, #28]
 8006244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006248:	6939      	ldr	r1, [r7, #16]
 800624a:	0148      	lsls	r0, r1, #5
 800624c:	6979      	ldr	r1, [r7, #20]
 800624e:	4401      	add	r1, r0
 8006250:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006254:	4313      	orrs	r3, r2
 8006256:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006258:	79fb      	ldrb	r3, [r7, #7]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d10d      	bne.n	800627a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d009      	beq.n	800627a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	6919      	ldr	r1, [r3, #16]
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	015a      	lsls	r2, r3, #5
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	4413      	add	r3, r2
 8006272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006276:	460a      	mov	r2, r1
 8006278:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	015a      	lsls	r2, r3, #5
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	4413      	add	r3, r2
 8006282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	0151      	lsls	r1, r2, #5
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	440a      	add	r2, r1
 8006290:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006294:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006298:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800629a:	2300      	movs	r3, #0
}
 800629c:	4618      	mov	r0, r3
 800629e:	371c      	adds	r7, #28
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b087      	sub	sp, #28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80062b2:	2300      	movs	r3, #0
 80062b4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80062b6:	2300      	movs	r3, #0
 80062b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	785b      	ldrb	r3, [r3, #1]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d14a      	bne.n	800635c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	015a      	lsls	r2, r3, #5
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	4413      	add	r3, r2
 80062d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062de:	f040 8086 	bne.w	80063ee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	015a      	lsls	r2, r3, #5
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	4413      	add	r3, r2
 80062ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	683a      	ldr	r2, [r7, #0]
 80062f4:	7812      	ldrb	r2, [r2, #0]
 80062f6:	0151      	lsls	r1, r2, #5
 80062f8:	693a      	ldr	r2, [r7, #16]
 80062fa:	440a      	add	r2, r1
 80062fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006300:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006304:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	015a      	lsls	r2, r3, #5
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	4413      	add	r3, r2
 8006310:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	683a      	ldr	r2, [r7, #0]
 8006318:	7812      	ldrb	r2, [r2, #0]
 800631a:	0151      	lsls	r1, r2, #5
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	440a      	add	r2, r1
 8006320:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006324:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006328:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	3301      	adds	r3, #1
 800632e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f242 7210 	movw	r2, #10000	; 0x2710
 8006336:	4293      	cmp	r3, r2
 8006338:	d902      	bls.n	8006340 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	75fb      	strb	r3, [r7, #23]
          break;
 800633e:	e056      	b.n	80063ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	015a      	lsls	r2, r3, #5
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	4413      	add	r3, r2
 800634a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006354:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006358:	d0e7      	beq.n	800632a <USB_EPStopXfer+0x82>
 800635a:	e048      	b.n	80063ee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	015a      	lsls	r2, r3, #5
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	4413      	add	r3, r2
 8006366:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006370:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006374:	d13b      	bne.n	80063ee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	781b      	ldrb	r3, [r3, #0]
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	4413      	add	r3, r2
 8006380:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	7812      	ldrb	r2, [r2, #0]
 800638a:	0151      	lsls	r1, r2, #5
 800638c:	693a      	ldr	r2, [r7, #16]
 800638e:	440a      	add	r2, r1
 8006390:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006394:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006398:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	781b      	ldrb	r3, [r3, #0]
 800639e:	015a      	lsls	r2, r3, #5
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	7812      	ldrb	r2, [r2, #0]
 80063ae:	0151      	lsls	r1, r2, #5
 80063b0:	693a      	ldr	r2, [r7, #16]
 80063b2:	440a      	add	r2, r1
 80063b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80063bc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	3301      	adds	r3, #1
 80063c2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f242 7210 	movw	r2, #10000	; 0x2710
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d902      	bls.n	80063d4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	75fb      	strb	r3, [r7, #23]
          break;
 80063d2:	e00c      	b.n	80063ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	015a      	lsls	r2, r3, #5
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	4413      	add	r3, r2
 80063de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063ec:	d0e7      	beq.n	80063be <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80063ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	371c      	adds	r7, #28
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b089      	sub	sp, #36	; 0x24
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	4611      	mov	r1, r2
 8006408:	461a      	mov	r2, r3
 800640a:	460b      	mov	r3, r1
 800640c:	71fb      	strb	r3, [r7, #7]
 800640e:	4613      	mov	r3, r2
 8006410:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800641a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800641e:	2b00      	cmp	r3, #0
 8006420:	d123      	bne.n	800646a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006422:	88bb      	ldrh	r3, [r7, #4]
 8006424:	3303      	adds	r3, #3
 8006426:	089b      	lsrs	r3, r3, #2
 8006428:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800642a:	2300      	movs	r3, #0
 800642c:	61bb      	str	r3, [r7, #24]
 800642e:	e018      	b.n	8006462 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006430:	79fb      	ldrb	r3, [r7, #7]
 8006432:	031a      	lsls	r2, r3, #12
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	4413      	add	r3, r2
 8006438:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800643c:	461a      	mov	r2, r3
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	3301      	adds	r3, #1
 8006448:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	3301      	adds	r3, #1
 800644e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	3301      	adds	r3, #1
 8006454:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	3301      	adds	r3, #1
 800645a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	3301      	adds	r3, #1
 8006460:	61bb      	str	r3, [r7, #24]
 8006462:	69ba      	ldr	r2, [r7, #24]
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	429a      	cmp	r2, r3
 8006468:	d3e2      	bcc.n	8006430 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800646a:	2300      	movs	r3, #0
}
 800646c:	4618      	mov	r0, r3
 800646e:	3724      	adds	r7, #36	; 0x24
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006478:	b480      	push	{r7}
 800647a:	b08b      	sub	sp, #44	; 0x2c
 800647c:	af00      	add	r7, sp, #0
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	4613      	mov	r3, r2
 8006484:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800648e:	88fb      	ldrh	r3, [r7, #6]
 8006490:	089b      	lsrs	r3, r3, #2
 8006492:	b29b      	uxth	r3, r3
 8006494:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006496:	88fb      	ldrh	r3, [r7, #6]
 8006498:	f003 0303 	and.w	r3, r3, #3
 800649c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800649e:	2300      	movs	r3, #0
 80064a0:	623b      	str	r3, [r7, #32]
 80064a2:	e014      	b.n	80064ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80064b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b2:	3301      	adds	r3, #1
 80064b4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80064b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b8:	3301      	adds	r3, #1
 80064ba:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80064bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064be:	3301      	adds	r3, #1
 80064c0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80064c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c4:	3301      	adds	r3, #1
 80064c6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80064c8:	6a3b      	ldr	r3, [r7, #32]
 80064ca:	3301      	adds	r3, #1
 80064cc:	623b      	str	r3, [r7, #32]
 80064ce:	6a3a      	ldr	r2, [r7, #32]
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d3e6      	bcc.n	80064a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80064d6:	8bfb      	ldrh	r3, [r7, #30]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d01e      	beq.n	800651a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80064dc:	2300      	movs	r3, #0
 80064de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064e6:	461a      	mov	r2, r3
 80064e8:	f107 0310 	add.w	r3, r7, #16
 80064ec:	6812      	ldr	r2, [r2, #0]
 80064ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80064f0:	693a      	ldr	r2, [r7, #16]
 80064f2:	6a3b      	ldr	r3, [r7, #32]
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	00db      	lsls	r3, r3, #3
 80064f8:	fa22 f303 	lsr.w	r3, r2, r3
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006500:	701a      	strb	r2, [r3, #0]
      i++;
 8006502:	6a3b      	ldr	r3, [r7, #32]
 8006504:	3301      	adds	r3, #1
 8006506:	623b      	str	r3, [r7, #32]
      pDest++;
 8006508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650a:	3301      	adds	r3, #1
 800650c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800650e:	8bfb      	ldrh	r3, [r7, #30]
 8006510:	3b01      	subs	r3, #1
 8006512:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006514:	8bfb      	ldrh	r3, [r7, #30]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1ea      	bne.n	80064f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800651a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800651c:	4618      	mov	r0, r3
 800651e:	372c      	adds	r7, #44	; 0x2c
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	781b      	ldrb	r3, [r3, #0]
 800653a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	785b      	ldrb	r3, [r3, #1]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d12c      	bne.n	800659e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	015a      	lsls	r2, r3, #5
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	4413      	add	r3, r2
 800654c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2b00      	cmp	r3, #0
 8006554:	db12      	blt.n	800657c <USB_EPSetStall+0x54>
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00f      	beq.n	800657c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	015a      	lsls	r2, r3, #5
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	4413      	add	r3, r2
 8006564:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	0151      	lsls	r1, r2, #5
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	440a      	add	r2, r1
 8006572:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006576:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800657a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	015a      	lsls	r2, r3, #5
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	4413      	add	r3, r2
 8006584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	68ba      	ldr	r2, [r7, #8]
 800658c:	0151      	lsls	r1, r2, #5
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	440a      	add	r2, r1
 8006592:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006596:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800659a:	6013      	str	r3, [r2, #0]
 800659c:	e02b      	b.n	80065f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	015a      	lsls	r2, r3, #5
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	4413      	add	r3, r2
 80065a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	db12      	blt.n	80065d6 <USB_EPSetStall+0xae>
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d00f      	beq.n	80065d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	015a      	lsls	r2, r3, #5
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	4413      	add	r3, r2
 80065be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	0151      	lsls	r1, r2, #5
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	440a      	add	r2, r1
 80065cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80065d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	015a      	lsls	r2, r3, #5
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	4413      	add	r3, r2
 80065de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68ba      	ldr	r2, [r7, #8]
 80065e6:	0151      	lsls	r1, r2, #5
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	440a      	add	r2, r1
 80065ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80065f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3714      	adds	r7, #20
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	785b      	ldrb	r3, [r3, #1]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d128      	bne.n	8006672 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	015a      	lsls	r2, r3, #5
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	4413      	add	r3, r2
 8006628:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	0151      	lsls	r1, r2, #5
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	440a      	add	r2, r1
 8006636:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800663a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800663e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	791b      	ldrb	r3, [r3, #4]
 8006644:	2b03      	cmp	r3, #3
 8006646:	d003      	beq.n	8006650 <USB_EPClearStall+0x4c>
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	791b      	ldrb	r3, [r3, #4]
 800664c:	2b02      	cmp	r3, #2
 800664e:	d138      	bne.n	80066c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	015a      	lsls	r2, r3, #5
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	4413      	add	r3, r2
 8006658:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68ba      	ldr	r2, [r7, #8]
 8006660:	0151      	lsls	r1, r2, #5
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	440a      	add	r2, r1
 8006666:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800666a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800666e:	6013      	str	r3, [r2, #0]
 8006670:	e027      	b.n	80066c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	015a      	lsls	r2, r3, #5
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	4413      	add	r3, r2
 800667a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68ba      	ldr	r2, [r7, #8]
 8006682:	0151      	lsls	r1, r2, #5
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	440a      	add	r2, r1
 8006688:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800668c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006690:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	791b      	ldrb	r3, [r3, #4]
 8006696:	2b03      	cmp	r3, #3
 8006698:	d003      	beq.n	80066a2 <USB_EPClearStall+0x9e>
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	791b      	ldrb	r3, [r3, #4]
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d10f      	bne.n	80066c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	015a      	lsls	r2, r3, #5
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	4413      	add	r3, r2
 80066aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	0151      	lsls	r1, r2, #5
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	440a      	add	r2, r1
 80066b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80066bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3714      	adds	r7, #20
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b085      	sub	sp, #20
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	460b      	mov	r3, r1
 80066da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	68fa      	ldr	r2, [r7, #12]
 80066ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066ee:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80066f2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	78fb      	ldrb	r3, [r7, #3]
 80066fe:	011b      	lsls	r3, r3, #4
 8006700:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006704:	68f9      	ldr	r1, [r7, #12]
 8006706:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800670a:	4313      	orrs	r3, r2
 800670c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3714      	adds	r7, #20
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006736:	f023 0303 	bic.w	r3, r3, #3
 800673a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800674a:	f023 0302 	bic.w	r3, r3, #2
 800674e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006750:	2300      	movs	r3, #0
}
 8006752:	4618      	mov	r0, r3
 8006754:	3714      	adds	r7, #20
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800675e:	b480      	push	{r7}
 8006760:	b085      	sub	sp, #20
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68fa      	ldr	r2, [r7, #12]
 8006774:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006778:	f023 0303 	bic.w	r3, r3, #3
 800677c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800678c:	f043 0302 	orr.w	r3, r3, #2
 8006790:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006792:	2300      	movs	r3, #0
}
 8006794:	4618      	mov	r0, r3
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b085      	sub	sp, #20
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	695b      	ldr	r3, [r3, #20]
 80067ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	699b      	ldr	r3, [r3, #24]
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	4013      	ands	r3, r2
 80067b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80067b8:	68fb      	ldr	r3, [r7, #12]
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3714      	adds	r7, #20
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr

080067c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80067c6:	b480      	push	{r7}
 80067c8:	b085      	sub	sp, #20
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067e2:	69db      	ldr	r3, [r3, #28]
 80067e4:	68ba      	ldr	r2, [r7, #8]
 80067e6:	4013      	ands	r3, r2
 80067e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	0c1b      	lsrs	r3, r3, #16
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3714      	adds	r7, #20
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr

080067fa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80067fa:	b480      	push	{r7}
 80067fc:	b085      	sub	sp, #20
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800680c:	699b      	ldr	r3, [r3, #24]
 800680e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006816:	69db      	ldr	r3, [r3, #28]
 8006818:	68ba      	ldr	r2, [r7, #8]
 800681a:	4013      	ands	r3, r2
 800681c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	b29b      	uxth	r3, r3
}
 8006822:	4618      	mov	r0, r3
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800682e:	b480      	push	{r7}
 8006830:	b085      	sub	sp, #20
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	460b      	mov	r3, r1
 8006838:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800683e:	78fb      	ldrb	r3, [r7, #3]
 8006840:	015a      	lsls	r2, r3, #5
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	4413      	add	r3, r2
 8006846:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	4013      	ands	r3, r2
 800685a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800685c:	68bb      	ldr	r3, [r7, #8]
}
 800685e:	4618      	mov	r0, r3
 8006860:	3714      	adds	r7, #20
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr

0800686a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800686a:	b480      	push	{r7}
 800686c:	b087      	sub	sp, #28
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
 8006872:	460b      	mov	r3, r1
 8006874:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800688a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800688c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800688e:	78fb      	ldrb	r3, [r7, #3]
 8006890:	f003 030f 	and.w	r3, r3, #15
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	fa22 f303 	lsr.w	r3, r2, r3
 800689a:	01db      	lsls	r3, r3, #7
 800689c:	b2db      	uxtb	r3, r3
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80068a4:	78fb      	ldrb	r3, [r7, #3]
 80068a6:	015a      	lsls	r2, r3, #5
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	4413      	add	r3, r2
 80068ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	693a      	ldr	r2, [r7, #16]
 80068b4:	4013      	ands	r3, r2
 80068b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80068b8:	68bb      	ldr	r3, [r7, #8]
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	371c      	adds	r7, #28
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80068c6:	b480      	push	{r7}
 80068c8:	b083      	sub	sp, #12
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	f003 0301 	and.w	r3, r3, #1
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80068e2:	b480      	push	{r7}
 80068e4:	b085      	sub	sp, #20
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068fc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006900:	f023 0307 	bic.w	r3, r3, #7
 8006904:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006918:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800691a:	2300      	movs	r3, #0
}
 800691c:	4618      	mov	r0, r3
 800691e:	3714      	adds	r7, #20
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr

08006928 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006928:	b480      	push	{r7}
 800692a:	b087      	sub	sp, #28
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	460b      	mov	r3, r1
 8006932:	607a      	str	r2, [r7, #4]
 8006934:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	333c      	adds	r3, #60	; 0x3c
 800693e:	3304      	adds	r3, #4
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	4a26      	ldr	r2, [pc, #152]	; (80069e0 <USB_EP0_OutStart+0xb8>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d90a      	bls.n	8006962 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006958:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800695c:	d101      	bne.n	8006962 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800695e:	2300      	movs	r3, #0
 8006960:	e037      	b.n	80069d2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006968:	461a      	mov	r2, r3
 800696a:	2300      	movs	r3, #0
 800696c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	697a      	ldr	r2, [r7, #20]
 8006978:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800697c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006980:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006990:	f043 0318 	orr.w	r3, r3, #24
 8006994:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069a4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80069a8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80069aa:	7afb      	ldrb	r3, [r7, #11]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d10f      	bne.n	80069d0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069b6:	461a      	mov	r2, r3
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069ca:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80069ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	371c      	adds	r7, #28
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	4f54300a 	.word	0x4f54300a

080069e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80069ec:	2300      	movs	r3, #0
 80069ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	3301      	adds	r3, #1
 80069f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	4a13      	ldr	r2, [pc, #76]	; (8006a48 <USB_CoreReset+0x64>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d901      	bls.n	8006a02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	e01b      	b.n	8006a3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	daf2      	bge.n	80069f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	f043 0201 	orr.w	r2, r3, #1
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	4a09      	ldr	r2, [pc, #36]	; (8006a48 <USB_CoreReset+0x64>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d901      	bls.n	8006a2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006a28:	2303      	movs	r3, #3
 8006a2a:	e006      	b.n	8006a3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	f003 0301 	and.w	r3, r3, #1
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d0f0      	beq.n	8006a1a <USB_CoreReset+0x36>

  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	00030d40 	.word	0x00030d40

08006a4c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	460b      	mov	r3, r1
 8006a56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006a58:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006a5c:	f002 fca2 	bl	80093a4 <USBD_static_malloc>
 8006a60:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d109      	bne.n	8006a7c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	32b0      	adds	r2, #176	; 0xb0
 8006a72:	2100      	movs	r1, #0
 8006a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006a78:	2302      	movs	r3, #2
 8006a7a:	e0d4      	b.n	8006c26 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006a7c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8006a80:	2100      	movs	r1, #0
 8006a82:	68f8      	ldr	r0, [r7, #12]
 8006a84:	f002 fdd7 	bl	8009636 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	32b0      	adds	r2, #176	; 0xb0
 8006a92:	68f9      	ldr	r1, [r7, #12]
 8006a94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	32b0      	adds	r2, #176	; 0xb0
 8006aa2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	7c1b      	ldrb	r3, [r3, #16]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d138      	bne.n	8006b26 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006ab4:	4b5e      	ldr	r3, [pc, #376]	; (8006c30 <USBD_CDC_Init+0x1e4>)
 8006ab6:	7819      	ldrb	r1, [r3, #0]
 8006ab8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006abc:	2202      	movs	r2, #2
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f002 fb4d 	bl	800915e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006ac4:	4b5a      	ldr	r3, [pc, #360]	; (8006c30 <USBD_CDC_Init+0x1e4>)
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	f003 020f 	and.w	r2, r3, #15
 8006acc:	6879      	ldr	r1, [r7, #4]
 8006ace:	4613      	mov	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	4413      	add	r3, r2
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	440b      	add	r3, r1
 8006ad8:	3324      	adds	r3, #36	; 0x24
 8006ada:	2201      	movs	r2, #1
 8006adc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006ade:	4b55      	ldr	r3, [pc, #340]	; (8006c34 <USBD_CDC_Init+0x1e8>)
 8006ae0:	7819      	ldrb	r1, [r3, #0]
 8006ae2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ae6:	2202      	movs	r2, #2
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f002 fb38 	bl	800915e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006aee:	4b51      	ldr	r3, [pc, #324]	; (8006c34 <USBD_CDC_Init+0x1e8>)
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	f003 020f 	and.w	r2, r3, #15
 8006af6:	6879      	ldr	r1, [r7, #4]
 8006af8:	4613      	mov	r3, r2
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	4413      	add	r3, r2
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	440b      	add	r3, r1
 8006b02:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006b06:	2201      	movs	r2, #1
 8006b08:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006b0a:	4b4b      	ldr	r3, [pc, #300]	; (8006c38 <USBD_CDC_Init+0x1ec>)
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	f003 020f 	and.w	r2, r3, #15
 8006b12:	6879      	ldr	r1, [r7, #4]
 8006b14:	4613      	mov	r3, r2
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	4413      	add	r3, r2
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	440b      	add	r3, r1
 8006b1e:	3326      	adds	r3, #38	; 0x26
 8006b20:	2210      	movs	r2, #16
 8006b22:	801a      	strh	r2, [r3, #0]
 8006b24:	e035      	b.n	8006b92 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006b26:	4b42      	ldr	r3, [pc, #264]	; (8006c30 <USBD_CDC_Init+0x1e4>)
 8006b28:	7819      	ldrb	r1, [r3, #0]
 8006b2a:	2340      	movs	r3, #64	; 0x40
 8006b2c:	2202      	movs	r2, #2
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f002 fb15 	bl	800915e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006b34:	4b3e      	ldr	r3, [pc, #248]	; (8006c30 <USBD_CDC_Init+0x1e4>)
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	f003 020f 	and.w	r2, r3, #15
 8006b3c:	6879      	ldr	r1, [r7, #4]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	4413      	add	r3, r2
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	440b      	add	r3, r1
 8006b48:	3324      	adds	r3, #36	; 0x24
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006b4e:	4b39      	ldr	r3, [pc, #228]	; (8006c34 <USBD_CDC_Init+0x1e8>)
 8006b50:	7819      	ldrb	r1, [r3, #0]
 8006b52:	2340      	movs	r3, #64	; 0x40
 8006b54:	2202      	movs	r2, #2
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f002 fb01 	bl	800915e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006b5c:	4b35      	ldr	r3, [pc, #212]	; (8006c34 <USBD_CDC_Init+0x1e8>)
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	f003 020f 	and.w	r2, r3, #15
 8006b64:	6879      	ldr	r1, [r7, #4]
 8006b66:	4613      	mov	r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4413      	add	r3, r2
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	440b      	add	r3, r1
 8006b70:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006b74:	2201      	movs	r2, #1
 8006b76:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006b78:	4b2f      	ldr	r3, [pc, #188]	; (8006c38 <USBD_CDC_Init+0x1ec>)
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	f003 020f 	and.w	r2, r3, #15
 8006b80:	6879      	ldr	r1, [r7, #4]
 8006b82:	4613      	mov	r3, r2
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	4413      	add	r3, r2
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	440b      	add	r3, r1
 8006b8c:	3326      	adds	r3, #38	; 0x26
 8006b8e:	2210      	movs	r2, #16
 8006b90:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006b92:	4b29      	ldr	r3, [pc, #164]	; (8006c38 <USBD_CDC_Init+0x1ec>)
 8006b94:	7819      	ldrb	r1, [r3, #0]
 8006b96:	2308      	movs	r3, #8
 8006b98:	2203      	movs	r2, #3
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f002 fadf 	bl	800915e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006ba0:	4b25      	ldr	r3, [pc, #148]	; (8006c38 <USBD_CDC_Init+0x1ec>)
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	f003 020f 	and.w	r2, r3, #15
 8006ba8:	6879      	ldr	r1, [r7, #4]
 8006baa:	4613      	mov	r3, r2
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	440b      	add	r3, r1
 8006bb4:	3324      	adds	r3, #36	; 0x24
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	33b0      	adds	r3, #176	; 0xb0
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	4413      	add	r3, r2
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d101      	bne.n	8006bf4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006bf0:	2302      	movs	r3, #2
 8006bf2:	e018      	b.n	8006c26 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	7c1b      	ldrb	r3, [r3, #16]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10a      	bne.n	8006c12 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006bfc:	4b0d      	ldr	r3, [pc, #52]	; (8006c34 <USBD_CDC_Init+0x1e8>)
 8006bfe:	7819      	ldrb	r1, [r3, #0]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006c06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f002 fb96 	bl	800933c <USBD_LL_PrepareReceive>
 8006c10:	e008      	b.n	8006c24 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006c12:	4b08      	ldr	r3, [pc, #32]	; (8006c34 <USBD_CDC_Init+0x1e8>)
 8006c14:	7819      	ldrb	r1, [r3, #0]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006c1c:	2340      	movs	r3, #64	; 0x40
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f002 fb8c 	bl	800933c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	20000093 	.word	0x20000093
 8006c34:	20000094 	.word	0x20000094
 8006c38:	20000095 	.word	0x20000095

08006c3c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	460b      	mov	r3, r1
 8006c46:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006c48:	4b3a      	ldr	r3, [pc, #232]	; (8006d34 <USBD_CDC_DeInit+0xf8>)
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f002 faab 	bl	80091aa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006c54:	4b37      	ldr	r3, [pc, #220]	; (8006d34 <USBD_CDC_DeInit+0xf8>)
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	f003 020f 	and.w	r2, r3, #15
 8006c5c:	6879      	ldr	r1, [r7, #4]
 8006c5e:	4613      	mov	r3, r2
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	4413      	add	r3, r2
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	440b      	add	r3, r1
 8006c68:	3324      	adds	r3, #36	; 0x24
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006c6e:	4b32      	ldr	r3, [pc, #200]	; (8006d38 <USBD_CDC_DeInit+0xfc>)
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	4619      	mov	r1, r3
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f002 fa98 	bl	80091aa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006c7a:	4b2f      	ldr	r3, [pc, #188]	; (8006d38 <USBD_CDC_DeInit+0xfc>)
 8006c7c:	781b      	ldrb	r3, [r3, #0]
 8006c7e:	f003 020f 	and.w	r2, r3, #15
 8006c82:	6879      	ldr	r1, [r7, #4]
 8006c84:	4613      	mov	r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	4413      	add	r3, r2
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	440b      	add	r3, r1
 8006c8e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006c92:	2200      	movs	r2, #0
 8006c94:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006c96:	4b29      	ldr	r3, [pc, #164]	; (8006d3c <USBD_CDC_DeInit+0x100>)
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f002 fa84 	bl	80091aa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006ca2:	4b26      	ldr	r3, [pc, #152]	; (8006d3c <USBD_CDC_DeInit+0x100>)
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	f003 020f 	and.w	r2, r3, #15
 8006caa:	6879      	ldr	r1, [r7, #4]
 8006cac:	4613      	mov	r3, r2
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	4413      	add	r3, r2
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	440b      	add	r3, r1
 8006cb6:	3324      	adds	r3, #36	; 0x24
 8006cb8:	2200      	movs	r2, #0
 8006cba:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006cbc:	4b1f      	ldr	r3, [pc, #124]	; (8006d3c <USBD_CDC_DeInit+0x100>)
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	f003 020f 	and.w	r2, r3, #15
 8006cc4:	6879      	ldr	r1, [r7, #4]
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	4413      	add	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	440b      	add	r3, r1
 8006cd0:	3326      	adds	r3, #38	; 0x26
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	32b0      	adds	r2, #176	; 0xb0
 8006ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d01f      	beq.n	8006d28 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006cee:	687a      	ldr	r2, [r7, #4]
 8006cf0:	33b0      	adds	r3, #176	; 0xb0
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4413      	add	r3, r2
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	32b0      	adds	r2, #176	; 0xb0
 8006d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f002 fb58 	bl	80093c0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	32b0      	adds	r2, #176	; 0xb0
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	20000093 	.word	0x20000093
 8006d38:	20000094 	.word	0x20000094
 8006d3c:	20000095 	.word	0x20000095

08006d40 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b086      	sub	sp, #24
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	32b0      	adds	r2, #176	; 0xb0
 8006d54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d58:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d62:	2300      	movs	r3, #0
 8006d64:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d101      	bne.n	8006d70 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e0bf      	b.n	8006ef0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d050      	beq.n	8006e1e <USBD_CDC_Setup+0xde>
 8006d7c:	2b20      	cmp	r3, #32
 8006d7e:	f040 80af 	bne.w	8006ee0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	88db      	ldrh	r3, [r3, #6]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d03a      	beq.n	8006e00 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	b25b      	sxtb	r3, r3
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	da1b      	bge.n	8006dcc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	33b0      	adds	r3, #176	; 0xb0
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	4413      	add	r3, r2
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	683a      	ldr	r2, [r7, #0]
 8006da8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006daa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006dac:	683a      	ldr	r2, [r7, #0]
 8006dae:	88d2      	ldrh	r2, [r2, #6]
 8006db0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	88db      	ldrh	r3, [r3, #6]
 8006db6:	2b07      	cmp	r3, #7
 8006db8:	bf28      	it	cs
 8006dba:	2307      	movcs	r3, #7
 8006dbc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	89fa      	ldrh	r2, [r7, #14]
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f001 fd89 	bl	80088dc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006dca:	e090      	b.n	8006eee <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	785a      	ldrb	r2, [r3, #1]
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	88db      	ldrh	r3, [r3, #6]
 8006dda:	2b3f      	cmp	r3, #63	; 0x3f
 8006ddc:	d803      	bhi.n	8006de6 <USBD_CDC_Setup+0xa6>
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	88db      	ldrh	r3, [r3, #6]
 8006de2:	b2da      	uxtb	r2, r3
 8006de4:	e000      	b.n	8006de8 <USBD_CDC_Setup+0xa8>
 8006de6:	2240      	movs	r2, #64	; 0x40
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006dee:	6939      	ldr	r1, [r7, #16]
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006df6:	461a      	mov	r2, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 fd9b 	bl	8008934 <USBD_CtlPrepareRx>
      break;
 8006dfe:	e076      	b.n	8006eee <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	33b0      	adds	r3, #176	; 0xb0
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	683a      	ldr	r2, [r7, #0]
 8006e14:	7850      	ldrb	r0, [r2, #1]
 8006e16:	2200      	movs	r2, #0
 8006e18:	6839      	ldr	r1, [r7, #0]
 8006e1a:	4798      	blx	r3
      break;
 8006e1c:	e067      	b.n	8006eee <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	785b      	ldrb	r3, [r3, #1]
 8006e22:	2b0b      	cmp	r3, #11
 8006e24:	d851      	bhi.n	8006eca <USBD_CDC_Setup+0x18a>
 8006e26:	a201      	add	r2, pc, #4	; (adr r2, 8006e2c <USBD_CDC_Setup+0xec>)
 8006e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e2c:	08006e5d 	.word	0x08006e5d
 8006e30:	08006ed9 	.word	0x08006ed9
 8006e34:	08006ecb 	.word	0x08006ecb
 8006e38:	08006ecb 	.word	0x08006ecb
 8006e3c:	08006ecb 	.word	0x08006ecb
 8006e40:	08006ecb 	.word	0x08006ecb
 8006e44:	08006ecb 	.word	0x08006ecb
 8006e48:	08006ecb 	.word	0x08006ecb
 8006e4c:	08006ecb 	.word	0x08006ecb
 8006e50:	08006ecb 	.word	0x08006ecb
 8006e54:	08006e87 	.word	0x08006e87
 8006e58:	08006eb1 	.word	0x08006eb1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	2b03      	cmp	r3, #3
 8006e66:	d107      	bne.n	8006e78 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006e68:	f107 030a 	add.w	r3, r7, #10
 8006e6c:	2202      	movs	r2, #2
 8006e6e:	4619      	mov	r1, r3
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f001 fd33 	bl	80088dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e76:	e032      	b.n	8006ede <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006e78:	6839      	ldr	r1, [r7, #0]
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f001 fcbd 	bl	80087fa <USBD_CtlError>
            ret = USBD_FAIL;
 8006e80:	2303      	movs	r3, #3
 8006e82:	75fb      	strb	r3, [r7, #23]
          break;
 8006e84:	e02b      	b.n	8006ede <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	2b03      	cmp	r3, #3
 8006e90:	d107      	bne.n	8006ea2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006e92:	f107 030d 	add.w	r3, r7, #13
 8006e96:	2201      	movs	r2, #1
 8006e98:	4619      	mov	r1, r3
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f001 fd1e 	bl	80088dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006ea0:	e01d      	b.n	8006ede <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006ea2:	6839      	ldr	r1, [r7, #0]
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f001 fca8 	bl	80087fa <USBD_CtlError>
            ret = USBD_FAIL;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	75fb      	strb	r3, [r7, #23]
          break;
 8006eae:	e016      	b.n	8006ede <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	2b03      	cmp	r3, #3
 8006eba:	d00f      	beq.n	8006edc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006ebc:	6839      	ldr	r1, [r7, #0]
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f001 fc9b 	bl	80087fa <USBD_CtlError>
            ret = USBD_FAIL;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006ec8:	e008      	b.n	8006edc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006eca:	6839      	ldr	r1, [r7, #0]
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f001 fc94 	bl	80087fa <USBD_CtlError>
          ret = USBD_FAIL;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	75fb      	strb	r3, [r7, #23]
          break;
 8006ed6:	e002      	b.n	8006ede <USBD_CDC_Setup+0x19e>
          break;
 8006ed8:	bf00      	nop
 8006eda:	e008      	b.n	8006eee <USBD_CDC_Setup+0x1ae>
          break;
 8006edc:	bf00      	nop
      }
      break;
 8006ede:	e006      	b.n	8006eee <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006ee0:	6839      	ldr	r1, [r7, #0]
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f001 fc89 	bl	80087fa <USBD_CtlError>
      ret = USBD_FAIL;
 8006ee8:	2303      	movs	r3, #3
 8006eea:	75fb      	strb	r3, [r7, #23]
      break;
 8006eec:	bf00      	nop
  }

  return (uint8_t)ret;
 8006eee:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3718      	adds	r7, #24
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
 8006f00:	460b      	mov	r3, r1
 8006f02:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8006f0a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	32b0      	adds	r2, #176	; 0xb0
 8006f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d101      	bne.n	8006f22 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006f1e:	2303      	movs	r3, #3
 8006f20:	e065      	b.n	8006fee <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	32b0      	adds	r2, #176	; 0xb0
 8006f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f30:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006f32:	78fb      	ldrb	r3, [r7, #3]
 8006f34:	f003 020f 	and.w	r2, r3, #15
 8006f38:	6879      	ldr	r1, [r7, #4]
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	4413      	add	r3, r2
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	440b      	add	r3, r1
 8006f44:	3318      	adds	r3, #24
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d02f      	beq.n	8006fac <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006f4c:	78fb      	ldrb	r3, [r7, #3]
 8006f4e:	f003 020f 	and.w	r2, r3, #15
 8006f52:	6879      	ldr	r1, [r7, #4]
 8006f54:	4613      	mov	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4413      	add	r3, r2
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	440b      	add	r3, r1
 8006f5e:	3318      	adds	r3, #24
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	78fb      	ldrb	r3, [r7, #3]
 8006f64:	f003 010f 	and.w	r1, r3, #15
 8006f68:	68f8      	ldr	r0, [r7, #12]
 8006f6a:	460b      	mov	r3, r1
 8006f6c:	00db      	lsls	r3, r3, #3
 8006f6e:	440b      	add	r3, r1
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	4403      	add	r3, r0
 8006f74:	3348      	adds	r3, #72	; 0x48
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	fbb2 f1f3 	udiv	r1, r2, r3
 8006f7c:	fb01 f303 	mul.w	r3, r1, r3
 8006f80:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d112      	bne.n	8006fac <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006f86:	78fb      	ldrb	r3, [r7, #3]
 8006f88:	f003 020f 	and.w	r2, r3, #15
 8006f8c:	6879      	ldr	r1, [r7, #4]
 8006f8e:	4613      	mov	r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4413      	add	r3, r2
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	440b      	add	r3, r1
 8006f98:	3318      	adds	r3, #24
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006f9e:	78f9      	ldrb	r1, [r7, #3]
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f002 f9a8 	bl	80092fa <USBD_LL_Transmit>
 8006faa:	e01f      	b.n	8006fec <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	33b0      	adds	r3, #176	; 0xb0
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	691b      	ldr	r3, [r3, #16]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d010      	beq.n	8006fec <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	33b0      	adds	r3, #176	; 0xb0
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	4413      	add	r3, r2
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	68ba      	ldr	r2, [r7, #8]
 8006fde:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8006fe2:	68ba      	ldr	r2, [r7, #8]
 8006fe4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006fe8:	78fa      	ldrb	r2, [r7, #3]
 8006fea:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006fec:	2300      	movs	r3, #0
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3710      	adds	r7, #16
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ff6:	b580      	push	{r7, lr}
 8006ff8:	b084      	sub	sp, #16
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
 8006ffe:	460b      	mov	r3, r1
 8007000:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	32b0      	adds	r2, #176	; 0xb0
 800700c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007010:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	32b0      	adds	r2, #176	; 0xb0
 800701c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d101      	bne.n	8007028 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007024:	2303      	movs	r3, #3
 8007026:	e01a      	b.n	800705e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007028:	78fb      	ldrb	r3, [r7, #3]
 800702a:	4619      	mov	r1, r3
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f002 f9a6 	bl	800937e <USBD_LL_GetRxDataSize>
 8007032:	4602      	mov	r2, r0
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	33b0      	adds	r3, #176	; 0xb0
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	4413      	add	r3, r2
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007052:	68fa      	ldr	r2, [r7, #12]
 8007054:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007058:	4611      	mov	r1, r2
 800705a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}

08007066 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007066:	b580      	push	{r7, lr}
 8007068:	b084      	sub	sp, #16
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	32b0      	adds	r2, #176	; 0xb0
 8007078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800707c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d101      	bne.n	8007088 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007084:	2303      	movs	r3, #3
 8007086:	e025      	b.n	80070d4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	33b0      	adds	r3, #176	; 0xb0
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	4413      	add	r3, r2
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d01a      	beq.n	80070d2 <USBD_CDC_EP0_RxReady+0x6c>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80070a2:	2bff      	cmp	r3, #255	; 0xff
 80070a4:	d015      	beq.n	80070d2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	33b0      	adds	r3, #176	; 0xb0
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4413      	add	r3, r2
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80070be:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80070c0:	68fa      	ldr	r2, [r7, #12]
 80070c2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80070c6:	b292      	uxth	r2, r2
 80070c8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	22ff      	movs	r2, #255	; 0xff
 80070ce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3710      	adds	r7, #16
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b086      	sub	sp, #24
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80070e4:	2182      	movs	r1, #130	; 0x82
 80070e6:	4818      	ldr	r0, [pc, #96]	; (8007148 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80070e8:	f000 fd4f 	bl	8007b8a <USBD_GetEpDesc>
 80070ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80070ee:	2101      	movs	r1, #1
 80070f0:	4815      	ldr	r0, [pc, #84]	; (8007148 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80070f2:	f000 fd4a 	bl	8007b8a <USBD_GetEpDesc>
 80070f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80070f8:	2181      	movs	r1, #129	; 0x81
 80070fa:	4813      	ldr	r0, [pc, #76]	; (8007148 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80070fc:	f000 fd45 	bl	8007b8a <USBD_GetEpDesc>
 8007100:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d002      	beq.n	800710e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	2210      	movs	r2, #16
 800710c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d006      	beq.n	8007122 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	2200      	movs	r2, #0
 8007118:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800711c:	711a      	strb	r2, [r3, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d006      	beq.n	8007136 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007130:	711a      	strb	r2, [r3, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2243      	movs	r2, #67	; 0x43
 800713a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800713c:	4b02      	ldr	r3, [pc, #8]	; (8007148 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800713e:	4618      	mov	r0, r3
 8007140:	3718      	adds	r7, #24
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	20000050 	.word	0x20000050

0800714c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b086      	sub	sp, #24
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007154:	2182      	movs	r1, #130	; 0x82
 8007156:	4818      	ldr	r0, [pc, #96]	; (80071b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007158:	f000 fd17 	bl	8007b8a <USBD_GetEpDesc>
 800715c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800715e:	2101      	movs	r1, #1
 8007160:	4815      	ldr	r0, [pc, #84]	; (80071b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007162:	f000 fd12 	bl	8007b8a <USBD_GetEpDesc>
 8007166:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007168:	2181      	movs	r1, #129	; 0x81
 800716a:	4813      	ldr	r0, [pc, #76]	; (80071b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800716c:	f000 fd0d 	bl	8007b8a <USBD_GetEpDesc>
 8007170:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d002      	beq.n	800717e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	2210      	movs	r2, #16
 800717c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d006      	beq.n	8007192 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	2200      	movs	r2, #0
 8007188:	711a      	strb	r2, [r3, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f042 0202 	orr.w	r2, r2, #2
 8007190:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d006      	beq.n	80071a6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	711a      	strb	r2, [r3, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	f042 0202 	orr.w	r2, r2, #2
 80071a4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2243      	movs	r2, #67	; 0x43
 80071aa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80071ac:	4b02      	ldr	r3, [pc, #8]	; (80071b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3718      	adds	r7, #24
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	20000050 	.word	0x20000050

080071bc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b086      	sub	sp, #24
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80071c4:	2182      	movs	r1, #130	; 0x82
 80071c6:	4818      	ldr	r0, [pc, #96]	; (8007228 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80071c8:	f000 fcdf 	bl	8007b8a <USBD_GetEpDesc>
 80071cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80071ce:	2101      	movs	r1, #1
 80071d0:	4815      	ldr	r0, [pc, #84]	; (8007228 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80071d2:	f000 fcda 	bl	8007b8a <USBD_GetEpDesc>
 80071d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80071d8:	2181      	movs	r1, #129	; 0x81
 80071da:	4813      	ldr	r0, [pc, #76]	; (8007228 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80071dc:	f000 fcd5 	bl	8007b8a <USBD_GetEpDesc>
 80071e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d002      	beq.n	80071ee <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	2210      	movs	r2, #16
 80071ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d006      	beq.n	8007202 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071fc:	711a      	strb	r2, [r3, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d006      	beq.n	8007216 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007210:	711a      	strb	r2, [r3, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2243      	movs	r2, #67	; 0x43
 800721a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800721c:	4b02      	ldr	r3, [pc, #8]	; (8007228 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800721e:	4618      	mov	r0, r3
 8007220:	3718      	adds	r7, #24
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	20000050 	.word	0x20000050

0800722c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	220a      	movs	r2, #10
 8007238:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800723a:	4b03      	ldr	r3, [pc, #12]	; (8007248 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800723c:	4618      	mov	r0, r3
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr
 8007248:	2000000c 	.word	0x2000000c

0800724c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d101      	bne.n	8007260 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800725c:	2303      	movs	r3, #3
 800725e:	e009      	b.n	8007274 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	33b0      	adds	r3, #176	; 0xb0
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	4413      	add	r3, r2
 800726e:	683a      	ldr	r2, [r7, #0]
 8007270:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007280:	b480      	push	{r7}
 8007282:	b087      	sub	sp, #28
 8007284:	af00      	add	r7, sp, #0
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	32b0      	adds	r2, #176	; 0xb0
 8007296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800729a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d101      	bne.n	80072a6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e008      	b.n	80072b8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	68ba      	ldr	r2, [r7, #8]
 80072aa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80072b6:	2300      	movs	r3, #0
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	371c      	adds	r7, #28
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	32b0      	adds	r2, #176	; 0xb0
 80072d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072dc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d101      	bne.n	80072e8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80072e4:	2303      	movs	r3, #3
 80072e6:	e004      	b.n	80072f2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	683a      	ldr	r2, [r7, #0]
 80072ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
	...

08007300 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	32b0      	adds	r2, #176	; 0xb0
 8007312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007316:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007318:	2301      	movs	r3, #1
 800731a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	32b0      	adds	r2, #176	; 0xb0
 8007326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d101      	bne.n	8007332 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800732e:	2303      	movs	r3, #3
 8007330:	e025      	b.n	800737e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007338:	2b00      	cmp	r3, #0
 800733a:	d11f      	bne.n	800737c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	2201      	movs	r2, #1
 8007340:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007344:	4b10      	ldr	r3, [pc, #64]	; (8007388 <USBD_CDC_TransmitPacket+0x88>)
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	f003 020f 	and.w	r2, r3, #15
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	4613      	mov	r3, r2
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	4413      	add	r3, r2
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	4403      	add	r3, r0
 800735e:	3318      	adds	r3, #24
 8007360:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007362:	4b09      	ldr	r3, [pc, #36]	; (8007388 <USBD_CDC_TransmitPacket+0x88>)
 8007364:	7819      	ldrb	r1, [r3, #0]
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f001 ffc1 	bl	80092fa <USBD_LL_Transmit>

    ret = USBD_OK;
 8007378:	2300      	movs	r3, #0
 800737a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800737c:	7bfb      	ldrb	r3, [r7, #15]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	20000093 	.word	0x20000093

0800738c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	32b0      	adds	r2, #176	; 0xb0
 800739e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073a2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	32b0      	adds	r2, #176	; 0xb0
 80073ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d101      	bne.n	80073ba <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e018      	b.n	80073ec <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	7c1b      	ldrb	r3, [r3, #16]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10a      	bne.n	80073d8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80073c2:	4b0c      	ldr	r3, [pc, #48]	; (80073f4 <USBD_CDC_ReceivePacket+0x68>)
 80073c4:	7819      	ldrb	r1, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80073cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f001 ffb3 	bl	800933c <USBD_LL_PrepareReceive>
 80073d6:	e008      	b.n	80073ea <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80073d8:	4b06      	ldr	r3, [pc, #24]	; (80073f4 <USBD_CDC_ReceivePacket+0x68>)
 80073da:	7819      	ldrb	r1, [r3, #0]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80073e2:	2340      	movs	r3, #64	; 0x40
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f001 ffa9 	bl	800933c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80073ea:	2300      	movs	r3, #0
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}
 80073f4:	20000094 	.word	0x20000094

080073f8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b086      	sub	sp, #24
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	60b9      	str	r1, [r7, #8]
 8007402:	4613      	mov	r3, r2
 8007404:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d101      	bne.n	8007410 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800740c:	2303      	movs	r3, #3
 800740e:	e01f      	b.n	8007450 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2200      	movs	r2, #0
 8007414:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2201      	movs	r2, #1
 800743a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	79fa      	ldrb	r2, [r7, #7]
 8007442:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f001 fe23 	bl	8009090 <USBD_LL_Init>
 800744a:	4603      	mov	r3, r0
 800744c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800744e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3718      	adds	r7, #24
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007462:	2300      	movs	r3, #0
 8007464:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d101      	bne.n	8007470 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800746c:	2303      	movs	r3, #3
 800746e:	e025      	b.n	80074bc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	683a      	ldr	r2, [r7, #0]
 8007474:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	32ae      	adds	r2, #174	; 0xae
 8007482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007488:	2b00      	cmp	r3, #0
 800748a:	d00f      	beq.n	80074ac <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	32ae      	adds	r2, #174	; 0xae
 8007496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800749a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800749c:	f107 020e 	add.w	r2, r7, #14
 80074a0:	4610      	mov	r0, r2
 80074a2:	4798      	blx	r3
 80074a4:	4602      	mov	r2, r0
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80074b2:	1c5a      	adds	r2, r3, #1
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b082      	sub	sp, #8
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f001 fe2b 	bl	8009128 <USBD_LL_Start>
 80074d2:	4603      	mov	r3, r0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3708      	adds	r7, #8
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80074e4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr

080074f2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80074f2:	b580      	push	{r7, lr}
 80074f4:	b084      	sub	sp, #16
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
 80074fa:	460b      	mov	r3, r1
 80074fc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80074fe:	2300      	movs	r3, #0
 8007500:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007508:	2b00      	cmp	r3, #0
 800750a:	d009      	beq.n	8007520 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	78fa      	ldrb	r2, [r7, #3]
 8007516:	4611      	mov	r1, r2
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	4798      	blx	r3
 800751c:	4603      	mov	r3, r0
 800751e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007520:	7bfb      	ldrb	r3, [r7, #15]
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	460b      	mov	r3, r1
 8007534:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007536:	2300      	movs	r3, #0
 8007538:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	78fa      	ldrb	r2, [r7, #3]
 8007544:	4611      	mov	r1, r2
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	4798      	blx	r3
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d001      	beq.n	8007554 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007550:	2303      	movs	r3, #3
 8007552:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007554:	7bfb      	ldrb	r3, [r7, #15]
}
 8007556:	4618      	mov	r0, r3
 8007558:	3710      	adds	r7, #16
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}

0800755e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800755e:	b580      	push	{r7, lr}
 8007560:	b084      	sub	sp, #16
 8007562:	af00      	add	r7, sp, #0
 8007564:	6078      	str	r0, [r7, #4]
 8007566:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800756e:	6839      	ldr	r1, [r7, #0]
 8007570:	4618      	mov	r0, r3
 8007572:	f001 f908 	bl	8008786 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2201      	movs	r2, #1
 800757a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007584:	461a      	mov	r2, r3
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007592:	f003 031f 	and.w	r3, r3, #31
 8007596:	2b02      	cmp	r3, #2
 8007598:	d01a      	beq.n	80075d0 <USBD_LL_SetupStage+0x72>
 800759a:	2b02      	cmp	r3, #2
 800759c:	d822      	bhi.n	80075e4 <USBD_LL_SetupStage+0x86>
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d002      	beq.n	80075a8 <USBD_LL_SetupStage+0x4a>
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d00a      	beq.n	80075bc <USBD_LL_SetupStage+0x5e>
 80075a6:	e01d      	b.n	80075e4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80075ae:	4619      	mov	r1, r3
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 fb5f 	bl	8007c74 <USBD_StdDevReq>
 80075b6:	4603      	mov	r3, r0
 80075b8:	73fb      	strb	r3, [r7, #15]
      break;
 80075ba:	e020      	b.n	80075fe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80075c2:	4619      	mov	r1, r3
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f000 fbc7 	bl	8007d58 <USBD_StdItfReq>
 80075ca:	4603      	mov	r3, r0
 80075cc:	73fb      	strb	r3, [r7, #15]
      break;
 80075ce:	e016      	b.n	80075fe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80075d6:	4619      	mov	r1, r3
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 fc29 	bl	8007e30 <USBD_StdEPReq>
 80075de:	4603      	mov	r3, r0
 80075e0:	73fb      	strb	r3, [r7, #15]
      break;
 80075e2:	e00c      	b.n	80075fe <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80075ea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	4619      	mov	r1, r3
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f001 fdf8 	bl	80091e8 <USBD_LL_StallEP>
 80075f8:	4603      	mov	r3, r0
 80075fa:	73fb      	strb	r3, [r7, #15]
      break;
 80075fc:	bf00      	nop
  }

  return ret;
 80075fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b086      	sub	sp, #24
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	460b      	mov	r3, r1
 8007612:	607a      	str	r2, [r7, #4]
 8007614:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007616:	2300      	movs	r3, #0
 8007618:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800761a:	7afb      	ldrb	r3, [r7, #11]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d16e      	bne.n	80076fe <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007626:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800762e:	2b03      	cmp	r3, #3
 8007630:	f040 8098 	bne.w	8007764 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	689a      	ldr	r2, [r3, #8]
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	429a      	cmp	r2, r3
 800763e:	d913      	bls.n	8007668 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	1ad2      	subs	r2, r2, r3
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	68da      	ldr	r2, [r3, #12]
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	4293      	cmp	r3, r2
 8007658:	bf28      	it	cs
 800765a:	4613      	movcs	r3, r2
 800765c:	461a      	mov	r2, r3
 800765e:	6879      	ldr	r1, [r7, #4]
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f001 f984 	bl	800896e <USBD_CtlContinueRx>
 8007666:	e07d      	b.n	8007764 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800766e:	f003 031f 	and.w	r3, r3, #31
 8007672:	2b02      	cmp	r3, #2
 8007674:	d014      	beq.n	80076a0 <USBD_LL_DataOutStage+0x98>
 8007676:	2b02      	cmp	r3, #2
 8007678:	d81d      	bhi.n	80076b6 <USBD_LL_DataOutStage+0xae>
 800767a:	2b00      	cmp	r3, #0
 800767c:	d002      	beq.n	8007684 <USBD_LL_DataOutStage+0x7c>
 800767e:	2b01      	cmp	r3, #1
 8007680:	d003      	beq.n	800768a <USBD_LL_DataOutStage+0x82>
 8007682:	e018      	b.n	80076b6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007684:	2300      	movs	r3, #0
 8007686:	75bb      	strb	r3, [r7, #22]
            break;
 8007688:	e018      	b.n	80076bc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007690:	b2db      	uxtb	r3, r3
 8007692:	4619      	mov	r1, r3
 8007694:	68f8      	ldr	r0, [r7, #12]
 8007696:	f000 fa5e 	bl	8007b56 <USBD_CoreFindIF>
 800769a:	4603      	mov	r3, r0
 800769c:	75bb      	strb	r3, [r7, #22]
            break;
 800769e:	e00d      	b.n	80076bc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	4619      	mov	r1, r3
 80076aa:	68f8      	ldr	r0, [r7, #12]
 80076ac:	f000 fa60 	bl	8007b70 <USBD_CoreFindEP>
 80076b0:	4603      	mov	r3, r0
 80076b2:	75bb      	strb	r3, [r7, #22]
            break;
 80076b4:	e002      	b.n	80076bc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80076b6:	2300      	movs	r3, #0
 80076b8:	75bb      	strb	r3, [r7, #22]
            break;
 80076ba:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80076bc:	7dbb      	ldrb	r3, [r7, #22]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d119      	bne.n	80076f6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	2b03      	cmp	r3, #3
 80076cc:	d113      	bne.n	80076f6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80076ce:	7dba      	ldrb	r2, [r7, #22]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	32ae      	adds	r2, #174	; 0xae
 80076d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076d8:	691b      	ldr	r3, [r3, #16]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d00b      	beq.n	80076f6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80076de:	7dba      	ldrb	r2, [r7, #22]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80076e6:	7dba      	ldrb	r2, [r7, #22]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	32ae      	adds	r2, #174	; 0xae
 80076ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80076f6:	68f8      	ldr	r0, [r7, #12]
 80076f8:	f001 f94a 	bl	8008990 <USBD_CtlSendStatus>
 80076fc:	e032      	b.n	8007764 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80076fe:	7afb      	ldrb	r3, [r7, #11]
 8007700:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007704:	b2db      	uxtb	r3, r3
 8007706:	4619      	mov	r1, r3
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f000 fa31 	bl	8007b70 <USBD_CoreFindEP>
 800770e:	4603      	mov	r3, r0
 8007710:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007712:	7dbb      	ldrb	r3, [r7, #22]
 8007714:	2bff      	cmp	r3, #255	; 0xff
 8007716:	d025      	beq.n	8007764 <USBD_LL_DataOutStage+0x15c>
 8007718:	7dbb      	ldrb	r3, [r7, #22]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d122      	bne.n	8007764 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007724:	b2db      	uxtb	r3, r3
 8007726:	2b03      	cmp	r3, #3
 8007728:	d117      	bne.n	800775a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800772a:	7dba      	ldrb	r2, [r7, #22]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	32ae      	adds	r2, #174	; 0xae
 8007730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007734:	699b      	ldr	r3, [r3, #24]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00f      	beq.n	800775a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800773a:	7dba      	ldrb	r2, [r7, #22]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007742:	7dba      	ldrb	r2, [r7, #22]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	32ae      	adds	r2, #174	; 0xae
 8007748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800774c:	699b      	ldr	r3, [r3, #24]
 800774e:	7afa      	ldrb	r2, [r7, #11]
 8007750:	4611      	mov	r1, r2
 8007752:	68f8      	ldr	r0, [r7, #12]
 8007754:	4798      	blx	r3
 8007756:	4603      	mov	r3, r0
 8007758:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800775a:	7dfb      	ldrb	r3, [r7, #23]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d001      	beq.n	8007764 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007760:	7dfb      	ldrb	r3, [r7, #23]
 8007762:	e000      	b.n	8007766 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007764:	2300      	movs	r3, #0
}
 8007766:	4618      	mov	r0, r3
 8007768:	3718      	adds	r7, #24
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b086      	sub	sp, #24
 8007772:	af00      	add	r7, sp, #0
 8007774:	60f8      	str	r0, [r7, #12]
 8007776:	460b      	mov	r3, r1
 8007778:	607a      	str	r2, [r7, #4]
 800777a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800777c:	7afb      	ldrb	r3, [r7, #11]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d16f      	bne.n	8007862 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	3314      	adds	r3, #20
 8007786:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800778e:	2b02      	cmp	r3, #2
 8007790:	d15a      	bne.n	8007848 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	689a      	ldr	r2, [r3, #8]
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	68db      	ldr	r3, [r3, #12]
 800779a:	429a      	cmp	r2, r3
 800779c:	d914      	bls.n	80077c8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	689a      	ldr	r2, [r3, #8]
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	1ad2      	subs	r2, r2, r3
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	461a      	mov	r2, r3
 80077b2:	6879      	ldr	r1, [r7, #4]
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f001 f8ac 	bl	8008912 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077ba:	2300      	movs	r3, #0
 80077bc:	2200      	movs	r2, #0
 80077be:	2100      	movs	r1, #0
 80077c0:	68f8      	ldr	r0, [r7, #12]
 80077c2:	f001 fdbb 	bl	800933c <USBD_LL_PrepareReceive>
 80077c6:	e03f      	b.n	8007848 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	68da      	ldr	r2, [r3, #12]
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d11c      	bne.n	800780e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	685a      	ldr	r2, [r3, #4]
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80077dc:	429a      	cmp	r2, r3
 80077de:	d316      	bcc.n	800780e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	685a      	ldr	r2, [r3, #4]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d20f      	bcs.n	800780e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80077ee:	2200      	movs	r2, #0
 80077f0:	2100      	movs	r1, #0
 80077f2:	68f8      	ldr	r0, [r7, #12]
 80077f4:	f001 f88d 	bl	8008912 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2200      	movs	r2, #0
 80077fc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007800:	2300      	movs	r3, #0
 8007802:	2200      	movs	r2, #0
 8007804:	2100      	movs	r1, #0
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f001 fd98 	bl	800933c <USBD_LL_PrepareReceive>
 800780c:	e01c      	b.n	8007848 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b03      	cmp	r3, #3
 8007818:	d10f      	bne.n	800783a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d009      	beq.n	800783a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2200      	movs	r2, #0
 800782a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	68f8      	ldr	r0, [r7, #12]
 8007838:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800783a:	2180      	movs	r1, #128	; 0x80
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f001 fcd3 	bl	80091e8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007842:	68f8      	ldr	r0, [r7, #12]
 8007844:	f001 f8b7 	bl	80089b6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800784e:	2b00      	cmp	r3, #0
 8007850:	d03a      	beq.n	80078c8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007852:	68f8      	ldr	r0, [r7, #12]
 8007854:	f7ff fe42 	bl	80074dc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2200      	movs	r2, #0
 800785c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007860:	e032      	b.n	80078c8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007862:	7afb      	ldrb	r3, [r7, #11]
 8007864:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007868:	b2db      	uxtb	r3, r3
 800786a:	4619      	mov	r1, r3
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f000 f97f 	bl	8007b70 <USBD_CoreFindEP>
 8007872:	4603      	mov	r3, r0
 8007874:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007876:	7dfb      	ldrb	r3, [r7, #23]
 8007878:	2bff      	cmp	r3, #255	; 0xff
 800787a:	d025      	beq.n	80078c8 <USBD_LL_DataInStage+0x15a>
 800787c:	7dfb      	ldrb	r3, [r7, #23]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d122      	bne.n	80078c8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007888:	b2db      	uxtb	r3, r3
 800788a:	2b03      	cmp	r3, #3
 800788c:	d11c      	bne.n	80078c8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800788e:	7dfa      	ldrb	r2, [r7, #23]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	32ae      	adds	r2, #174	; 0xae
 8007894:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007898:	695b      	ldr	r3, [r3, #20]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d014      	beq.n	80078c8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800789e:	7dfa      	ldrb	r2, [r7, #23]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80078a6:	7dfa      	ldrb	r2, [r7, #23]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	32ae      	adds	r2, #174	; 0xae
 80078ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078b0:	695b      	ldr	r3, [r3, #20]
 80078b2:	7afa      	ldrb	r2, [r7, #11]
 80078b4:	4611      	mov	r1, r2
 80078b6:	68f8      	ldr	r0, [r7, #12]
 80078b8:	4798      	blx	r3
 80078ba:	4603      	mov	r3, r0
 80078bc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80078be:	7dbb      	ldrb	r3, [r7, #22]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d001      	beq.n	80078c8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80078c4:	7dbb      	ldrb	r3, [r7, #22]
 80078c6:	e000      	b.n	80078ca <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80078c8:	2300      	movs	r3, #0
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b084      	sub	sp, #16
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80078da:	2300      	movs	r3, #0
 80078dc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800790a:	2b00      	cmp	r3, #0
 800790c:	d014      	beq.n	8007938 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d00e      	beq.n	8007938 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	687a      	ldr	r2, [r7, #4]
 8007924:	6852      	ldr	r2, [r2, #4]
 8007926:	b2d2      	uxtb	r2, r2
 8007928:	4611      	mov	r1, r2
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	4798      	blx	r3
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d001      	beq.n	8007938 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007934:	2303      	movs	r3, #3
 8007936:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007938:	2340      	movs	r3, #64	; 0x40
 800793a:	2200      	movs	r2, #0
 800793c:	2100      	movs	r1, #0
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f001 fc0d 	bl	800915e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2201      	movs	r2, #1
 8007948:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2240      	movs	r2, #64	; 0x40
 8007950:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007954:	2340      	movs	r3, #64	; 0x40
 8007956:	2200      	movs	r2, #0
 8007958:	2180      	movs	r1, #128	; 0x80
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f001 fbff 	bl	800915e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2201      	movs	r2, #1
 8007964:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2240      	movs	r2, #64	; 0x40
 800796a:	621a      	str	r2, [r3, #32]

  return ret;
 800796c:	7bfb      	ldrb	r3, [r7, #15]
}
 800796e:	4618      	mov	r0, r3
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}

08007976 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007976:	b480      	push	{r7}
 8007978:	b083      	sub	sp, #12
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
 800797e:	460b      	mov	r3, r1
 8007980:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	78fa      	ldrb	r2, [r7, #3]
 8007986:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	370c      	adds	r7, #12
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007996:	b480      	push	{r7}
 8007998:	b083      	sub	sp, #12
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079a4:	b2da      	uxtb	r2, r3
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2204      	movs	r2, #4
 80079b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80079b4:	2300      	movs	r3, #0
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80079c2:	b480      	push	{r7}
 80079c4:	b083      	sub	sp, #12
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	2b04      	cmp	r3, #4
 80079d4:	d106      	bne.n	80079e4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80079dc:	b2da      	uxtb	r2, r3
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	370c      	adds	r7, #12
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr

080079f2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b082      	sub	sp, #8
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	2b03      	cmp	r3, #3
 8007a04:	d110      	bne.n	8007a28 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00b      	beq.n	8007a28 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a16:	69db      	ldr	r3, [r3, #28]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d005      	beq.n	8007a28 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a22:	69db      	ldr	r3, [r3, #28]
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007a28:	2300      	movs	r3, #0
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3708      	adds	r7, #8
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b082      	sub	sp, #8
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	32ae      	adds	r2, #174	; 0xae
 8007a48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d101      	bne.n	8007a54 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007a50:	2303      	movs	r3, #3
 8007a52:	e01c      	b.n	8007a8e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a5a:	b2db      	uxtb	r3, r3
 8007a5c:	2b03      	cmp	r3, #3
 8007a5e:	d115      	bne.n	8007a8c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	32ae      	adds	r2, #174	; 0xae
 8007a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a6e:	6a1b      	ldr	r3, [r3, #32]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d00b      	beq.n	8007a8c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	32ae      	adds	r2, #174	; 0xae
 8007a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a82:	6a1b      	ldr	r3, [r3, #32]
 8007a84:	78fa      	ldrb	r2, [r7, #3]
 8007a86:	4611      	mov	r1, r2
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3708      	adds	r7, #8
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007a96:	b580      	push	{r7, lr}
 8007a98:	b082      	sub	sp, #8
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	32ae      	adds	r2, #174	; 0xae
 8007aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d101      	bne.n	8007ab8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007ab4:	2303      	movs	r3, #3
 8007ab6:	e01c      	b.n	8007af2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	2b03      	cmp	r3, #3
 8007ac2:	d115      	bne.n	8007af0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	32ae      	adds	r2, #174	; 0xae
 8007ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d00b      	beq.n	8007af0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	32ae      	adds	r2, #174	; 0xae
 8007ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae8:	78fa      	ldrb	r2, [r7, #3]
 8007aea:	4611      	mov	r1, r2
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3708      	adds	r7, #8
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007afa:	b480      	push	{r7}
 8007afc:	b083      	sub	sp, #12
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007b02:	2300      	movs	r3, #0
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	370c      	adds	r7, #12
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr

08007b10 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b084      	sub	sp, #16
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00e      	beq.n	8007b4c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	6852      	ldr	r2, [r2, #4]
 8007b3a:	b2d2      	uxtb	r2, r2
 8007b3c:	4611      	mov	r1, r2
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	4798      	blx	r3
 8007b42:	4603      	mov	r3, r0
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d001      	beq.n	8007b4c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3710      	adds	r7, #16
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007b56:	b480      	push	{r7}
 8007b58:	b083      	sub	sp, #12
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	6078      	str	r0, [r7, #4]
 8007b5e:	460b      	mov	r3, r1
 8007b60:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007b62:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	460b      	mov	r3, r1
 8007b7a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007b7c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	370c      	adds	r7, #12
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr

08007b8a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007b8a:	b580      	push	{r7, lr}
 8007b8c:	b086      	sub	sp, #24
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	6078      	str	r0, [r7, #4]
 8007b92:	460b      	mov	r3, r1
 8007b94:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	885b      	ldrh	r3, [r3, #2]
 8007ba6:	b29a      	uxth	r2, r3
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d920      	bls.n	8007bf4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007bba:	e013      	b.n	8007be4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007bbc:	f107 030a 	add.w	r3, r7, #10
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	6978      	ldr	r0, [r7, #20]
 8007bc4:	f000 f81b 	bl	8007bfe <USBD_GetNextDesc>
 8007bc8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	785b      	ldrb	r3, [r3, #1]
 8007bce:	2b05      	cmp	r3, #5
 8007bd0:	d108      	bne.n	8007be4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	789b      	ldrb	r3, [r3, #2]
 8007bda:	78fa      	ldrb	r2, [r7, #3]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d008      	beq.n	8007bf2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007be0:	2300      	movs	r3, #0
 8007be2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	885b      	ldrh	r3, [r3, #2]
 8007be8:	b29a      	uxth	r2, r3
 8007bea:	897b      	ldrh	r3, [r7, #10]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d8e5      	bhi.n	8007bbc <USBD_GetEpDesc+0x32>
 8007bf0:	e000      	b.n	8007bf4 <USBD_GetEpDesc+0x6a>
          break;
 8007bf2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007bf4:	693b      	ldr	r3, [r7, #16]
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3718      	adds	r7, #24
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}

08007bfe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b085      	sub	sp, #20
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
 8007c06:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	881a      	ldrh	r2, [r3, #0]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	781b      	ldrb	r3, [r3, #0]
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	4413      	add	r3, r2
 8007c18:	b29a      	uxth	r2, r3
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	461a      	mov	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	4413      	add	r3, r2
 8007c28:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3714      	adds	r7, #20
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b087      	sub	sp, #28
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007c56:	8a3b      	ldrh	r3, [r7, #16]
 8007c58:	021b      	lsls	r3, r3, #8
 8007c5a:	b21a      	sxth	r2, r3
 8007c5c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	b21b      	sxth	r3, r3
 8007c64:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007c66:	89fb      	ldrh	r3, [r7, #14]
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	371c      	adds	r7, #28
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007c8a:	2b40      	cmp	r3, #64	; 0x40
 8007c8c:	d005      	beq.n	8007c9a <USBD_StdDevReq+0x26>
 8007c8e:	2b40      	cmp	r3, #64	; 0x40
 8007c90:	d857      	bhi.n	8007d42 <USBD_StdDevReq+0xce>
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00f      	beq.n	8007cb6 <USBD_StdDevReq+0x42>
 8007c96:	2b20      	cmp	r3, #32
 8007c98:	d153      	bne.n	8007d42 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	32ae      	adds	r2, #174	; 0xae
 8007ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	6839      	ldr	r1, [r7, #0]
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	4798      	blx	r3
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8007cb4:	e04a      	b.n	8007d4c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	785b      	ldrb	r3, [r3, #1]
 8007cba:	2b09      	cmp	r3, #9
 8007cbc:	d83b      	bhi.n	8007d36 <USBD_StdDevReq+0xc2>
 8007cbe:	a201      	add	r2, pc, #4	; (adr r2, 8007cc4 <USBD_StdDevReq+0x50>)
 8007cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cc4:	08007d19 	.word	0x08007d19
 8007cc8:	08007d2d 	.word	0x08007d2d
 8007ccc:	08007d37 	.word	0x08007d37
 8007cd0:	08007d23 	.word	0x08007d23
 8007cd4:	08007d37 	.word	0x08007d37
 8007cd8:	08007cf7 	.word	0x08007cf7
 8007cdc:	08007ced 	.word	0x08007ced
 8007ce0:	08007d37 	.word	0x08007d37
 8007ce4:	08007d0f 	.word	0x08007d0f
 8007ce8:	08007d01 	.word	0x08007d01
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007cec:	6839      	ldr	r1, [r7, #0]
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 fa3c 	bl	800816c <USBD_GetDescriptor>
          break;
 8007cf4:	e024      	b.n	8007d40 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007cf6:	6839      	ldr	r1, [r7, #0]
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 fba1 	bl	8008440 <USBD_SetAddress>
          break;
 8007cfe:	e01f      	b.n	8007d40 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007d00:	6839      	ldr	r1, [r7, #0]
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fbe0 	bl	80084c8 <USBD_SetConfig>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	73fb      	strb	r3, [r7, #15]
          break;
 8007d0c:	e018      	b.n	8007d40 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007d0e:	6839      	ldr	r1, [r7, #0]
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fc83 	bl	800861c <USBD_GetConfig>
          break;
 8007d16:	e013      	b.n	8007d40 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007d18:	6839      	ldr	r1, [r7, #0]
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fcb4 	bl	8008688 <USBD_GetStatus>
          break;
 8007d20:	e00e      	b.n	8007d40 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007d22:	6839      	ldr	r1, [r7, #0]
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f000 fce3 	bl	80086f0 <USBD_SetFeature>
          break;
 8007d2a:	e009      	b.n	8007d40 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007d2c:	6839      	ldr	r1, [r7, #0]
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 fd07 	bl	8008742 <USBD_ClrFeature>
          break;
 8007d34:	e004      	b.n	8007d40 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007d36:	6839      	ldr	r1, [r7, #0]
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 fd5e 	bl	80087fa <USBD_CtlError>
          break;
 8007d3e:	bf00      	nop
      }
      break;
 8007d40:	e004      	b.n	8007d4c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007d42:	6839      	ldr	r1, [r7, #0]
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 fd58 	bl	80087fa <USBD_CtlError>
      break;
 8007d4a:	bf00      	nop
  }

  return ret;
 8007d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop

08007d58 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d62:	2300      	movs	r3, #0
 8007d64:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007d6e:	2b40      	cmp	r3, #64	; 0x40
 8007d70:	d005      	beq.n	8007d7e <USBD_StdItfReq+0x26>
 8007d72:	2b40      	cmp	r3, #64	; 0x40
 8007d74:	d852      	bhi.n	8007e1c <USBD_StdItfReq+0xc4>
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d001      	beq.n	8007d7e <USBD_StdItfReq+0x26>
 8007d7a:	2b20      	cmp	r3, #32
 8007d7c:	d14e      	bne.n	8007e1c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	3b01      	subs	r3, #1
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d840      	bhi.n	8007e0e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	889b      	ldrh	r3, [r3, #4]
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d836      	bhi.n	8007e04 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	889b      	ldrh	r3, [r3, #4]
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f7ff fed9 	bl	8007b56 <USBD_CoreFindIF>
 8007da4:	4603      	mov	r3, r0
 8007da6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007da8:	7bbb      	ldrb	r3, [r7, #14]
 8007daa:	2bff      	cmp	r3, #255	; 0xff
 8007dac:	d01d      	beq.n	8007dea <USBD_StdItfReq+0x92>
 8007dae:	7bbb      	ldrb	r3, [r7, #14]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d11a      	bne.n	8007dea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007db4:	7bba      	ldrb	r2, [r7, #14]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	32ae      	adds	r2, #174	; 0xae
 8007dba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d00f      	beq.n	8007de4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007dc4:	7bba      	ldrb	r2, [r7, #14]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007dcc:	7bba      	ldrb	r2, [r7, #14]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	32ae      	adds	r2, #174	; 0xae
 8007dd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	6839      	ldr	r1, [r7, #0]
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	4798      	blx	r3
 8007dde:	4603      	mov	r3, r0
 8007de0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007de2:	e004      	b.n	8007dee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007de4:	2303      	movs	r3, #3
 8007de6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007de8:	e001      	b.n	8007dee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007dea:	2303      	movs	r3, #3
 8007dec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	88db      	ldrh	r3, [r3, #6]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d110      	bne.n	8007e18 <USBD_StdItfReq+0xc0>
 8007df6:	7bfb      	ldrb	r3, [r7, #15]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d10d      	bne.n	8007e18 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 fdc7 	bl	8008990 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007e02:	e009      	b.n	8007e18 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007e04:	6839      	ldr	r1, [r7, #0]
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 fcf7 	bl	80087fa <USBD_CtlError>
          break;
 8007e0c:	e004      	b.n	8007e18 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007e0e:	6839      	ldr	r1, [r7, #0]
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f000 fcf2 	bl	80087fa <USBD_CtlError>
          break;
 8007e16:	e000      	b.n	8007e1a <USBD_StdItfReq+0xc2>
          break;
 8007e18:	bf00      	nop
      }
      break;
 8007e1a:	e004      	b.n	8007e26 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007e1c:	6839      	ldr	r1, [r7, #0]
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 fceb 	bl	80087fa <USBD_CtlError>
      break;
 8007e24:	bf00      	nop
  }

  return ret;
 8007e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3710      	adds	r7, #16
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b084      	sub	sp, #16
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	889b      	ldrh	r3, [r3, #4]
 8007e42:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e4c:	2b40      	cmp	r3, #64	; 0x40
 8007e4e:	d007      	beq.n	8007e60 <USBD_StdEPReq+0x30>
 8007e50:	2b40      	cmp	r3, #64	; 0x40
 8007e52:	f200 817f 	bhi.w	8008154 <USBD_StdEPReq+0x324>
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d02a      	beq.n	8007eb0 <USBD_StdEPReq+0x80>
 8007e5a:	2b20      	cmp	r3, #32
 8007e5c:	f040 817a 	bne.w	8008154 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007e60:	7bbb      	ldrb	r3, [r7, #14]
 8007e62:	4619      	mov	r1, r3
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f7ff fe83 	bl	8007b70 <USBD_CoreFindEP>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e6e:	7b7b      	ldrb	r3, [r7, #13]
 8007e70:	2bff      	cmp	r3, #255	; 0xff
 8007e72:	f000 8174 	beq.w	800815e <USBD_StdEPReq+0x32e>
 8007e76:	7b7b      	ldrb	r3, [r7, #13]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f040 8170 	bne.w	800815e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007e7e:	7b7a      	ldrb	r2, [r7, #13]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007e86:	7b7a      	ldrb	r2, [r7, #13]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	32ae      	adds	r2, #174	; 0xae
 8007e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	f000 8163 	beq.w	800815e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007e98:	7b7a      	ldrb	r2, [r7, #13]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	32ae      	adds	r2, #174	; 0xae
 8007e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ea2:	689b      	ldr	r3, [r3, #8]
 8007ea4:	6839      	ldr	r1, [r7, #0]
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	4798      	blx	r3
 8007eaa:	4603      	mov	r3, r0
 8007eac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007eae:	e156      	b.n	800815e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	785b      	ldrb	r3, [r3, #1]
 8007eb4:	2b03      	cmp	r3, #3
 8007eb6:	d008      	beq.n	8007eca <USBD_StdEPReq+0x9a>
 8007eb8:	2b03      	cmp	r3, #3
 8007eba:	f300 8145 	bgt.w	8008148 <USBD_StdEPReq+0x318>
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	f000 809b 	beq.w	8007ffa <USBD_StdEPReq+0x1ca>
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d03c      	beq.n	8007f42 <USBD_StdEPReq+0x112>
 8007ec8:	e13e      	b.n	8008148 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ed0:	b2db      	uxtb	r3, r3
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	d002      	beq.n	8007edc <USBD_StdEPReq+0xac>
 8007ed6:	2b03      	cmp	r3, #3
 8007ed8:	d016      	beq.n	8007f08 <USBD_StdEPReq+0xd8>
 8007eda:	e02c      	b.n	8007f36 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007edc:	7bbb      	ldrb	r3, [r7, #14]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d00d      	beq.n	8007efe <USBD_StdEPReq+0xce>
 8007ee2:	7bbb      	ldrb	r3, [r7, #14]
 8007ee4:	2b80      	cmp	r3, #128	; 0x80
 8007ee6:	d00a      	beq.n	8007efe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ee8:	7bbb      	ldrb	r3, [r7, #14]
 8007eea:	4619      	mov	r1, r3
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f001 f97b 	bl	80091e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007ef2:	2180      	movs	r1, #128	; 0x80
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f001 f977 	bl	80091e8 <USBD_LL_StallEP>
 8007efa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007efc:	e020      	b.n	8007f40 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007efe:	6839      	ldr	r1, [r7, #0]
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f000 fc7a 	bl	80087fa <USBD_CtlError>
              break;
 8007f06:	e01b      	b.n	8007f40 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	885b      	ldrh	r3, [r3, #2]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d10e      	bne.n	8007f2e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007f10:	7bbb      	ldrb	r3, [r7, #14]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00b      	beq.n	8007f2e <USBD_StdEPReq+0xfe>
 8007f16:	7bbb      	ldrb	r3, [r7, #14]
 8007f18:	2b80      	cmp	r3, #128	; 0x80
 8007f1a:	d008      	beq.n	8007f2e <USBD_StdEPReq+0xfe>
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	88db      	ldrh	r3, [r3, #6]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d104      	bne.n	8007f2e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007f24:	7bbb      	ldrb	r3, [r7, #14]
 8007f26:	4619      	mov	r1, r3
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f001 f95d 	bl	80091e8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 fd2e 	bl	8008990 <USBD_CtlSendStatus>

              break;
 8007f34:	e004      	b.n	8007f40 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007f36:	6839      	ldr	r1, [r7, #0]
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 fc5e 	bl	80087fa <USBD_CtlError>
              break;
 8007f3e:	bf00      	nop
          }
          break;
 8007f40:	e107      	b.n	8008152 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d002      	beq.n	8007f54 <USBD_StdEPReq+0x124>
 8007f4e:	2b03      	cmp	r3, #3
 8007f50:	d016      	beq.n	8007f80 <USBD_StdEPReq+0x150>
 8007f52:	e04b      	b.n	8007fec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f54:	7bbb      	ldrb	r3, [r7, #14]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00d      	beq.n	8007f76 <USBD_StdEPReq+0x146>
 8007f5a:	7bbb      	ldrb	r3, [r7, #14]
 8007f5c:	2b80      	cmp	r3, #128	; 0x80
 8007f5e:	d00a      	beq.n	8007f76 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007f60:	7bbb      	ldrb	r3, [r7, #14]
 8007f62:	4619      	mov	r1, r3
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f001 f93f 	bl	80091e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007f6a:	2180      	movs	r1, #128	; 0x80
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f001 f93b 	bl	80091e8 <USBD_LL_StallEP>
 8007f72:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007f74:	e040      	b.n	8007ff8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007f76:	6839      	ldr	r1, [r7, #0]
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 fc3e 	bl	80087fa <USBD_CtlError>
              break;
 8007f7e:	e03b      	b.n	8007ff8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	885b      	ldrh	r3, [r3, #2]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d136      	bne.n	8007ff6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007f88:	7bbb      	ldrb	r3, [r7, #14]
 8007f8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d004      	beq.n	8007f9c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007f92:	7bbb      	ldrb	r3, [r7, #14]
 8007f94:	4619      	mov	r1, r3
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f001 f945 	bl	8009226 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f000 fcf7 	bl	8008990 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007fa2:	7bbb      	ldrb	r3, [r7, #14]
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f7ff fde2 	bl	8007b70 <USBD_CoreFindEP>
 8007fac:	4603      	mov	r3, r0
 8007fae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007fb0:	7b7b      	ldrb	r3, [r7, #13]
 8007fb2:	2bff      	cmp	r3, #255	; 0xff
 8007fb4:	d01f      	beq.n	8007ff6 <USBD_StdEPReq+0x1c6>
 8007fb6:	7b7b      	ldrb	r3, [r7, #13]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d11c      	bne.n	8007ff6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007fbc:	7b7a      	ldrb	r2, [r7, #13]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007fc4:	7b7a      	ldrb	r2, [r7, #13]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	32ae      	adds	r2, #174	; 0xae
 8007fca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d010      	beq.n	8007ff6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007fd4:	7b7a      	ldrb	r2, [r7, #13]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	32ae      	adds	r2, #174	; 0xae
 8007fda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	6839      	ldr	r1, [r7, #0]
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	4798      	blx	r3
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007fea:	e004      	b.n	8007ff6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007fec:	6839      	ldr	r1, [r7, #0]
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 fc03 	bl	80087fa <USBD_CtlError>
              break;
 8007ff4:	e000      	b.n	8007ff8 <USBD_StdEPReq+0x1c8>
              break;
 8007ff6:	bf00      	nop
          }
          break;
 8007ff8:	e0ab      	b.n	8008152 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008000:	b2db      	uxtb	r3, r3
 8008002:	2b02      	cmp	r3, #2
 8008004:	d002      	beq.n	800800c <USBD_StdEPReq+0x1dc>
 8008006:	2b03      	cmp	r3, #3
 8008008:	d032      	beq.n	8008070 <USBD_StdEPReq+0x240>
 800800a:	e097      	b.n	800813c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800800c:	7bbb      	ldrb	r3, [r7, #14]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d007      	beq.n	8008022 <USBD_StdEPReq+0x1f2>
 8008012:	7bbb      	ldrb	r3, [r7, #14]
 8008014:	2b80      	cmp	r3, #128	; 0x80
 8008016:	d004      	beq.n	8008022 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008018:	6839      	ldr	r1, [r7, #0]
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f000 fbed 	bl	80087fa <USBD_CtlError>
                break;
 8008020:	e091      	b.n	8008146 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008022:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008026:	2b00      	cmp	r3, #0
 8008028:	da0b      	bge.n	8008042 <USBD_StdEPReq+0x212>
 800802a:	7bbb      	ldrb	r3, [r7, #14]
 800802c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008030:	4613      	mov	r3, r2
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	4413      	add	r3, r2
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	3310      	adds	r3, #16
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	4413      	add	r3, r2
 800803e:	3304      	adds	r3, #4
 8008040:	e00b      	b.n	800805a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008042:	7bbb      	ldrb	r3, [r7, #14]
 8008044:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008048:	4613      	mov	r3, r2
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	4413      	add	r3, r2
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	4413      	add	r3, r2
 8008058:	3304      	adds	r3, #4
 800805a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	2200      	movs	r2, #0
 8008060:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	2202      	movs	r2, #2
 8008066:	4619      	mov	r1, r3
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f000 fc37 	bl	80088dc <USBD_CtlSendData>
              break;
 800806e:	e06a      	b.n	8008146 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008070:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008074:	2b00      	cmp	r3, #0
 8008076:	da11      	bge.n	800809c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008078:	7bbb      	ldrb	r3, [r7, #14]
 800807a:	f003 020f 	and.w	r2, r3, #15
 800807e:	6879      	ldr	r1, [r7, #4]
 8008080:	4613      	mov	r3, r2
 8008082:	009b      	lsls	r3, r3, #2
 8008084:	4413      	add	r3, r2
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	440b      	add	r3, r1
 800808a:	3324      	adds	r3, #36	; 0x24
 800808c:	881b      	ldrh	r3, [r3, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d117      	bne.n	80080c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008092:	6839      	ldr	r1, [r7, #0]
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 fbb0 	bl	80087fa <USBD_CtlError>
                  break;
 800809a:	e054      	b.n	8008146 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800809c:	7bbb      	ldrb	r3, [r7, #14]
 800809e:	f003 020f 	and.w	r2, r3, #15
 80080a2:	6879      	ldr	r1, [r7, #4]
 80080a4:	4613      	mov	r3, r2
 80080a6:	009b      	lsls	r3, r3, #2
 80080a8:	4413      	add	r3, r2
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	440b      	add	r3, r1
 80080ae:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80080b2:	881b      	ldrh	r3, [r3, #0]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d104      	bne.n	80080c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80080b8:	6839      	ldr	r1, [r7, #0]
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 fb9d 	bl	80087fa <USBD_CtlError>
                  break;
 80080c0:	e041      	b.n	8008146 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	da0b      	bge.n	80080e2 <USBD_StdEPReq+0x2b2>
 80080ca:	7bbb      	ldrb	r3, [r7, #14]
 80080cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80080d0:	4613      	mov	r3, r2
 80080d2:	009b      	lsls	r3, r3, #2
 80080d4:	4413      	add	r3, r2
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	3310      	adds	r3, #16
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	4413      	add	r3, r2
 80080de:	3304      	adds	r3, #4
 80080e0:	e00b      	b.n	80080fa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80080e2:	7bbb      	ldrb	r3, [r7, #14]
 80080e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080e8:	4613      	mov	r3, r2
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	4413      	add	r3, r2
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	4413      	add	r3, r2
 80080f8:	3304      	adds	r3, #4
 80080fa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80080fc:	7bbb      	ldrb	r3, [r7, #14]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <USBD_StdEPReq+0x2d8>
 8008102:	7bbb      	ldrb	r3, [r7, #14]
 8008104:	2b80      	cmp	r3, #128	; 0x80
 8008106:	d103      	bne.n	8008110 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	2200      	movs	r2, #0
 800810c:	601a      	str	r2, [r3, #0]
 800810e:	e00e      	b.n	800812e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008110:	7bbb      	ldrb	r3, [r7, #14]
 8008112:	4619      	mov	r1, r3
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f001 f8a5 	bl	8009264 <USBD_LL_IsStallEP>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d003      	beq.n	8008128 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	2201      	movs	r2, #1
 8008124:	601a      	str	r2, [r3, #0]
 8008126:	e002      	b.n	800812e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	2200      	movs	r2, #0
 800812c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	2202      	movs	r2, #2
 8008132:	4619      	mov	r1, r3
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 fbd1 	bl	80088dc <USBD_CtlSendData>
              break;
 800813a:	e004      	b.n	8008146 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800813c:	6839      	ldr	r1, [r7, #0]
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 fb5b 	bl	80087fa <USBD_CtlError>
              break;
 8008144:	bf00      	nop
          }
          break;
 8008146:	e004      	b.n	8008152 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008148:	6839      	ldr	r1, [r7, #0]
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 fb55 	bl	80087fa <USBD_CtlError>
          break;
 8008150:	bf00      	nop
      }
      break;
 8008152:	e005      	b.n	8008160 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008154:	6839      	ldr	r1, [r7, #0]
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 fb4f 	bl	80087fa <USBD_CtlError>
      break;
 800815c:	e000      	b.n	8008160 <USBD_StdEPReq+0x330>
      break;
 800815e:	bf00      	nop
  }

  return ret;
 8008160:	7bfb      	ldrb	r3, [r7, #15]
}
 8008162:	4618      	mov	r0, r3
 8008164:	3710      	adds	r7, #16
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
	...

0800816c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008176:	2300      	movs	r3, #0
 8008178:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800817a:	2300      	movs	r3, #0
 800817c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800817e:	2300      	movs	r3, #0
 8008180:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	885b      	ldrh	r3, [r3, #2]
 8008186:	0a1b      	lsrs	r3, r3, #8
 8008188:	b29b      	uxth	r3, r3
 800818a:	3b01      	subs	r3, #1
 800818c:	2b06      	cmp	r3, #6
 800818e:	f200 8128 	bhi.w	80083e2 <USBD_GetDescriptor+0x276>
 8008192:	a201      	add	r2, pc, #4	; (adr r2, 8008198 <USBD_GetDescriptor+0x2c>)
 8008194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008198:	080081b5 	.word	0x080081b5
 800819c:	080081cd 	.word	0x080081cd
 80081a0:	0800820d 	.word	0x0800820d
 80081a4:	080083e3 	.word	0x080083e3
 80081a8:	080083e3 	.word	0x080083e3
 80081ac:	08008383 	.word	0x08008383
 80081b0:	080083af 	.word	0x080083af
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	7c12      	ldrb	r2, [r2, #16]
 80081c0:	f107 0108 	add.w	r1, r7, #8
 80081c4:	4610      	mov	r0, r2
 80081c6:	4798      	blx	r3
 80081c8:	60f8      	str	r0, [r7, #12]
      break;
 80081ca:	e112      	b.n	80083f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	7c1b      	ldrb	r3, [r3, #16]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d10d      	bne.n	80081f0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081dc:	f107 0208 	add.w	r2, r7, #8
 80081e0:	4610      	mov	r0, r2
 80081e2:	4798      	blx	r3
 80081e4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	3301      	adds	r3, #1
 80081ea:	2202      	movs	r2, #2
 80081ec:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80081ee:	e100      	b.n	80083f2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081f8:	f107 0208 	add.w	r2, r7, #8
 80081fc:	4610      	mov	r0, r2
 80081fe:	4798      	blx	r3
 8008200:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	3301      	adds	r3, #1
 8008206:	2202      	movs	r2, #2
 8008208:	701a      	strb	r2, [r3, #0]
      break;
 800820a:	e0f2      	b.n	80083f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	885b      	ldrh	r3, [r3, #2]
 8008210:	b2db      	uxtb	r3, r3
 8008212:	2b05      	cmp	r3, #5
 8008214:	f200 80ac 	bhi.w	8008370 <USBD_GetDescriptor+0x204>
 8008218:	a201      	add	r2, pc, #4	; (adr r2, 8008220 <USBD_GetDescriptor+0xb4>)
 800821a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800821e:	bf00      	nop
 8008220:	08008239 	.word	0x08008239
 8008224:	0800826d 	.word	0x0800826d
 8008228:	080082a1 	.word	0x080082a1
 800822c:	080082d5 	.word	0x080082d5
 8008230:	08008309 	.word	0x08008309
 8008234:	0800833d 	.word	0x0800833d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00b      	beq.n	800825c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	7c12      	ldrb	r2, [r2, #16]
 8008250:	f107 0108 	add.w	r1, r7, #8
 8008254:	4610      	mov	r0, r2
 8008256:	4798      	blx	r3
 8008258:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800825a:	e091      	b.n	8008380 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800825c:	6839      	ldr	r1, [r7, #0]
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 facb 	bl	80087fa <USBD_CtlError>
            err++;
 8008264:	7afb      	ldrb	r3, [r7, #11]
 8008266:	3301      	adds	r3, #1
 8008268:	72fb      	strb	r3, [r7, #11]
          break;
 800826a:	e089      	b.n	8008380 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00b      	beq.n	8008290 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	7c12      	ldrb	r2, [r2, #16]
 8008284:	f107 0108 	add.w	r1, r7, #8
 8008288:	4610      	mov	r0, r2
 800828a:	4798      	blx	r3
 800828c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800828e:	e077      	b.n	8008380 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008290:	6839      	ldr	r1, [r7, #0]
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 fab1 	bl	80087fa <USBD_CtlError>
            err++;
 8008298:	7afb      	ldrb	r3, [r7, #11]
 800829a:	3301      	adds	r3, #1
 800829c:	72fb      	strb	r3, [r7, #11]
          break;
 800829e:	e06f      	b.n	8008380 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082a6:	68db      	ldr	r3, [r3, #12]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d00b      	beq.n	80082c4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082b2:	68db      	ldr	r3, [r3, #12]
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	7c12      	ldrb	r2, [r2, #16]
 80082b8:	f107 0108 	add.w	r1, r7, #8
 80082bc:	4610      	mov	r0, r2
 80082be:	4798      	blx	r3
 80082c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082c2:	e05d      	b.n	8008380 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082c4:	6839      	ldr	r1, [r7, #0]
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 fa97 	bl	80087fa <USBD_CtlError>
            err++;
 80082cc:	7afb      	ldrb	r3, [r7, #11]
 80082ce:	3301      	adds	r3, #1
 80082d0:	72fb      	strb	r3, [r7, #11]
          break;
 80082d2:	e055      	b.n	8008380 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082da:	691b      	ldr	r3, [r3, #16]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d00b      	beq.n	80082f8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082e6:	691b      	ldr	r3, [r3, #16]
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	7c12      	ldrb	r2, [r2, #16]
 80082ec:	f107 0108 	add.w	r1, r7, #8
 80082f0:	4610      	mov	r0, r2
 80082f2:	4798      	blx	r3
 80082f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082f6:	e043      	b.n	8008380 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082f8:	6839      	ldr	r1, [r7, #0]
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 fa7d 	bl	80087fa <USBD_CtlError>
            err++;
 8008300:	7afb      	ldrb	r3, [r7, #11]
 8008302:	3301      	adds	r3, #1
 8008304:	72fb      	strb	r3, [r7, #11]
          break;
 8008306:	e03b      	b.n	8008380 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800830e:	695b      	ldr	r3, [r3, #20]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d00b      	beq.n	800832c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800831a:	695b      	ldr	r3, [r3, #20]
 800831c:	687a      	ldr	r2, [r7, #4]
 800831e:	7c12      	ldrb	r2, [r2, #16]
 8008320:	f107 0108 	add.w	r1, r7, #8
 8008324:	4610      	mov	r0, r2
 8008326:	4798      	blx	r3
 8008328:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800832a:	e029      	b.n	8008380 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800832c:	6839      	ldr	r1, [r7, #0]
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 fa63 	bl	80087fa <USBD_CtlError>
            err++;
 8008334:	7afb      	ldrb	r3, [r7, #11]
 8008336:	3301      	adds	r3, #1
 8008338:	72fb      	strb	r3, [r7, #11]
          break;
 800833a:	e021      	b.n	8008380 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008342:	699b      	ldr	r3, [r3, #24]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d00b      	beq.n	8008360 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800834e:	699b      	ldr	r3, [r3, #24]
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	7c12      	ldrb	r2, [r2, #16]
 8008354:	f107 0108 	add.w	r1, r7, #8
 8008358:	4610      	mov	r0, r2
 800835a:	4798      	blx	r3
 800835c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800835e:	e00f      	b.n	8008380 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008360:	6839      	ldr	r1, [r7, #0]
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 fa49 	bl	80087fa <USBD_CtlError>
            err++;
 8008368:	7afb      	ldrb	r3, [r7, #11]
 800836a:	3301      	adds	r3, #1
 800836c:	72fb      	strb	r3, [r7, #11]
          break;
 800836e:	e007      	b.n	8008380 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008370:	6839      	ldr	r1, [r7, #0]
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 fa41 	bl	80087fa <USBD_CtlError>
          err++;
 8008378:	7afb      	ldrb	r3, [r7, #11]
 800837a:	3301      	adds	r3, #1
 800837c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800837e:	bf00      	nop
      }
      break;
 8008380:	e037      	b.n	80083f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	7c1b      	ldrb	r3, [r3, #16]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d109      	bne.n	800839e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008392:	f107 0208 	add.w	r2, r7, #8
 8008396:	4610      	mov	r0, r2
 8008398:	4798      	blx	r3
 800839a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800839c:	e029      	b.n	80083f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800839e:	6839      	ldr	r1, [r7, #0]
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 fa2a 	bl	80087fa <USBD_CtlError>
        err++;
 80083a6:	7afb      	ldrb	r3, [r7, #11]
 80083a8:	3301      	adds	r3, #1
 80083aa:	72fb      	strb	r3, [r7, #11]
      break;
 80083ac:	e021      	b.n	80083f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	7c1b      	ldrb	r3, [r3, #16]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10d      	bne.n	80083d2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083be:	f107 0208 	add.w	r2, r7, #8
 80083c2:	4610      	mov	r0, r2
 80083c4:	4798      	blx	r3
 80083c6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	3301      	adds	r3, #1
 80083cc:	2207      	movs	r2, #7
 80083ce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80083d0:	e00f      	b.n	80083f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80083d2:	6839      	ldr	r1, [r7, #0]
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 fa10 	bl	80087fa <USBD_CtlError>
        err++;
 80083da:	7afb      	ldrb	r3, [r7, #11]
 80083dc:	3301      	adds	r3, #1
 80083de:	72fb      	strb	r3, [r7, #11]
      break;
 80083e0:	e007      	b.n	80083f2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80083e2:	6839      	ldr	r1, [r7, #0]
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f000 fa08 	bl	80087fa <USBD_CtlError>
      err++;
 80083ea:	7afb      	ldrb	r3, [r7, #11]
 80083ec:	3301      	adds	r3, #1
 80083ee:	72fb      	strb	r3, [r7, #11]
      break;
 80083f0:	bf00      	nop
  }

  if (err != 0U)
 80083f2:	7afb      	ldrb	r3, [r7, #11]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d11e      	bne.n	8008436 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	88db      	ldrh	r3, [r3, #6]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d016      	beq.n	800842e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008400:	893b      	ldrh	r3, [r7, #8]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00e      	beq.n	8008424 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	88da      	ldrh	r2, [r3, #6]
 800840a:	893b      	ldrh	r3, [r7, #8]
 800840c:	4293      	cmp	r3, r2
 800840e:	bf28      	it	cs
 8008410:	4613      	movcs	r3, r2
 8008412:	b29b      	uxth	r3, r3
 8008414:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008416:	893b      	ldrh	r3, [r7, #8]
 8008418:	461a      	mov	r2, r3
 800841a:	68f9      	ldr	r1, [r7, #12]
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 fa5d 	bl	80088dc <USBD_CtlSendData>
 8008422:	e009      	b.n	8008438 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008424:	6839      	ldr	r1, [r7, #0]
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f9e7 	bl	80087fa <USBD_CtlError>
 800842c:	e004      	b.n	8008438 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 faae 	bl	8008990 <USBD_CtlSendStatus>
 8008434:	e000      	b.n	8008438 <USBD_GetDescriptor+0x2cc>
    return;
 8008436:	bf00      	nop
  }
}
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop

08008440 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b084      	sub	sp, #16
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	889b      	ldrh	r3, [r3, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d131      	bne.n	80084b6 <USBD_SetAddress+0x76>
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	88db      	ldrh	r3, [r3, #6]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d12d      	bne.n	80084b6 <USBD_SetAddress+0x76>
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	885b      	ldrh	r3, [r3, #2]
 800845e:	2b7f      	cmp	r3, #127	; 0x7f
 8008460:	d829      	bhi.n	80084b6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	885b      	ldrh	r3, [r3, #2]
 8008466:	b2db      	uxtb	r3, r3
 8008468:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800846c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008474:	b2db      	uxtb	r3, r3
 8008476:	2b03      	cmp	r3, #3
 8008478:	d104      	bne.n	8008484 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800847a:	6839      	ldr	r1, [r7, #0]
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f000 f9bc 	bl	80087fa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008482:	e01d      	b.n	80084c0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	7bfa      	ldrb	r2, [r7, #15]
 8008488:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800848c:	7bfb      	ldrb	r3, [r7, #15]
 800848e:	4619      	mov	r1, r3
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 ff13 	bl	80092bc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 fa7a 	bl	8008990 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800849c:	7bfb      	ldrb	r3, [r7, #15]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d004      	beq.n	80084ac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2202      	movs	r2, #2
 80084a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084aa:	e009      	b.n	80084c0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084b4:	e004      	b.n	80084c0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80084b6:	6839      	ldr	r1, [r7, #0]
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 f99e 	bl	80087fa <USBD_CtlError>
  }
}
 80084be:	bf00      	nop
 80084c0:	bf00      	nop
 80084c2:	3710      	adds	r7, #16
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
 80084d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80084d2:	2300      	movs	r3, #0
 80084d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	885b      	ldrh	r3, [r3, #2]
 80084da:	b2da      	uxtb	r2, r3
 80084dc:	4b4e      	ldr	r3, [pc, #312]	; (8008618 <USBD_SetConfig+0x150>)
 80084de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80084e0:	4b4d      	ldr	r3, [pc, #308]	; (8008618 <USBD_SetConfig+0x150>)
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	d905      	bls.n	80084f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80084e8:	6839      	ldr	r1, [r7, #0]
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f985 	bl	80087fa <USBD_CtlError>
    return USBD_FAIL;
 80084f0:	2303      	movs	r3, #3
 80084f2:	e08c      	b.n	800860e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	2b02      	cmp	r3, #2
 80084fe:	d002      	beq.n	8008506 <USBD_SetConfig+0x3e>
 8008500:	2b03      	cmp	r3, #3
 8008502:	d029      	beq.n	8008558 <USBD_SetConfig+0x90>
 8008504:	e075      	b.n	80085f2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008506:	4b44      	ldr	r3, [pc, #272]	; (8008618 <USBD_SetConfig+0x150>)
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d020      	beq.n	8008550 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800850e:	4b42      	ldr	r3, [pc, #264]	; (8008618 <USBD_SetConfig+0x150>)
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	461a      	mov	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008518:	4b3f      	ldr	r3, [pc, #252]	; (8008618 <USBD_SetConfig+0x150>)
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	4619      	mov	r1, r3
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f7fe ffe7 	bl	80074f2 <USBD_SetClassConfig>
 8008524:	4603      	mov	r3, r0
 8008526:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008528:	7bfb      	ldrb	r3, [r7, #15]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d008      	beq.n	8008540 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800852e:	6839      	ldr	r1, [r7, #0]
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 f962 	bl	80087fa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2202      	movs	r2, #2
 800853a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800853e:	e065      	b.n	800860c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 fa25 	bl	8008990 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2203      	movs	r2, #3
 800854a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800854e:	e05d      	b.n	800860c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 fa1d 	bl	8008990 <USBD_CtlSendStatus>
      break;
 8008556:	e059      	b.n	800860c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008558:	4b2f      	ldr	r3, [pc, #188]	; (8008618 <USBD_SetConfig+0x150>)
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d112      	bne.n	8008586 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2202      	movs	r2, #2
 8008564:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008568:	4b2b      	ldr	r3, [pc, #172]	; (8008618 <USBD_SetConfig+0x150>)
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	461a      	mov	r2, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008572:	4b29      	ldr	r3, [pc, #164]	; (8008618 <USBD_SetConfig+0x150>)
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	4619      	mov	r1, r3
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f7fe ffd6 	bl	800752a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 fa06 	bl	8008990 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008584:	e042      	b.n	800860c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008586:	4b24      	ldr	r3, [pc, #144]	; (8008618 <USBD_SetConfig+0x150>)
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	461a      	mov	r2, r3
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	429a      	cmp	r2, r3
 8008592:	d02a      	beq.n	80085ea <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	b2db      	uxtb	r3, r3
 800859a:	4619      	mov	r1, r3
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f7fe ffc4 	bl	800752a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80085a2:	4b1d      	ldr	r3, [pc, #116]	; (8008618 <USBD_SetConfig+0x150>)
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	461a      	mov	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80085ac:	4b1a      	ldr	r3, [pc, #104]	; (8008618 <USBD_SetConfig+0x150>)
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	4619      	mov	r1, r3
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f7fe ff9d 	bl	80074f2 <USBD_SetClassConfig>
 80085b8:	4603      	mov	r3, r0
 80085ba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80085bc:	7bfb      	ldrb	r3, [r7, #15]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d00f      	beq.n	80085e2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80085c2:	6839      	ldr	r1, [r7, #0]
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 f918 	bl	80087fa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	b2db      	uxtb	r3, r3
 80085d0:	4619      	mov	r1, r3
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f7fe ffa9 	bl	800752a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2202      	movs	r2, #2
 80085dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80085e0:	e014      	b.n	800860c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 f9d4 	bl	8008990 <USBD_CtlSendStatus>
      break;
 80085e8:	e010      	b.n	800860c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 f9d0 	bl	8008990 <USBD_CtlSendStatus>
      break;
 80085f0:	e00c      	b.n	800860c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80085f2:	6839      	ldr	r1, [r7, #0]
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 f900 	bl	80087fa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80085fa:	4b07      	ldr	r3, [pc, #28]	; (8008618 <USBD_SetConfig+0x150>)
 80085fc:	781b      	ldrb	r3, [r3, #0]
 80085fe:	4619      	mov	r1, r3
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f7fe ff92 	bl	800752a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008606:	2303      	movs	r3, #3
 8008608:	73fb      	strb	r3, [r7, #15]
      break;
 800860a:	bf00      	nop
  }

  return ret;
 800860c:	7bfb      	ldrb	r3, [r7, #15]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3710      	adds	r7, #16
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	200002e0 	.word	0x200002e0

0800861c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b082      	sub	sp, #8
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	88db      	ldrh	r3, [r3, #6]
 800862a:	2b01      	cmp	r3, #1
 800862c:	d004      	beq.n	8008638 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800862e:	6839      	ldr	r1, [r7, #0]
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f000 f8e2 	bl	80087fa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008636:	e023      	b.n	8008680 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800863e:	b2db      	uxtb	r3, r3
 8008640:	2b02      	cmp	r3, #2
 8008642:	dc02      	bgt.n	800864a <USBD_GetConfig+0x2e>
 8008644:	2b00      	cmp	r3, #0
 8008646:	dc03      	bgt.n	8008650 <USBD_GetConfig+0x34>
 8008648:	e015      	b.n	8008676 <USBD_GetConfig+0x5a>
 800864a:	2b03      	cmp	r3, #3
 800864c:	d00b      	beq.n	8008666 <USBD_GetConfig+0x4a>
 800864e:	e012      	b.n	8008676 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2200      	movs	r2, #0
 8008654:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	3308      	adds	r3, #8
 800865a:	2201      	movs	r2, #1
 800865c:	4619      	mov	r1, r3
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 f93c 	bl	80088dc <USBD_CtlSendData>
        break;
 8008664:	e00c      	b.n	8008680 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	3304      	adds	r3, #4
 800866a:	2201      	movs	r2, #1
 800866c:	4619      	mov	r1, r3
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f000 f934 	bl	80088dc <USBD_CtlSendData>
        break;
 8008674:	e004      	b.n	8008680 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008676:	6839      	ldr	r1, [r7, #0]
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f000 f8be 	bl	80087fa <USBD_CtlError>
        break;
 800867e:	bf00      	nop
}
 8008680:	bf00      	nop
 8008682:	3708      	adds	r7, #8
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}

08008688 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b082      	sub	sp, #8
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008698:	b2db      	uxtb	r3, r3
 800869a:	3b01      	subs	r3, #1
 800869c:	2b02      	cmp	r3, #2
 800869e:	d81e      	bhi.n	80086de <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	88db      	ldrh	r3, [r3, #6]
 80086a4:	2b02      	cmp	r3, #2
 80086a6:	d004      	beq.n	80086b2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80086a8:	6839      	ldr	r1, [r7, #0]
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 f8a5 	bl	80087fa <USBD_CtlError>
        break;
 80086b0:	e01a      	b.n	80086e8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2201      	movs	r2, #1
 80086b6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d005      	beq.n	80086ce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	f043 0202 	orr.w	r2, r3, #2
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	330c      	adds	r3, #12
 80086d2:	2202      	movs	r2, #2
 80086d4:	4619      	mov	r1, r3
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 f900 	bl	80088dc <USBD_CtlSendData>
      break;
 80086dc:	e004      	b.n	80086e8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80086de:	6839      	ldr	r1, [r7, #0]
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f000 f88a 	bl	80087fa <USBD_CtlError>
      break;
 80086e6:	bf00      	nop
  }
}
 80086e8:	bf00      	nop
 80086ea:	3708      	adds	r7, #8
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	885b      	ldrh	r3, [r3, #2]
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d107      	bne.n	8008712 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2201      	movs	r2, #1
 8008706:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f940 	bl	8008990 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008710:	e013      	b.n	800873a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	885b      	ldrh	r3, [r3, #2]
 8008716:	2b02      	cmp	r3, #2
 8008718:	d10b      	bne.n	8008732 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	889b      	ldrh	r3, [r3, #4]
 800871e:	0a1b      	lsrs	r3, r3, #8
 8008720:	b29b      	uxth	r3, r3
 8008722:	b2da      	uxtb	r2, r3
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 f930 	bl	8008990 <USBD_CtlSendStatus>
}
 8008730:	e003      	b.n	800873a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008732:	6839      	ldr	r1, [r7, #0]
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f000 f860 	bl	80087fa <USBD_CtlError>
}
 800873a:	bf00      	nop
 800873c:	3708      	adds	r7, #8
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}

08008742 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008742:	b580      	push	{r7, lr}
 8008744:	b082      	sub	sp, #8
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
 800874a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008752:	b2db      	uxtb	r3, r3
 8008754:	3b01      	subs	r3, #1
 8008756:	2b02      	cmp	r3, #2
 8008758:	d80b      	bhi.n	8008772 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	885b      	ldrh	r3, [r3, #2]
 800875e:	2b01      	cmp	r3, #1
 8008760:	d10c      	bne.n	800877c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f910 	bl	8008990 <USBD_CtlSendStatus>
      }
      break;
 8008770:	e004      	b.n	800877c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008772:	6839      	ldr	r1, [r7, #0]
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 f840 	bl	80087fa <USBD_CtlError>
      break;
 800877a:	e000      	b.n	800877e <USBD_ClrFeature+0x3c>
      break;
 800877c:	bf00      	nop
  }
}
 800877e:	bf00      	nop
 8008780:	3708      	adds	r7, #8
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}

08008786 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008786:	b580      	push	{r7, lr}
 8008788:	b084      	sub	sp, #16
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
 800878e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	781a      	ldrb	r2, [r3, #0]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	3301      	adds	r3, #1
 80087a0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	781a      	ldrb	r2, [r3, #0]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	3301      	adds	r3, #1
 80087ae:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80087b0:	68f8      	ldr	r0, [r7, #12]
 80087b2:	f7ff fa41 	bl	8007c38 <SWAPBYTE>
 80087b6:	4603      	mov	r3, r0
 80087b8:	461a      	mov	r2, r3
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	3301      	adds	r3, #1
 80087c2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	3301      	adds	r3, #1
 80087c8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f7ff fa34 	bl	8007c38 <SWAPBYTE>
 80087d0:	4603      	mov	r3, r0
 80087d2:	461a      	mov	r2, r3
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	3301      	adds	r3, #1
 80087dc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	3301      	adds	r3, #1
 80087e2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f7ff fa27 	bl	8007c38 <SWAPBYTE>
 80087ea:	4603      	mov	r3, r0
 80087ec:	461a      	mov	r2, r3
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	80da      	strh	r2, [r3, #6]
}
 80087f2:	bf00      	nop
 80087f4:	3710      	adds	r7, #16
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}

080087fa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087fa:	b580      	push	{r7, lr}
 80087fc:	b082      	sub	sp, #8
 80087fe:	af00      	add	r7, sp, #0
 8008800:	6078      	str	r0, [r7, #4]
 8008802:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008804:	2180      	movs	r1, #128	; 0x80
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 fcee 	bl	80091e8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800880c:	2100      	movs	r1, #0
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f000 fcea 	bl	80091e8 <USBD_LL_StallEP>
}
 8008814:	bf00      	nop
 8008816:	3708      	adds	r7, #8
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b086      	sub	sp, #24
 8008820:	af00      	add	r7, sp, #0
 8008822:	60f8      	str	r0, [r7, #12]
 8008824:	60b9      	str	r1, [r7, #8]
 8008826:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008828:	2300      	movs	r3, #0
 800882a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d036      	beq.n	80088a0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008836:	6938      	ldr	r0, [r7, #16]
 8008838:	f000 f836 	bl	80088a8 <USBD_GetLen>
 800883c:	4603      	mov	r3, r0
 800883e:	3301      	adds	r3, #1
 8008840:	b29b      	uxth	r3, r3
 8008842:	005b      	lsls	r3, r3, #1
 8008844:	b29a      	uxth	r2, r3
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800884a:	7dfb      	ldrb	r3, [r7, #23]
 800884c:	68ba      	ldr	r2, [r7, #8]
 800884e:	4413      	add	r3, r2
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	7812      	ldrb	r2, [r2, #0]
 8008854:	701a      	strb	r2, [r3, #0]
  idx++;
 8008856:	7dfb      	ldrb	r3, [r7, #23]
 8008858:	3301      	adds	r3, #1
 800885a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800885c:	7dfb      	ldrb	r3, [r7, #23]
 800885e:	68ba      	ldr	r2, [r7, #8]
 8008860:	4413      	add	r3, r2
 8008862:	2203      	movs	r2, #3
 8008864:	701a      	strb	r2, [r3, #0]
  idx++;
 8008866:	7dfb      	ldrb	r3, [r7, #23]
 8008868:	3301      	adds	r3, #1
 800886a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800886c:	e013      	b.n	8008896 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800886e:	7dfb      	ldrb	r3, [r7, #23]
 8008870:	68ba      	ldr	r2, [r7, #8]
 8008872:	4413      	add	r3, r2
 8008874:	693a      	ldr	r2, [r7, #16]
 8008876:	7812      	ldrb	r2, [r2, #0]
 8008878:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	3301      	adds	r3, #1
 800887e:	613b      	str	r3, [r7, #16]
    idx++;
 8008880:	7dfb      	ldrb	r3, [r7, #23]
 8008882:	3301      	adds	r3, #1
 8008884:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008886:	7dfb      	ldrb	r3, [r7, #23]
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	4413      	add	r3, r2
 800888c:	2200      	movs	r2, #0
 800888e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008890:	7dfb      	ldrb	r3, [r7, #23]
 8008892:	3301      	adds	r3, #1
 8008894:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1e7      	bne.n	800886e <USBD_GetString+0x52>
 800889e:	e000      	b.n	80088a2 <USBD_GetString+0x86>
    return;
 80088a0:	bf00      	nop
  }
}
 80088a2:	3718      	adds	r7, #24
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b085      	sub	sp, #20
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80088b0:	2300      	movs	r3, #0
 80088b2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80088b8:	e005      	b.n	80088c6 <USBD_GetLen+0x1e>
  {
    len++;
 80088ba:	7bfb      	ldrb	r3, [r7, #15]
 80088bc:	3301      	adds	r3, #1
 80088be:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	3301      	adds	r3, #1
 80088c4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	781b      	ldrb	r3, [r3, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d1f5      	bne.n	80088ba <USBD_GetLen+0x12>
  }

  return len;
 80088ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3714      	adds	r7, #20
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr

080088dc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	60b9      	str	r1, [r7, #8]
 80088e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2202      	movs	r2, #2
 80088ec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	687a      	ldr	r2, [r7, #4]
 80088fa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	68ba      	ldr	r2, [r7, #8]
 8008900:	2100      	movs	r1, #0
 8008902:	68f8      	ldr	r0, [r7, #12]
 8008904:	f000 fcf9 	bl	80092fa <USBD_LL_Transmit>

  return USBD_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3710      	adds	r7, #16
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}

08008912 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008912:	b580      	push	{r7, lr}
 8008914:	b084      	sub	sp, #16
 8008916:	af00      	add	r7, sp, #0
 8008918:	60f8      	str	r0, [r7, #12]
 800891a:	60b9      	str	r1, [r7, #8]
 800891c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	2100      	movs	r1, #0
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f000 fce8 	bl	80092fa <USBD_LL_Transmit>

  return USBD_OK;
 800892a:	2300      	movs	r3, #0
}
 800892c:	4618      	mov	r0, r3
 800892e:	3710      	adds	r7, #16
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}

08008934 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b084      	sub	sp, #16
 8008938:	af00      	add	r7, sp, #0
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2203      	movs	r2, #3
 8008944:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	687a      	ldr	r2, [r7, #4]
 800894c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	68ba      	ldr	r2, [r7, #8]
 800895c:	2100      	movs	r1, #0
 800895e:	68f8      	ldr	r0, [r7, #12]
 8008960:	f000 fcec 	bl	800933c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b084      	sub	sp, #16
 8008972:	af00      	add	r7, sp, #0
 8008974:	60f8      	str	r0, [r7, #12]
 8008976:	60b9      	str	r1, [r7, #8]
 8008978:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	68ba      	ldr	r2, [r7, #8]
 800897e:	2100      	movs	r1, #0
 8008980:	68f8      	ldr	r0, [r7, #12]
 8008982:	f000 fcdb 	bl	800933c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008986:	2300      	movs	r3, #0
}
 8008988:	4618      	mov	r0, r3
 800898a:	3710      	adds	r7, #16
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}

08008990 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b082      	sub	sp, #8
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2204      	movs	r2, #4
 800899c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80089a0:	2300      	movs	r3, #0
 80089a2:	2200      	movs	r2, #0
 80089a4:	2100      	movs	r1, #0
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 fca7 	bl	80092fa <USBD_LL_Transmit>

  return USBD_OK;
 80089ac:	2300      	movs	r3, #0
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3708      	adds	r7, #8
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b082      	sub	sp, #8
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2205      	movs	r2, #5
 80089c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089c6:	2300      	movs	r3, #0
 80089c8:	2200      	movs	r2, #0
 80089ca:	2100      	movs	r1, #0
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 fcb5 	bl	800933c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80089d2:	2300      	movs	r3, #0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3708      	adds	r7, #8
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80089e0:	2200      	movs	r2, #0
 80089e2:	4912      	ldr	r1, [pc, #72]	; (8008a2c <MX_USB_DEVICE_Init+0x50>)
 80089e4:	4812      	ldr	r0, [pc, #72]	; (8008a30 <MX_USB_DEVICE_Init+0x54>)
 80089e6:	f7fe fd07 	bl	80073f8 <USBD_Init>
 80089ea:	4603      	mov	r3, r0
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d001      	beq.n	80089f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80089f0:	f7f8 f884 	bl	8000afc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80089f4:	490f      	ldr	r1, [pc, #60]	; (8008a34 <MX_USB_DEVICE_Init+0x58>)
 80089f6:	480e      	ldr	r0, [pc, #56]	; (8008a30 <MX_USB_DEVICE_Init+0x54>)
 80089f8:	f7fe fd2e 	bl	8007458 <USBD_RegisterClass>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d001      	beq.n	8008a06 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008a02:	f7f8 f87b 	bl	8000afc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008a06:	490c      	ldr	r1, [pc, #48]	; (8008a38 <MX_USB_DEVICE_Init+0x5c>)
 8008a08:	4809      	ldr	r0, [pc, #36]	; (8008a30 <MX_USB_DEVICE_Init+0x54>)
 8008a0a:	f7fe fc1f 	bl	800724c <USBD_CDC_RegisterInterface>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d001      	beq.n	8008a18 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008a14:	f7f8 f872 	bl	8000afc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008a18:	4805      	ldr	r0, [pc, #20]	; (8008a30 <MX_USB_DEVICE_Init+0x54>)
 8008a1a:	f7fe fd53 	bl	80074c4 <USBD_Start>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d001      	beq.n	8008a28 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008a24:	f7f8 f86a 	bl	8000afc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008a28:	bf00      	nop
 8008a2a:	bd80      	pop	{r7, pc}
 8008a2c:	200000ac 	.word	0x200000ac
 8008a30:	200002e4 	.word	0x200002e4
 8008a34:	20000018 	.word	0x20000018
 8008a38:	20000098 	.word	0x20000098

08008a3c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008a40:	2200      	movs	r2, #0
 8008a42:	4905      	ldr	r1, [pc, #20]	; (8008a58 <CDC_Init_FS+0x1c>)
 8008a44:	4805      	ldr	r0, [pc, #20]	; (8008a5c <CDC_Init_FS+0x20>)
 8008a46:	f7fe fc1b 	bl	8007280 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008a4a:	4905      	ldr	r1, [pc, #20]	; (8008a60 <CDC_Init_FS+0x24>)
 8008a4c:	4803      	ldr	r0, [pc, #12]	; (8008a5c <CDC_Init_FS+0x20>)
 8008a4e:	f7fe fc39 	bl	80072c4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008a52:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	20000dc0 	.word	0x20000dc0
 8008a5c:	200002e4 	.word	0x200002e4
 8008a60:	200005c0 	.word	0x200005c0

08008a64 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008a64:	b480      	push	{r7}
 8008a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008a68:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	6039      	str	r1, [r7, #0]
 8008a7e:	71fb      	strb	r3, [r7, #7]
 8008a80:	4613      	mov	r3, r2
 8008a82:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008a84:	79fb      	ldrb	r3, [r7, #7]
 8008a86:	2b23      	cmp	r3, #35	; 0x23
 8008a88:	d84a      	bhi.n	8008b20 <CDC_Control_FS+0xac>
 8008a8a:	a201      	add	r2, pc, #4	; (adr r2, 8008a90 <CDC_Control_FS+0x1c>)
 8008a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a90:	08008b21 	.word	0x08008b21
 8008a94:	08008b21 	.word	0x08008b21
 8008a98:	08008b21 	.word	0x08008b21
 8008a9c:	08008b21 	.word	0x08008b21
 8008aa0:	08008b21 	.word	0x08008b21
 8008aa4:	08008b21 	.word	0x08008b21
 8008aa8:	08008b21 	.word	0x08008b21
 8008aac:	08008b21 	.word	0x08008b21
 8008ab0:	08008b21 	.word	0x08008b21
 8008ab4:	08008b21 	.word	0x08008b21
 8008ab8:	08008b21 	.word	0x08008b21
 8008abc:	08008b21 	.word	0x08008b21
 8008ac0:	08008b21 	.word	0x08008b21
 8008ac4:	08008b21 	.word	0x08008b21
 8008ac8:	08008b21 	.word	0x08008b21
 8008acc:	08008b21 	.word	0x08008b21
 8008ad0:	08008b21 	.word	0x08008b21
 8008ad4:	08008b21 	.word	0x08008b21
 8008ad8:	08008b21 	.word	0x08008b21
 8008adc:	08008b21 	.word	0x08008b21
 8008ae0:	08008b21 	.word	0x08008b21
 8008ae4:	08008b21 	.word	0x08008b21
 8008ae8:	08008b21 	.word	0x08008b21
 8008aec:	08008b21 	.word	0x08008b21
 8008af0:	08008b21 	.word	0x08008b21
 8008af4:	08008b21 	.word	0x08008b21
 8008af8:	08008b21 	.word	0x08008b21
 8008afc:	08008b21 	.word	0x08008b21
 8008b00:	08008b21 	.word	0x08008b21
 8008b04:	08008b21 	.word	0x08008b21
 8008b08:	08008b21 	.word	0x08008b21
 8008b0c:	08008b21 	.word	0x08008b21
 8008b10:	08008b21 	.word	0x08008b21
 8008b14:	08008b21 	.word	0x08008b21
 8008b18:	08008b21 	.word	0x08008b21
 8008b1c:	08008b21 	.word	0x08008b21
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008b20:	bf00      	nop
  }

  return (USBD_OK);
 8008b22:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	370c      	adds	r7, #12
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2e:	4770      	bx	lr

08008b30 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b082      	sub	sp, #8
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008b3a:	6879      	ldr	r1, [r7, #4]
 8008b3c:	4805      	ldr	r0, [pc, #20]	; (8008b54 <CDC_Receive_FS+0x24>)
 8008b3e:	f7fe fbc1 	bl	80072c4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008b42:	4804      	ldr	r0, [pc, #16]	; (8008b54 <CDC_Receive_FS+0x24>)
 8008b44:	f7fe fc22 	bl	800738c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008b48:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3708      	adds	r7, #8
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	200002e4 	.word	0x200002e4

08008b58 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	460b      	mov	r3, r1
 8008b62:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008b64:	2300      	movs	r3, #0
 8008b66:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008b68:	4b0d      	ldr	r3, [pc, #52]	; (8008ba0 <CDC_Transmit_FS+0x48>)
 8008b6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b6e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d001      	beq.n	8008b7e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e00b      	b.n	8008b96 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008b7e:	887b      	ldrh	r3, [r7, #2]
 8008b80:	461a      	mov	r2, r3
 8008b82:	6879      	ldr	r1, [r7, #4]
 8008b84:	4806      	ldr	r0, [pc, #24]	; (8008ba0 <CDC_Transmit_FS+0x48>)
 8008b86:	f7fe fb7b 	bl	8007280 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008b8a:	4805      	ldr	r0, [pc, #20]	; (8008ba0 <CDC_Transmit_FS+0x48>)
 8008b8c:	f7fe fbb8 	bl	8007300 <USBD_CDC_TransmitPacket>
 8008b90:	4603      	mov	r3, r0
 8008b92:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop
 8008ba0:	200002e4 	.word	0x200002e4

08008ba4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b087      	sub	sp, #28
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	4613      	mov	r3, r2
 8008bb0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008bb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	371c      	adds	r7, #28
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr
	...

08008bc8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	4603      	mov	r3, r0
 8008bd0:	6039      	str	r1, [r7, #0]
 8008bd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	2212      	movs	r2, #18
 8008bd8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008bda:	4b03      	ldr	r3, [pc, #12]	; (8008be8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	370c      	adds	r7, #12
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr
 8008be8:	200000c8 	.word	0x200000c8

08008bec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b083      	sub	sp, #12
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	6039      	str	r1, [r7, #0]
 8008bf6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	2204      	movs	r2, #4
 8008bfc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008bfe:	4b03      	ldr	r3, [pc, #12]	; (8008c0c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr
 8008c0c:	200000dc 	.word	0x200000dc

08008c10 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b082      	sub	sp, #8
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	4603      	mov	r3, r0
 8008c18:	6039      	str	r1, [r7, #0]
 8008c1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008c1c:	79fb      	ldrb	r3, [r7, #7]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d105      	bne.n	8008c2e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008c22:	683a      	ldr	r2, [r7, #0]
 8008c24:	4907      	ldr	r1, [pc, #28]	; (8008c44 <USBD_FS_ProductStrDescriptor+0x34>)
 8008c26:	4808      	ldr	r0, [pc, #32]	; (8008c48 <USBD_FS_ProductStrDescriptor+0x38>)
 8008c28:	f7ff fdf8 	bl	800881c <USBD_GetString>
 8008c2c:	e004      	b.n	8008c38 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008c2e:	683a      	ldr	r2, [r7, #0]
 8008c30:	4904      	ldr	r1, [pc, #16]	; (8008c44 <USBD_FS_ProductStrDescriptor+0x34>)
 8008c32:	4805      	ldr	r0, [pc, #20]	; (8008c48 <USBD_FS_ProductStrDescriptor+0x38>)
 8008c34:	f7ff fdf2 	bl	800881c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008c38:	4b02      	ldr	r3, [pc, #8]	; (8008c44 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3708      	adds	r7, #8
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	200015c0 	.word	0x200015c0
 8008c48:	0800a2cc 	.word	0x0800a2cc

08008c4c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b082      	sub	sp, #8
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	4603      	mov	r3, r0
 8008c54:	6039      	str	r1, [r7, #0]
 8008c56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008c58:	683a      	ldr	r2, [r7, #0]
 8008c5a:	4904      	ldr	r1, [pc, #16]	; (8008c6c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008c5c:	4804      	ldr	r0, [pc, #16]	; (8008c70 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008c5e:	f7ff fddd 	bl	800881c <USBD_GetString>
  return USBD_StrDesc;
 8008c62:	4b02      	ldr	r3, [pc, #8]	; (8008c6c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3708      	adds	r7, #8
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	200015c0 	.word	0x200015c0
 8008c70:	0800a2e4 	.word	0x0800a2e4

08008c74 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b082      	sub	sp, #8
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	6039      	str	r1, [r7, #0]
 8008c7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	221a      	movs	r2, #26
 8008c84:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008c86:	f000 f843 	bl	8008d10 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008c8a:	4b02      	ldr	r3, [pc, #8]	; (8008c94 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	3708      	adds	r7, #8
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}
 8008c94:	200000e0 	.word	0x200000e0

08008c98 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	6039      	str	r1, [r7, #0]
 8008ca2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008ca4:	79fb      	ldrb	r3, [r7, #7]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d105      	bne.n	8008cb6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008caa:	683a      	ldr	r2, [r7, #0]
 8008cac:	4907      	ldr	r1, [pc, #28]	; (8008ccc <USBD_FS_ConfigStrDescriptor+0x34>)
 8008cae:	4808      	ldr	r0, [pc, #32]	; (8008cd0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008cb0:	f7ff fdb4 	bl	800881c <USBD_GetString>
 8008cb4:	e004      	b.n	8008cc0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008cb6:	683a      	ldr	r2, [r7, #0]
 8008cb8:	4904      	ldr	r1, [pc, #16]	; (8008ccc <USBD_FS_ConfigStrDescriptor+0x34>)
 8008cba:	4805      	ldr	r0, [pc, #20]	; (8008cd0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008cbc:	f7ff fdae 	bl	800881c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008cc0:	4b02      	ldr	r3, [pc, #8]	; (8008ccc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3708      	adds	r7, #8
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop
 8008ccc:	200015c0 	.word	0x200015c0
 8008cd0:	0800a2f8 	.word	0x0800a2f8

08008cd4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b082      	sub	sp, #8
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	4603      	mov	r3, r0
 8008cdc:	6039      	str	r1, [r7, #0]
 8008cde:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008ce0:	79fb      	ldrb	r3, [r7, #7]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d105      	bne.n	8008cf2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008ce6:	683a      	ldr	r2, [r7, #0]
 8008ce8:	4907      	ldr	r1, [pc, #28]	; (8008d08 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008cea:	4808      	ldr	r0, [pc, #32]	; (8008d0c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008cec:	f7ff fd96 	bl	800881c <USBD_GetString>
 8008cf0:	e004      	b.n	8008cfc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008cf2:	683a      	ldr	r2, [r7, #0]
 8008cf4:	4904      	ldr	r1, [pc, #16]	; (8008d08 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008cf6:	4805      	ldr	r0, [pc, #20]	; (8008d0c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008cf8:	f7ff fd90 	bl	800881c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008cfc:	4b02      	ldr	r3, [pc, #8]	; (8008d08 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3708      	adds	r7, #8
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}
 8008d06:	bf00      	nop
 8008d08:	200015c0 	.word	0x200015c0
 8008d0c:	0800a304 	.word	0x0800a304

08008d10 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008d16:	4b0f      	ldr	r3, [pc, #60]	; (8008d54 <Get_SerialNum+0x44>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008d1c:	4b0e      	ldr	r3, [pc, #56]	; (8008d58 <Get_SerialNum+0x48>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008d22:	4b0e      	ldr	r3, [pc, #56]	; (8008d5c <Get_SerialNum+0x4c>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008d28:	68fa      	ldr	r2, [r7, #12]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d009      	beq.n	8008d4a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008d36:	2208      	movs	r2, #8
 8008d38:	4909      	ldr	r1, [pc, #36]	; (8008d60 <Get_SerialNum+0x50>)
 8008d3a:	68f8      	ldr	r0, [r7, #12]
 8008d3c:	f000 f814 	bl	8008d68 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008d40:	2204      	movs	r2, #4
 8008d42:	4908      	ldr	r1, [pc, #32]	; (8008d64 <Get_SerialNum+0x54>)
 8008d44:	68b8      	ldr	r0, [r7, #8]
 8008d46:	f000 f80f 	bl	8008d68 <IntToUnicode>
  }
}
 8008d4a:	bf00      	nop
 8008d4c:	3710      	adds	r7, #16
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
 8008d52:	bf00      	nop
 8008d54:	1fff7a10 	.word	0x1fff7a10
 8008d58:	1fff7a14 	.word	0x1fff7a14
 8008d5c:	1fff7a18 	.word	0x1fff7a18
 8008d60:	200000e2 	.word	0x200000e2
 8008d64:	200000f2 	.word	0x200000f2

08008d68 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b087      	sub	sp, #28
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	4613      	mov	r3, r2
 8008d74:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008d76:	2300      	movs	r3, #0
 8008d78:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	75fb      	strb	r3, [r7, #23]
 8008d7e:	e027      	b.n	8008dd0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	0f1b      	lsrs	r3, r3, #28
 8008d84:	2b09      	cmp	r3, #9
 8008d86:	d80b      	bhi.n	8008da0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	0f1b      	lsrs	r3, r3, #28
 8008d8c:	b2da      	uxtb	r2, r3
 8008d8e:	7dfb      	ldrb	r3, [r7, #23]
 8008d90:	005b      	lsls	r3, r3, #1
 8008d92:	4619      	mov	r1, r3
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	440b      	add	r3, r1
 8008d98:	3230      	adds	r2, #48	; 0x30
 8008d9a:	b2d2      	uxtb	r2, r2
 8008d9c:	701a      	strb	r2, [r3, #0]
 8008d9e:	e00a      	b.n	8008db6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	0f1b      	lsrs	r3, r3, #28
 8008da4:	b2da      	uxtb	r2, r3
 8008da6:	7dfb      	ldrb	r3, [r7, #23]
 8008da8:	005b      	lsls	r3, r3, #1
 8008daa:	4619      	mov	r1, r3
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	440b      	add	r3, r1
 8008db0:	3237      	adds	r2, #55	; 0x37
 8008db2:	b2d2      	uxtb	r2, r2
 8008db4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	011b      	lsls	r3, r3, #4
 8008dba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008dbc:	7dfb      	ldrb	r3, [r7, #23]
 8008dbe:	005b      	lsls	r3, r3, #1
 8008dc0:	3301      	adds	r3, #1
 8008dc2:	68ba      	ldr	r2, [r7, #8]
 8008dc4:	4413      	add	r3, r2
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008dca:	7dfb      	ldrb	r3, [r7, #23]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	75fb      	strb	r3, [r7, #23]
 8008dd0:	7dfa      	ldrb	r2, [r7, #23]
 8008dd2:	79fb      	ldrb	r3, [r7, #7]
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d3d3      	bcc.n	8008d80 <IntToUnicode+0x18>
  }
}
 8008dd8:	bf00      	nop
 8008dda:	bf00      	nop
 8008ddc:	371c      	adds	r7, #28
 8008dde:	46bd      	mov	sp, r7
 8008de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de4:	4770      	bx	lr
	...

08008de8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b08a      	sub	sp, #40	; 0x28
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008df0:	f107 0314 	add.w	r3, r7, #20
 8008df4:	2200      	movs	r2, #0
 8008df6:	601a      	str	r2, [r3, #0]
 8008df8:	605a      	str	r2, [r3, #4]
 8008dfa:	609a      	str	r2, [r3, #8]
 8008dfc:	60da      	str	r2, [r3, #12]
 8008dfe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e08:	d147      	bne.n	8008e9a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	613b      	str	r3, [r7, #16]
 8008e0e:	4b25      	ldr	r3, [pc, #148]	; (8008ea4 <HAL_PCD_MspInit+0xbc>)
 8008e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e12:	4a24      	ldr	r2, [pc, #144]	; (8008ea4 <HAL_PCD_MspInit+0xbc>)
 8008e14:	f043 0301 	orr.w	r3, r3, #1
 8008e18:	6313      	str	r3, [r2, #48]	; 0x30
 8008e1a:	4b22      	ldr	r3, [pc, #136]	; (8008ea4 <HAL_PCD_MspInit+0xbc>)
 8008e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e1e:	f003 0301 	and.w	r3, r3, #1
 8008e22:	613b      	str	r3, [r7, #16]
 8008e24:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008e26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e30:	2300      	movs	r3, #0
 8008e32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008e34:	f107 0314 	add.w	r3, r7, #20
 8008e38:	4619      	mov	r1, r3
 8008e3a:	481b      	ldr	r0, [pc, #108]	; (8008ea8 <HAL_PCD_MspInit+0xc0>)
 8008e3c:	f7f8 fcb8 	bl	80017b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008e40:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008e44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e46:	2302      	movs	r3, #2
 8008e48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008e52:	230a      	movs	r3, #10
 8008e54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008e56:	f107 0314 	add.w	r3, r7, #20
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	4812      	ldr	r0, [pc, #72]	; (8008ea8 <HAL_PCD_MspInit+0xc0>)
 8008e5e:	f7f8 fca7 	bl	80017b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008e62:	4b10      	ldr	r3, [pc, #64]	; (8008ea4 <HAL_PCD_MspInit+0xbc>)
 8008e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e66:	4a0f      	ldr	r2, [pc, #60]	; (8008ea4 <HAL_PCD_MspInit+0xbc>)
 8008e68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e6c:	6353      	str	r3, [r2, #52]	; 0x34
 8008e6e:	2300      	movs	r3, #0
 8008e70:	60fb      	str	r3, [r7, #12]
 8008e72:	4b0c      	ldr	r3, [pc, #48]	; (8008ea4 <HAL_PCD_MspInit+0xbc>)
 8008e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e76:	4a0b      	ldr	r2, [pc, #44]	; (8008ea4 <HAL_PCD_MspInit+0xbc>)
 8008e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8008e7e:	4b09      	ldr	r3, [pc, #36]	; (8008ea4 <HAL_PCD_MspInit+0xbc>)
 8008e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008e86:	60fb      	str	r3, [r7, #12]
 8008e88:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	2043      	movs	r0, #67	; 0x43
 8008e90:	f7f8 fc57 	bl	8001742 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008e94:	2043      	movs	r0, #67	; 0x43
 8008e96:	f7f8 fc70 	bl	800177a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008e9a:	bf00      	nop
 8008e9c:	3728      	adds	r7, #40	; 0x28
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	40023800 	.word	0x40023800
 8008ea8:	40020000 	.word	0x40020000

08008eac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	4610      	mov	r0, r2
 8008ec4:	f7fe fb4b 	bl	800755e <USBD_LL_SetupStage>
}
 8008ec8:	bf00      	nop
 8008eca:	3708      	adds	r7, #8
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008ee2:	78fa      	ldrb	r2, [r7, #3]
 8008ee4:	6879      	ldr	r1, [r7, #4]
 8008ee6:	4613      	mov	r3, r2
 8008ee8:	00db      	lsls	r3, r3, #3
 8008eea:	4413      	add	r3, r2
 8008eec:	009b      	lsls	r3, r3, #2
 8008eee:	440b      	add	r3, r1
 8008ef0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008ef4:	681a      	ldr	r2, [r3, #0]
 8008ef6:	78fb      	ldrb	r3, [r7, #3]
 8008ef8:	4619      	mov	r1, r3
 8008efa:	f7fe fb85 	bl	8007608 <USBD_LL_DataOutStage>
}
 8008efe:	bf00      	nop
 8008f00:	3708      	adds	r7, #8
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b082      	sub	sp, #8
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
 8008f0e:	460b      	mov	r3, r1
 8008f10:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008f18:	78fa      	ldrb	r2, [r7, #3]
 8008f1a:	6879      	ldr	r1, [r7, #4]
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	00db      	lsls	r3, r3, #3
 8008f20:	4413      	add	r3, r2
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	440b      	add	r3, r1
 8008f26:	334c      	adds	r3, #76	; 0x4c
 8008f28:	681a      	ldr	r2, [r3, #0]
 8008f2a:	78fb      	ldrb	r3, [r7, #3]
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	f7fe fc1e 	bl	800776e <USBD_LL_DataInStage>
}
 8008f32:	bf00      	nop
 8008f34:	3708      	adds	r7, #8
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}

08008f3a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f3a:	b580      	push	{r7, lr}
 8008f3c:	b082      	sub	sp, #8
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f7fe fd52 	bl	80079f2 <USBD_LL_SOF>
}
 8008f4e:	bf00      	nop
 8008f50:	3708      	adds	r7, #8
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b084      	sub	sp, #16
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	68db      	ldr	r3, [r3, #12]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d102      	bne.n	8008f70 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	73fb      	strb	r3, [r7, #15]
 8008f6e:	e008      	b.n	8008f82 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	2b02      	cmp	r3, #2
 8008f76:	d102      	bne.n	8008f7e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	73fb      	strb	r3, [r7, #15]
 8008f7c:	e001      	b.n	8008f82 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008f7e:	f7f7 fdbd 	bl	8000afc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008f88:	7bfa      	ldrb	r2, [r7, #15]
 8008f8a:	4611      	mov	r1, r2
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f7fe fcf2 	bl	8007976 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f7fe fc9a 	bl	80078d2 <USBD_LL_Reset>
}
 8008f9e:	bf00      	nop
 8008fa0:	3710      	adds	r7, #16
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}
	...

08008fa8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f7fe fced 	bl	8007996 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	687a      	ldr	r2, [r7, #4]
 8008fc8:	6812      	ldr	r2, [r2, #0]
 8008fca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008fce:	f043 0301 	orr.w	r3, r3, #1
 8008fd2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6a1b      	ldr	r3, [r3, #32]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d005      	beq.n	8008fe8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008fdc:	4b04      	ldr	r3, [pc, #16]	; (8008ff0 <HAL_PCD_SuspendCallback+0x48>)
 8008fde:	691b      	ldr	r3, [r3, #16]
 8008fe0:	4a03      	ldr	r2, [pc, #12]	; (8008ff0 <HAL_PCD_SuspendCallback+0x48>)
 8008fe2:	f043 0306 	orr.w	r3, r3, #6
 8008fe6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008fe8:	bf00      	nop
 8008fea:	3708      	adds	r7, #8
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}
 8008ff0:	e000ed00 	.word	0xe000ed00

08008ff4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b082      	sub	sp, #8
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009002:	4618      	mov	r0, r3
 8009004:	f7fe fcdd 	bl	80079c2 <USBD_LL_Resume>
}
 8009008:	bf00      	nop
 800900a:	3708      	adds	r7, #8
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b082      	sub	sp, #8
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	460b      	mov	r3, r1
 800901a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009022:	78fa      	ldrb	r2, [r7, #3]
 8009024:	4611      	mov	r1, r2
 8009026:	4618      	mov	r0, r3
 8009028:	f7fe fd35 	bl	8007a96 <USBD_LL_IsoOUTIncomplete>
}
 800902c:	bf00      	nop
 800902e:	3708      	adds	r7, #8
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}

08009034 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b082      	sub	sp, #8
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	460b      	mov	r3, r1
 800903e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009046:	78fa      	ldrb	r2, [r7, #3]
 8009048:	4611      	mov	r1, r2
 800904a:	4618      	mov	r0, r3
 800904c:	f7fe fcf1 	bl	8007a32 <USBD_LL_IsoINIncomplete>
}
 8009050:	bf00      	nop
 8009052:	3708      	adds	r7, #8
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b082      	sub	sp, #8
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009066:	4618      	mov	r0, r3
 8009068:	f7fe fd47 	bl	8007afa <USBD_LL_DevConnected>
}
 800906c:	bf00      	nop
 800906e:	3708      	adds	r7, #8
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009082:	4618      	mov	r0, r3
 8009084:	f7fe fd44 	bl	8007b10 <USBD_LL_DevDisconnected>
}
 8009088:	bf00      	nop
 800908a:	3708      	adds	r7, #8
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b082      	sub	sp, #8
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d13c      	bne.n	800911a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80090a0:	4a20      	ldr	r2, [pc, #128]	; (8009124 <USBD_LL_Init+0x94>)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	4a1e      	ldr	r2, [pc, #120]	; (8009124 <USBD_LL_Init+0x94>)
 80090ac:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80090b0:	4b1c      	ldr	r3, [pc, #112]	; (8009124 <USBD_LL_Init+0x94>)
 80090b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80090b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80090b8:	4b1a      	ldr	r3, [pc, #104]	; (8009124 <USBD_LL_Init+0x94>)
 80090ba:	2204      	movs	r2, #4
 80090bc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80090be:	4b19      	ldr	r3, [pc, #100]	; (8009124 <USBD_LL_Init+0x94>)
 80090c0:	2202      	movs	r2, #2
 80090c2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80090c4:	4b17      	ldr	r3, [pc, #92]	; (8009124 <USBD_LL_Init+0x94>)
 80090c6:	2200      	movs	r2, #0
 80090c8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80090ca:	4b16      	ldr	r3, [pc, #88]	; (8009124 <USBD_LL_Init+0x94>)
 80090cc:	2202      	movs	r2, #2
 80090ce:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80090d0:	4b14      	ldr	r3, [pc, #80]	; (8009124 <USBD_LL_Init+0x94>)
 80090d2:	2200      	movs	r2, #0
 80090d4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80090d6:	4b13      	ldr	r3, [pc, #76]	; (8009124 <USBD_LL_Init+0x94>)
 80090d8:	2200      	movs	r2, #0
 80090da:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80090dc:	4b11      	ldr	r3, [pc, #68]	; (8009124 <USBD_LL_Init+0x94>)
 80090de:	2200      	movs	r2, #0
 80090e0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80090e2:	4b10      	ldr	r3, [pc, #64]	; (8009124 <USBD_LL_Init+0x94>)
 80090e4:	2201      	movs	r2, #1
 80090e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80090e8:	4b0e      	ldr	r3, [pc, #56]	; (8009124 <USBD_LL_Init+0x94>)
 80090ea:	2200      	movs	r2, #0
 80090ec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80090ee:	480d      	ldr	r0, [pc, #52]	; (8009124 <USBD_LL_Init+0x94>)
 80090f0:	f7f9 fb12 	bl	8002718 <HAL_PCD_Init>
 80090f4:	4603      	mov	r3, r0
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d001      	beq.n	80090fe <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80090fa:	f7f7 fcff 	bl	8000afc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80090fe:	2180      	movs	r1, #128	; 0x80
 8009100:	4808      	ldr	r0, [pc, #32]	; (8009124 <USBD_LL_Init+0x94>)
 8009102:	f7fa fd6a 	bl	8003bda <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009106:	2240      	movs	r2, #64	; 0x40
 8009108:	2100      	movs	r1, #0
 800910a:	4806      	ldr	r0, [pc, #24]	; (8009124 <USBD_LL_Init+0x94>)
 800910c:	f7fa fd1e 	bl	8003b4c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009110:	2280      	movs	r2, #128	; 0x80
 8009112:	2101      	movs	r1, #1
 8009114:	4803      	ldr	r0, [pc, #12]	; (8009124 <USBD_LL_Init+0x94>)
 8009116:	f7fa fd19 	bl	8003b4c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800911a:	2300      	movs	r3, #0
}
 800911c:	4618      	mov	r0, r3
 800911e:	3708      	adds	r7, #8
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}
 8009124:	200017c0 	.word	0x200017c0

08009128 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b084      	sub	sp, #16
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009130:	2300      	movs	r3, #0
 8009132:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009134:	2300      	movs	r3, #0
 8009136:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800913e:	4618      	mov	r0, r3
 8009140:	f7f9 fc07 	bl	8002952 <HAL_PCD_Start>
 8009144:	4603      	mov	r3, r0
 8009146:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009148:	7bfb      	ldrb	r3, [r7, #15]
 800914a:	4618      	mov	r0, r3
 800914c:	f000 f942 	bl	80093d4 <USBD_Get_USB_Status>
 8009150:	4603      	mov	r3, r0
 8009152:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009154:	7bbb      	ldrb	r3, [r7, #14]
}
 8009156:	4618      	mov	r0, r3
 8009158:	3710      	adds	r7, #16
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}

0800915e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	4608      	mov	r0, r1
 8009168:	4611      	mov	r1, r2
 800916a:	461a      	mov	r2, r3
 800916c:	4603      	mov	r3, r0
 800916e:	70fb      	strb	r3, [r7, #3]
 8009170:	460b      	mov	r3, r1
 8009172:	70bb      	strb	r3, [r7, #2]
 8009174:	4613      	mov	r3, r2
 8009176:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009178:	2300      	movs	r3, #0
 800917a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800917c:	2300      	movs	r3, #0
 800917e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009186:	78bb      	ldrb	r3, [r7, #2]
 8009188:	883a      	ldrh	r2, [r7, #0]
 800918a:	78f9      	ldrb	r1, [r7, #3]
 800918c:	f7fa f8d8 	bl	8003340 <HAL_PCD_EP_Open>
 8009190:	4603      	mov	r3, r0
 8009192:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009194:	7bfb      	ldrb	r3, [r7, #15]
 8009196:	4618      	mov	r0, r3
 8009198:	f000 f91c 	bl	80093d4 <USBD_Get_USB_Status>
 800919c:	4603      	mov	r3, r0
 800919e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80091a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80091aa:	b580      	push	{r7, lr}
 80091ac:	b084      	sub	sp, #16
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
 80091b2:	460b      	mov	r3, r1
 80091b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091b6:	2300      	movs	r3, #0
 80091b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80091c4:	78fa      	ldrb	r2, [r7, #3]
 80091c6:	4611      	mov	r1, r2
 80091c8:	4618      	mov	r0, r3
 80091ca:	f7fa f921 	bl	8003410 <HAL_PCD_EP_Close>
 80091ce:	4603      	mov	r3, r0
 80091d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80091d2:	7bfb      	ldrb	r3, [r7, #15]
 80091d4:	4618      	mov	r0, r3
 80091d6:	f000 f8fd 	bl	80093d4 <USBD_Get_USB_Status>
 80091da:	4603      	mov	r3, r0
 80091dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80091de:	7bbb      	ldrb	r3, [r7, #14]
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	460b      	mov	r3, r1
 80091f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091f4:	2300      	movs	r3, #0
 80091f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091f8:	2300      	movs	r3, #0
 80091fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009202:	78fa      	ldrb	r2, [r7, #3]
 8009204:	4611      	mov	r1, r2
 8009206:	4618      	mov	r0, r3
 8009208:	f7fa f9f9 	bl	80035fe <HAL_PCD_EP_SetStall>
 800920c:	4603      	mov	r3, r0
 800920e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009210:	7bfb      	ldrb	r3, [r7, #15]
 8009212:	4618      	mov	r0, r3
 8009214:	f000 f8de 	bl	80093d4 <USBD_Get_USB_Status>
 8009218:	4603      	mov	r3, r0
 800921a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800921c:	7bbb      	ldrb	r3, [r7, #14]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3710      	adds	r7, #16
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b084      	sub	sp, #16
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
 800922e:	460b      	mov	r3, r1
 8009230:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009232:	2300      	movs	r3, #0
 8009234:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009236:	2300      	movs	r3, #0
 8009238:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009240:	78fa      	ldrb	r2, [r7, #3]
 8009242:	4611      	mov	r1, r2
 8009244:	4618      	mov	r0, r3
 8009246:	f7fa fa3e 	bl	80036c6 <HAL_PCD_EP_ClrStall>
 800924a:	4603      	mov	r3, r0
 800924c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800924e:	7bfb      	ldrb	r3, [r7, #15]
 8009250:	4618      	mov	r0, r3
 8009252:	f000 f8bf 	bl	80093d4 <USBD_Get_USB_Status>
 8009256:	4603      	mov	r3, r0
 8009258:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800925a:	7bbb      	ldrb	r3, [r7, #14]
}
 800925c:	4618      	mov	r0, r3
 800925e:	3710      	adds	r7, #16
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}

08009264 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009264:	b480      	push	{r7}
 8009266:	b085      	sub	sp, #20
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	460b      	mov	r3, r1
 800926e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009276:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009278:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800927c:	2b00      	cmp	r3, #0
 800927e:	da0b      	bge.n	8009298 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009280:	78fb      	ldrb	r3, [r7, #3]
 8009282:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009286:	68f9      	ldr	r1, [r7, #12]
 8009288:	4613      	mov	r3, r2
 800928a:	00db      	lsls	r3, r3, #3
 800928c:	4413      	add	r3, r2
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	440b      	add	r3, r1
 8009292:	333e      	adds	r3, #62	; 0x3e
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	e00b      	b.n	80092b0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009298:	78fb      	ldrb	r3, [r7, #3]
 800929a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800929e:	68f9      	ldr	r1, [r7, #12]
 80092a0:	4613      	mov	r3, r2
 80092a2:	00db      	lsls	r3, r3, #3
 80092a4:	4413      	add	r3, r2
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	440b      	add	r3, r1
 80092aa:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80092ae:	781b      	ldrb	r3, [r3, #0]
  }
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3714      	adds	r7, #20
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	460b      	mov	r3, r1
 80092c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092c8:	2300      	movs	r3, #0
 80092ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092cc:	2300      	movs	r3, #0
 80092ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80092d6:	78fa      	ldrb	r2, [r7, #3]
 80092d8:	4611      	mov	r1, r2
 80092da:	4618      	mov	r0, r3
 80092dc:	f7fa f80b 	bl	80032f6 <HAL_PCD_SetAddress>
 80092e0:	4603      	mov	r3, r0
 80092e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092e4:	7bfb      	ldrb	r3, [r7, #15]
 80092e6:	4618      	mov	r0, r3
 80092e8:	f000 f874 	bl	80093d4 <USBD_Get_USB_Status>
 80092ec:	4603      	mov	r3, r0
 80092ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80092f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80092fa:	b580      	push	{r7, lr}
 80092fc:	b086      	sub	sp, #24
 80092fe:	af00      	add	r7, sp, #0
 8009300:	60f8      	str	r0, [r7, #12]
 8009302:	607a      	str	r2, [r7, #4]
 8009304:	603b      	str	r3, [r7, #0]
 8009306:	460b      	mov	r3, r1
 8009308:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800930a:	2300      	movs	r3, #0
 800930c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009318:	7af9      	ldrb	r1, [r7, #11]
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	687a      	ldr	r2, [r7, #4]
 800931e:	f7fa f924 	bl	800356a <HAL_PCD_EP_Transmit>
 8009322:	4603      	mov	r3, r0
 8009324:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009326:	7dfb      	ldrb	r3, [r7, #23]
 8009328:	4618      	mov	r0, r3
 800932a:	f000 f853 	bl	80093d4 <USBD_Get_USB_Status>
 800932e:	4603      	mov	r3, r0
 8009330:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009332:	7dbb      	ldrb	r3, [r7, #22]
}
 8009334:	4618      	mov	r0, r3
 8009336:	3718      	adds	r7, #24
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b086      	sub	sp, #24
 8009340:	af00      	add	r7, sp, #0
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	607a      	str	r2, [r7, #4]
 8009346:	603b      	str	r3, [r7, #0]
 8009348:	460b      	mov	r3, r1
 800934a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800934c:	2300      	movs	r3, #0
 800934e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009350:	2300      	movs	r3, #0
 8009352:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800935a:	7af9      	ldrb	r1, [r7, #11]
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	f7fa f8a0 	bl	80034a4 <HAL_PCD_EP_Receive>
 8009364:	4603      	mov	r3, r0
 8009366:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009368:	7dfb      	ldrb	r3, [r7, #23]
 800936a:	4618      	mov	r0, r3
 800936c:	f000 f832 	bl	80093d4 <USBD_Get_USB_Status>
 8009370:	4603      	mov	r3, r0
 8009372:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009374:	7dbb      	ldrb	r3, [r7, #22]
}
 8009376:	4618      	mov	r0, r3
 8009378:	3718      	adds	r7, #24
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}

0800937e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800937e:	b580      	push	{r7, lr}
 8009380:	b082      	sub	sp, #8
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
 8009386:	460b      	mov	r3, r1
 8009388:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009390:	78fa      	ldrb	r2, [r7, #3]
 8009392:	4611      	mov	r1, r2
 8009394:	4618      	mov	r0, r3
 8009396:	f7fa f8d0 	bl	800353a <HAL_PCD_EP_GetRxCount>
 800939a:	4603      	mov	r3, r0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3708      	adds	r7, #8
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b083      	sub	sp, #12
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80093ac:	4b03      	ldr	r3, [pc, #12]	; (80093bc <USBD_static_malloc+0x18>)
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	370c      	adds	r7, #12
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr
 80093ba:	bf00      	nop
 80093bc:	20001ccc 	.word	0x20001ccc

080093c0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b083      	sub	sp, #12
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]

}
 80093c8:	bf00      	nop
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b085      	sub	sp, #20
 80093d8:	af00      	add	r7, sp, #0
 80093da:	4603      	mov	r3, r0
 80093dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093de:	2300      	movs	r3, #0
 80093e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80093e2:	79fb      	ldrb	r3, [r7, #7]
 80093e4:	2b03      	cmp	r3, #3
 80093e6:	d817      	bhi.n	8009418 <USBD_Get_USB_Status+0x44>
 80093e8:	a201      	add	r2, pc, #4	; (adr r2, 80093f0 <USBD_Get_USB_Status+0x1c>)
 80093ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ee:	bf00      	nop
 80093f0:	08009401 	.word	0x08009401
 80093f4:	08009407 	.word	0x08009407
 80093f8:	0800940d 	.word	0x0800940d
 80093fc:	08009413 	.word	0x08009413
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009400:	2300      	movs	r3, #0
 8009402:	73fb      	strb	r3, [r7, #15]
    break;
 8009404:	e00b      	b.n	800941e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009406:	2303      	movs	r3, #3
 8009408:	73fb      	strb	r3, [r7, #15]
    break;
 800940a:	e008      	b.n	800941e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800940c:	2301      	movs	r3, #1
 800940e:	73fb      	strb	r3, [r7, #15]
    break;
 8009410:	e005      	b.n	800941e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009412:	2303      	movs	r3, #3
 8009414:	73fb      	strb	r3, [r7, #15]
    break;
 8009416:	e002      	b.n	800941e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009418:	2303      	movs	r3, #3
 800941a:	73fb      	strb	r3, [r7, #15]
    break;
 800941c:	bf00      	nop
  }
  return usb_status;
 800941e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009420:	4618      	mov	r0, r3
 8009422:	3714      	adds	r7, #20
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr

0800942c <std>:
 800942c:	2300      	movs	r3, #0
 800942e:	b510      	push	{r4, lr}
 8009430:	4604      	mov	r4, r0
 8009432:	e9c0 3300 	strd	r3, r3, [r0]
 8009436:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800943a:	6083      	str	r3, [r0, #8]
 800943c:	8181      	strh	r1, [r0, #12]
 800943e:	6643      	str	r3, [r0, #100]	; 0x64
 8009440:	81c2      	strh	r2, [r0, #14]
 8009442:	6183      	str	r3, [r0, #24]
 8009444:	4619      	mov	r1, r3
 8009446:	2208      	movs	r2, #8
 8009448:	305c      	adds	r0, #92	; 0x5c
 800944a:	f000 f8f4 	bl	8009636 <memset>
 800944e:	4b05      	ldr	r3, [pc, #20]	; (8009464 <std+0x38>)
 8009450:	6263      	str	r3, [r4, #36]	; 0x24
 8009452:	4b05      	ldr	r3, [pc, #20]	; (8009468 <std+0x3c>)
 8009454:	62a3      	str	r3, [r4, #40]	; 0x28
 8009456:	4b05      	ldr	r3, [pc, #20]	; (800946c <std+0x40>)
 8009458:	62e3      	str	r3, [r4, #44]	; 0x2c
 800945a:	4b05      	ldr	r3, [pc, #20]	; (8009470 <std+0x44>)
 800945c:	6224      	str	r4, [r4, #32]
 800945e:	6323      	str	r3, [r4, #48]	; 0x30
 8009460:	bd10      	pop	{r4, pc}
 8009462:	bf00      	nop
 8009464:	080095b1 	.word	0x080095b1
 8009468:	080095d3 	.word	0x080095d3
 800946c:	0800960b 	.word	0x0800960b
 8009470:	0800962f 	.word	0x0800962f

08009474 <stdio_exit_handler>:
 8009474:	4a02      	ldr	r2, [pc, #8]	; (8009480 <stdio_exit_handler+0xc>)
 8009476:	4903      	ldr	r1, [pc, #12]	; (8009484 <stdio_exit_handler+0x10>)
 8009478:	4803      	ldr	r0, [pc, #12]	; (8009488 <stdio_exit_handler+0x14>)
 800947a:	f000 b869 	b.w	8009550 <_fwalk_sglue>
 800947e:	bf00      	nop
 8009480:	200000fc 	.word	0x200000fc
 8009484:	08009fd1 	.word	0x08009fd1
 8009488:	20000108 	.word	0x20000108

0800948c <cleanup_stdio>:
 800948c:	6841      	ldr	r1, [r0, #4]
 800948e:	4b0c      	ldr	r3, [pc, #48]	; (80094c0 <cleanup_stdio+0x34>)
 8009490:	4299      	cmp	r1, r3
 8009492:	b510      	push	{r4, lr}
 8009494:	4604      	mov	r4, r0
 8009496:	d001      	beq.n	800949c <cleanup_stdio+0x10>
 8009498:	f000 fd9a 	bl	8009fd0 <_fflush_r>
 800949c:	68a1      	ldr	r1, [r4, #8]
 800949e:	4b09      	ldr	r3, [pc, #36]	; (80094c4 <cleanup_stdio+0x38>)
 80094a0:	4299      	cmp	r1, r3
 80094a2:	d002      	beq.n	80094aa <cleanup_stdio+0x1e>
 80094a4:	4620      	mov	r0, r4
 80094a6:	f000 fd93 	bl	8009fd0 <_fflush_r>
 80094aa:	68e1      	ldr	r1, [r4, #12]
 80094ac:	4b06      	ldr	r3, [pc, #24]	; (80094c8 <cleanup_stdio+0x3c>)
 80094ae:	4299      	cmp	r1, r3
 80094b0:	d004      	beq.n	80094bc <cleanup_stdio+0x30>
 80094b2:	4620      	mov	r0, r4
 80094b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094b8:	f000 bd8a 	b.w	8009fd0 <_fflush_r>
 80094bc:	bd10      	pop	{r4, pc}
 80094be:	bf00      	nop
 80094c0:	20001eec 	.word	0x20001eec
 80094c4:	20001f54 	.word	0x20001f54
 80094c8:	20001fbc 	.word	0x20001fbc

080094cc <global_stdio_init.part.0>:
 80094cc:	b510      	push	{r4, lr}
 80094ce:	4b0b      	ldr	r3, [pc, #44]	; (80094fc <global_stdio_init.part.0+0x30>)
 80094d0:	4c0b      	ldr	r4, [pc, #44]	; (8009500 <global_stdio_init.part.0+0x34>)
 80094d2:	4a0c      	ldr	r2, [pc, #48]	; (8009504 <global_stdio_init.part.0+0x38>)
 80094d4:	601a      	str	r2, [r3, #0]
 80094d6:	4620      	mov	r0, r4
 80094d8:	2200      	movs	r2, #0
 80094da:	2104      	movs	r1, #4
 80094dc:	f7ff ffa6 	bl	800942c <std>
 80094e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80094e4:	2201      	movs	r2, #1
 80094e6:	2109      	movs	r1, #9
 80094e8:	f7ff ffa0 	bl	800942c <std>
 80094ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80094f0:	2202      	movs	r2, #2
 80094f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094f6:	2112      	movs	r1, #18
 80094f8:	f7ff bf98 	b.w	800942c <std>
 80094fc:	20002024 	.word	0x20002024
 8009500:	20001eec 	.word	0x20001eec
 8009504:	08009475 	.word	0x08009475

08009508 <__sfp_lock_acquire>:
 8009508:	4801      	ldr	r0, [pc, #4]	; (8009510 <__sfp_lock_acquire+0x8>)
 800950a:	f000 b90d 	b.w	8009728 <__retarget_lock_acquire_recursive>
 800950e:	bf00      	nop
 8009510:	2000202d 	.word	0x2000202d

08009514 <__sfp_lock_release>:
 8009514:	4801      	ldr	r0, [pc, #4]	; (800951c <__sfp_lock_release+0x8>)
 8009516:	f000 b908 	b.w	800972a <__retarget_lock_release_recursive>
 800951a:	bf00      	nop
 800951c:	2000202d 	.word	0x2000202d

08009520 <__sinit>:
 8009520:	b510      	push	{r4, lr}
 8009522:	4604      	mov	r4, r0
 8009524:	f7ff fff0 	bl	8009508 <__sfp_lock_acquire>
 8009528:	6a23      	ldr	r3, [r4, #32]
 800952a:	b11b      	cbz	r3, 8009534 <__sinit+0x14>
 800952c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009530:	f7ff bff0 	b.w	8009514 <__sfp_lock_release>
 8009534:	4b04      	ldr	r3, [pc, #16]	; (8009548 <__sinit+0x28>)
 8009536:	6223      	str	r3, [r4, #32]
 8009538:	4b04      	ldr	r3, [pc, #16]	; (800954c <__sinit+0x2c>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d1f5      	bne.n	800952c <__sinit+0xc>
 8009540:	f7ff ffc4 	bl	80094cc <global_stdio_init.part.0>
 8009544:	e7f2      	b.n	800952c <__sinit+0xc>
 8009546:	bf00      	nop
 8009548:	0800948d 	.word	0x0800948d
 800954c:	20002024 	.word	0x20002024

08009550 <_fwalk_sglue>:
 8009550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009554:	4607      	mov	r7, r0
 8009556:	4688      	mov	r8, r1
 8009558:	4614      	mov	r4, r2
 800955a:	2600      	movs	r6, #0
 800955c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009560:	f1b9 0901 	subs.w	r9, r9, #1
 8009564:	d505      	bpl.n	8009572 <_fwalk_sglue+0x22>
 8009566:	6824      	ldr	r4, [r4, #0]
 8009568:	2c00      	cmp	r4, #0
 800956a:	d1f7      	bne.n	800955c <_fwalk_sglue+0xc>
 800956c:	4630      	mov	r0, r6
 800956e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009572:	89ab      	ldrh	r3, [r5, #12]
 8009574:	2b01      	cmp	r3, #1
 8009576:	d907      	bls.n	8009588 <_fwalk_sglue+0x38>
 8009578:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800957c:	3301      	adds	r3, #1
 800957e:	d003      	beq.n	8009588 <_fwalk_sglue+0x38>
 8009580:	4629      	mov	r1, r5
 8009582:	4638      	mov	r0, r7
 8009584:	47c0      	blx	r8
 8009586:	4306      	orrs	r6, r0
 8009588:	3568      	adds	r5, #104	; 0x68
 800958a:	e7e9      	b.n	8009560 <_fwalk_sglue+0x10>

0800958c <iprintf>:
 800958c:	b40f      	push	{r0, r1, r2, r3}
 800958e:	b507      	push	{r0, r1, r2, lr}
 8009590:	4906      	ldr	r1, [pc, #24]	; (80095ac <iprintf+0x20>)
 8009592:	ab04      	add	r3, sp, #16
 8009594:	6808      	ldr	r0, [r1, #0]
 8009596:	f853 2b04 	ldr.w	r2, [r3], #4
 800959a:	6881      	ldr	r1, [r0, #8]
 800959c:	9301      	str	r3, [sp, #4]
 800959e:	f000 f9e7 	bl	8009970 <_vfiprintf_r>
 80095a2:	b003      	add	sp, #12
 80095a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80095a8:	b004      	add	sp, #16
 80095aa:	4770      	bx	lr
 80095ac:	20000154 	.word	0x20000154

080095b0 <__sread>:
 80095b0:	b510      	push	{r4, lr}
 80095b2:	460c      	mov	r4, r1
 80095b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095b8:	f000 f868 	bl	800968c <_read_r>
 80095bc:	2800      	cmp	r0, #0
 80095be:	bfab      	itete	ge
 80095c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80095c2:	89a3      	ldrhlt	r3, [r4, #12]
 80095c4:	181b      	addge	r3, r3, r0
 80095c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80095ca:	bfac      	ite	ge
 80095cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80095ce:	81a3      	strhlt	r3, [r4, #12]
 80095d0:	bd10      	pop	{r4, pc}

080095d2 <__swrite>:
 80095d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095d6:	461f      	mov	r7, r3
 80095d8:	898b      	ldrh	r3, [r1, #12]
 80095da:	05db      	lsls	r3, r3, #23
 80095dc:	4605      	mov	r5, r0
 80095de:	460c      	mov	r4, r1
 80095e0:	4616      	mov	r6, r2
 80095e2:	d505      	bpl.n	80095f0 <__swrite+0x1e>
 80095e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095e8:	2302      	movs	r3, #2
 80095ea:	2200      	movs	r2, #0
 80095ec:	f000 f83c 	bl	8009668 <_lseek_r>
 80095f0:	89a3      	ldrh	r3, [r4, #12]
 80095f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80095fa:	81a3      	strh	r3, [r4, #12]
 80095fc:	4632      	mov	r2, r6
 80095fe:	463b      	mov	r3, r7
 8009600:	4628      	mov	r0, r5
 8009602:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009606:	f000 b853 	b.w	80096b0 <_write_r>

0800960a <__sseek>:
 800960a:	b510      	push	{r4, lr}
 800960c:	460c      	mov	r4, r1
 800960e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009612:	f000 f829 	bl	8009668 <_lseek_r>
 8009616:	1c43      	adds	r3, r0, #1
 8009618:	89a3      	ldrh	r3, [r4, #12]
 800961a:	bf15      	itete	ne
 800961c:	6560      	strne	r0, [r4, #84]	; 0x54
 800961e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009622:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009626:	81a3      	strheq	r3, [r4, #12]
 8009628:	bf18      	it	ne
 800962a:	81a3      	strhne	r3, [r4, #12]
 800962c:	bd10      	pop	{r4, pc}

0800962e <__sclose>:
 800962e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009632:	f000 b809 	b.w	8009648 <_close_r>

08009636 <memset>:
 8009636:	4402      	add	r2, r0
 8009638:	4603      	mov	r3, r0
 800963a:	4293      	cmp	r3, r2
 800963c:	d100      	bne.n	8009640 <memset+0xa>
 800963e:	4770      	bx	lr
 8009640:	f803 1b01 	strb.w	r1, [r3], #1
 8009644:	e7f9      	b.n	800963a <memset+0x4>
	...

08009648 <_close_r>:
 8009648:	b538      	push	{r3, r4, r5, lr}
 800964a:	4d06      	ldr	r5, [pc, #24]	; (8009664 <_close_r+0x1c>)
 800964c:	2300      	movs	r3, #0
 800964e:	4604      	mov	r4, r0
 8009650:	4608      	mov	r0, r1
 8009652:	602b      	str	r3, [r5, #0]
 8009654:	f7f7 fe39 	bl	80012ca <_close>
 8009658:	1c43      	adds	r3, r0, #1
 800965a:	d102      	bne.n	8009662 <_close_r+0x1a>
 800965c:	682b      	ldr	r3, [r5, #0]
 800965e:	b103      	cbz	r3, 8009662 <_close_r+0x1a>
 8009660:	6023      	str	r3, [r4, #0]
 8009662:	bd38      	pop	{r3, r4, r5, pc}
 8009664:	20002028 	.word	0x20002028

08009668 <_lseek_r>:
 8009668:	b538      	push	{r3, r4, r5, lr}
 800966a:	4d07      	ldr	r5, [pc, #28]	; (8009688 <_lseek_r+0x20>)
 800966c:	4604      	mov	r4, r0
 800966e:	4608      	mov	r0, r1
 8009670:	4611      	mov	r1, r2
 8009672:	2200      	movs	r2, #0
 8009674:	602a      	str	r2, [r5, #0]
 8009676:	461a      	mov	r2, r3
 8009678:	f7f7 fe4e 	bl	8001318 <_lseek>
 800967c:	1c43      	adds	r3, r0, #1
 800967e:	d102      	bne.n	8009686 <_lseek_r+0x1e>
 8009680:	682b      	ldr	r3, [r5, #0]
 8009682:	b103      	cbz	r3, 8009686 <_lseek_r+0x1e>
 8009684:	6023      	str	r3, [r4, #0]
 8009686:	bd38      	pop	{r3, r4, r5, pc}
 8009688:	20002028 	.word	0x20002028

0800968c <_read_r>:
 800968c:	b538      	push	{r3, r4, r5, lr}
 800968e:	4d07      	ldr	r5, [pc, #28]	; (80096ac <_read_r+0x20>)
 8009690:	4604      	mov	r4, r0
 8009692:	4608      	mov	r0, r1
 8009694:	4611      	mov	r1, r2
 8009696:	2200      	movs	r2, #0
 8009698:	602a      	str	r2, [r5, #0]
 800969a:	461a      	mov	r2, r3
 800969c:	f7f7 fdf8 	bl	8001290 <_read>
 80096a0:	1c43      	adds	r3, r0, #1
 80096a2:	d102      	bne.n	80096aa <_read_r+0x1e>
 80096a4:	682b      	ldr	r3, [r5, #0]
 80096a6:	b103      	cbz	r3, 80096aa <_read_r+0x1e>
 80096a8:	6023      	str	r3, [r4, #0]
 80096aa:	bd38      	pop	{r3, r4, r5, pc}
 80096ac:	20002028 	.word	0x20002028

080096b0 <_write_r>:
 80096b0:	b538      	push	{r3, r4, r5, lr}
 80096b2:	4d07      	ldr	r5, [pc, #28]	; (80096d0 <_write_r+0x20>)
 80096b4:	4604      	mov	r4, r0
 80096b6:	4608      	mov	r0, r1
 80096b8:	4611      	mov	r1, r2
 80096ba:	2200      	movs	r2, #0
 80096bc:	602a      	str	r2, [r5, #0]
 80096be:	461a      	mov	r2, r3
 80096c0:	f7f6 ffc2 	bl	8000648 <_write>
 80096c4:	1c43      	adds	r3, r0, #1
 80096c6:	d102      	bne.n	80096ce <_write_r+0x1e>
 80096c8:	682b      	ldr	r3, [r5, #0]
 80096ca:	b103      	cbz	r3, 80096ce <_write_r+0x1e>
 80096cc:	6023      	str	r3, [r4, #0]
 80096ce:	bd38      	pop	{r3, r4, r5, pc}
 80096d0:	20002028 	.word	0x20002028

080096d4 <__errno>:
 80096d4:	4b01      	ldr	r3, [pc, #4]	; (80096dc <__errno+0x8>)
 80096d6:	6818      	ldr	r0, [r3, #0]
 80096d8:	4770      	bx	lr
 80096da:	bf00      	nop
 80096dc:	20000154 	.word	0x20000154

080096e0 <__libc_init_array>:
 80096e0:	b570      	push	{r4, r5, r6, lr}
 80096e2:	4d0d      	ldr	r5, [pc, #52]	; (8009718 <__libc_init_array+0x38>)
 80096e4:	4c0d      	ldr	r4, [pc, #52]	; (800971c <__libc_init_array+0x3c>)
 80096e6:	1b64      	subs	r4, r4, r5
 80096e8:	10a4      	asrs	r4, r4, #2
 80096ea:	2600      	movs	r6, #0
 80096ec:	42a6      	cmp	r6, r4
 80096ee:	d109      	bne.n	8009704 <__libc_init_array+0x24>
 80096f0:	4d0b      	ldr	r5, [pc, #44]	; (8009720 <__libc_init_array+0x40>)
 80096f2:	4c0c      	ldr	r4, [pc, #48]	; (8009724 <__libc_init_array+0x44>)
 80096f4:	f000 fdbe 	bl	800a274 <_init>
 80096f8:	1b64      	subs	r4, r4, r5
 80096fa:	10a4      	asrs	r4, r4, #2
 80096fc:	2600      	movs	r6, #0
 80096fe:	42a6      	cmp	r6, r4
 8009700:	d105      	bne.n	800970e <__libc_init_array+0x2e>
 8009702:	bd70      	pop	{r4, r5, r6, pc}
 8009704:	f855 3b04 	ldr.w	r3, [r5], #4
 8009708:	4798      	blx	r3
 800970a:	3601      	adds	r6, #1
 800970c:	e7ee      	b.n	80096ec <__libc_init_array+0xc>
 800970e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009712:	4798      	blx	r3
 8009714:	3601      	adds	r6, #1
 8009716:	e7f2      	b.n	80096fe <__libc_init_array+0x1e>
 8009718:	0800a368 	.word	0x0800a368
 800971c:	0800a368 	.word	0x0800a368
 8009720:	0800a368 	.word	0x0800a368
 8009724:	0800a36c 	.word	0x0800a36c

08009728 <__retarget_lock_acquire_recursive>:
 8009728:	4770      	bx	lr

0800972a <__retarget_lock_release_recursive>:
 800972a:	4770      	bx	lr

0800972c <_free_r>:
 800972c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800972e:	2900      	cmp	r1, #0
 8009730:	d044      	beq.n	80097bc <_free_r+0x90>
 8009732:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009736:	9001      	str	r0, [sp, #4]
 8009738:	2b00      	cmp	r3, #0
 800973a:	f1a1 0404 	sub.w	r4, r1, #4
 800973e:	bfb8      	it	lt
 8009740:	18e4      	addlt	r4, r4, r3
 8009742:	f000 f8df 	bl	8009904 <__malloc_lock>
 8009746:	4a1e      	ldr	r2, [pc, #120]	; (80097c0 <_free_r+0x94>)
 8009748:	9801      	ldr	r0, [sp, #4]
 800974a:	6813      	ldr	r3, [r2, #0]
 800974c:	b933      	cbnz	r3, 800975c <_free_r+0x30>
 800974e:	6063      	str	r3, [r4, #4]
 8009750:	6014      	str	r4, [r2, #0]
 8009752:	b003      	add	sp, #12
 8009754:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009758:	f000 b8da 	b.w	8009910 <__malloc_unlock>
 800975c:	42a3      	cmp	r3, r4
 800975e:	d908      	bls.n	8009772 <_free_r+0x46>
 8009760:	6825      	ldr	r5, [r4, #0]
 8009762:	1961      	adds	r1, r4, r5
 8009764:	428b      	cmp	r3, r1
 8009766:	bf01      	itttt	eq
 8009768:	6819      	ldreq	r1, [r3, #0]
 800976a:	685b      	ldreq	r3, [r3, #4]
 800976c:	1949      	addeq	r1, r1, r5
 800976e:	6021      	streq	r1, [r4, #0]
 8009770:	e7ed      	b.n	800974e <_free_r+0x22>
 8009772:	461a      	mov	r2, r3
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	b10b      	cbz	r3, 800977c <_free_r+0x50>
 8009778:	42a3      	cmp	r3, r4
 800977a:	d9fa      	bls.n	8009772 <_free_r+0x46>
 800977c:	6811      	ldr	r1, [r2, #0]
 800977e:	1855      	adds	r5, r2, r1
 8009780:	42a5      	cmp	r5, r4
 8009782:	d10b      	bne.n	800979c <_free_r+0x70>
 8009784:	6824      	ldr	r4, [r4, #0]
 8009786:	4421      	add	r1, r4
 8009788:	1854      	adds	r4, r2, r1
 800978a:	42a3      	cmp	r3, r4
 800978c:	6011      	str	r1, [r2, #0]
 800978e:	d1e0      	bne.n	8009752 <_free_r+0x26>
 8009790:	681c      	ldr	r4, [r3, #0]
 8009792:	685b      	ldr	r3, [r3, #4]
 8009794:	6053      	str	r3, [r2, #4]
 8009796:	440c      	add	r4, r1
 8009798:	6014      	str	r4, [r2, #0]
 800979a:	e7da      	b.n	8009752 <_free_r+0x26>
 800979c:	d902      	bls.n	80097a4 <_free_r+0x78>
 800979e:	230c      	movs	r3, #12
 80097a0:	6003      	str	r3, [r0, #0]
 80097a2:	e7d6      	b.n	8009752 <_free_r+0x26>
 80097a4:	6825      	ldr	r5, [r4, #0]
 80097a6:	1961      	adds	r1, r4, r5
 80097a8:	428b      	cmp	r3, r1
 80097aa:	bf04      	itt	eq
 80097ac:	6819      	ldreq	r1, [r3, #0]
 80097ae:	685b      	ldreq	r3, [r3, #4]
 80097b0:	6063      	str	r3, [r4, #4]
 80097b2:	bf04      	itt	eq
 80097b4:	1949      	addeq	r1, r1, r5
 80097b6:	6021      	streq	r1, [r4, #0]
 80097b8:	6054      	str	r4, [r2, #4]
 80097ba:	e7ca      	b.n	8009752 <_free_r+0x26>
 80097bc:	b003      	add	sp, #12
 80097be:	bd30      	pop	{r4, r5, pc}
 80097c0:	20002030 	.word	0x20002030

080097c4 <sbrk_aligned>:
 80097c4:	b570      	push	{r4, r5, r6, lr}
 80097c6:	4e0e      	ldr	r6, [pc, #56]	; (8009800 <sbrk_aligned+0x3c>)
 80097c8:	460c      	mov	r4, r1
 80097ca:	6831      	ldr	r1, [r6, #0]
 80097cc:	4605      	mov	r5, r0
 80097ce:	b911      	cbnz	r1, 80097d6 <sbrk_aligned+0x12>
 80097d0:	f000 fcbc 	bl	800a14c <_sbrk_r>
 80097d4:	6030      	str	r0, [r6, #0]
 80097d6:	4621      	mov	r1, r4
 80097d8:	4628      	mov	r0, r5
 80097da:	f000 fcb7 	bl	800a14c <_sbrk_r>
 80097de:	1c43      	adds	r3, r0, #1
 80097e0:	d00a      	beq.n	80097f8 <sbrk_aligned+0x34>
 80097e2:	1cc4      	adds	r4, r0, #3
 80097e4:	f024 0403 	bic.w	r4, r4, #3
 80097e8:	42a0      	cmp	r0, r4
 80097ea:	d007      	beq.n	80097fc <sbrk_aligned+0x38>
 80097ec:	1a21      	subs	r1, r4, r0
 80097ee:	4628      	mov	r0, r5
 80097f0:	f000 fcac 	bl	800a14c <_sbrk_r>
 80097f4:	3001      	adds	r0, #1
 80097f6:	d101      	bne.n	80097fc <sbrk_aligned+0x38>
 80097f8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80097fc:	4620      	mov	r0, r4
 80097fe:	bd70      	pop	{r4, r5, r6, pc}
 8009800:	20002034 	.word	0x20002034

08009804 <_malloc_r>:
 8009804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009808:	1ccd      	adds	r5, r1, #3
 800980a:	f025 0503 	bic.w	r5, r5, #3
 800980e:	3508      	adds	r5, #8
 8009810:	2d0c      	cmp	r5, #12
 8009812:	bf38      	it	cc
 8009814:	250c      	movcc	r5, #12
 8009816:	2d00      	cmp	r5, #0
 8009818:	4607      	mov	r7, r0
 800981a:	db01      	blt.n	8009820 <_malloc_r+0x1c>
 800981c:	42a9      	cmp	r1, r5
 800981e:	d905      	bls.n	800982c <_malloc_r+0x28>
 8009820:	230c      	movs	r3, #12
 8009822:	603b      	str	r3, [r7, #0]
 8009824:	2600      	movs	r6, #0
 8009826:	4630      	mov	r0, r6
 8009828:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800982c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009900 <_malloc_r+0xfc>
 8009830:	f000 f868 	bl	8009904 <__malloc_lock>
 8009834:	f8d8 3000 	ldr.w	r3, [r8]
 8009838:	461c      	mov	r4, r3
 800983a:	bb5c      	cbnz	r4, 8009894 <_malloc_r+0x90>
 800983c:	4629      	mov	r1, r5
 800983e:	4638      	mov	r0, r7
 8009840:	f7ff ffc0 	bl	80097c4 <sbrk_aligned>
 8009844:	1c43      	adds	r3, r0, #1
 8009846:	4604      	mov	r4, r0
 8009848:	d155      	bne.n	80098f6 <_malloc_r+0xf2>
 800984a:	f8d8 4000 	ldr.w	r4, [r8]
 800984e:	4626      	mov	r6, r4
 8009850:	2e00      	cmp	r6, #0
 8009852:	d145      	bne.n	80098e0 <_malloc_r+0xdc>
 8009854:	2c00      	cmp	r4, #0
 8009856:	d048      	beq.n	80098ea <_malloc_r+0xe6>
 8009858:	6823      	ldr	r3, [r4, #0]
 800985a:	4631      	mov	r1, r6
 800985c:	4638      	mov	r0, r7
 800985e:	eb04 0903 	add.w	r9, r4, r3
 8009862:	f000 fc73 	bl	800a14c <_sbrk_r>
 8009866:	4581      	cmp	r9, r0
 8009868:	d13f      	bne.n	80098ea <_malloc_r+0xe6>
 800986a:	6821      	ldr	r1, [r4, #0]
 800986c:	1a6d      	subs	r5, r5, r1
 800986e:	4629      	mov	r1, r5
 8009870:	4638      	mov	r0, r7
 8009872:	f7ff ffa7 	bl	80097c4 <sbrk_aligned>
 8009876:	3001      	adds	r0, #1
 8009878:	d037      	beq.n	80098ea <_malloc_r+0xe6>
 800987a:	6823      	ldr	r3, [r4, #0]
 800987c:	442b      	add	r3, r5
 800987e:	6023      	str	r3, [r4, #0]
 8009880:	f8d8 3000 	ldr.w	r3, [r8]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d038      	beq.n	80098fa <_malloc_r+0xf6>
 8009888:	685a      	ldr	r2, [r3, #4]
 800988a:	42a2      	cmp	r2, r4
 800988c:	d12b      	bne.n	80098e6 <_malloc_r+0xe2>
 800988e:	2200      	movs	r2, #0
 8009890:	605a      	str	r2, [r3, #4]
 8009892:	e00f      	b.n	80098b4 <_malloc_r+0xb0>
 8009894:	6822      	ldr	r2, [r4, #0]
 8009896:	1b52      	subs	r2, r2, r5
 8009898:	d41f      	bmi.n	80098da <_malloc_r+0xd6>
 800989a:	2a0b      	cmp	r2, #11
 800989c:	d917      	bls.n	80098ce <_malloc_r+0xca>
 800989e:	1961      	adds	r1, r4, r5
 80098a0:	42a3      	cmp	r3, r4
 80098a2:	6025      	str	r5, [r4, #0]
 80098a4:	bf18      	it	ne
 80098a6:	6059      	strne	r1, [r3, #4]
 80098a8:	6863      	ldr	r3, [r4, #4]
 80098aa:	bf08      	it	eq
 80098ac:	f8c8 1000 	streq.w	r1, [r8]
 80098b0:	5162      	str	r2, [r4, r5]
 80098b2:	604b      	str	r3, [r1, #4]
 80098b4:	4638      	mov	r0, r7
 80098b6:	f104 060b 	add.w	r6, r4, #11
 80098ba:	f000 f829 	bl	8009910 <__malloc_unlock>
 80098be:	f026 0607 	bic.w	r6, r6, #7
 80098c2:	1d23      	adds	r3, r4, #4
 80098c4:	1af2      	subs	r2, r6, r3
 80098c6:	d0ae      	beq.n	8009826 <_malloc_r+0x22>
 80098c8:	1b9b      	subs	r3, r3, r6
 80098ca:	50a3      	str	r3, [r4, r2]
 80098cc:	e7ab      	b.n	8009826 <_malloc_r+0x22>
 80098ce:	42a3      	cmp	r3, r4
 80098d0:	6862      	ldr	r2, [r4, #4]
 80098d2:	d1dd      	bne.n	8009890 <_malloc_r+0x8c>
 80098d4:	f8c8 2000 	str.w	r2, [r8]
 80098d8:	e7ec      	b.n	80098b4 <_malloc_r+0xb0>
 80098da:	4623      	mov	r3, r4
 80098dc:	6864      	ldr	r4, [r4, #4]
 80098de:	e7ac      	b.n	800983a <_malloc_r+0x36>
 80098e0:	4634      	mov	r4, r6
 80098e2:	6876      	ldr	r6, [r6, #4]
 80098e4:	e7b4      	b.n	8009850 <_malloc_r+0x4c>
 80098e6:	4613      	mov	r3, r2
 80098e8:	e7cc      	b.n	8009884 <_malloc_r+0x80>
 80098ea:	230c      	movs	r3, #12
 80098ec:	603b      	str	r3, [r7, #0]
 80098ee:	4638      	mov	r0, r7
 80098f0:	f000 f80e 	bl	8009910 <__malloc_unlock>
 80098f4:	e797      	b.n	8009826 <_malloc_r+0x22>
 80098f6:	6025      	str	r5, [r4, #0]
 80098f8:	e7dc      	b.n	80098b4 <_malloc_r+0xb0>
 80098fa:	605b      	str	r3, [r3, #4]
 80098fc:	deff      	udf	#255	; 0xff
 80098fe:	bf00      	nop
 8009900:	20002030 	.word	0x20002030

08009904 <__malloc_lock>:
 8009904:	4801      	ldr	r0, [pc, #4]	; (800990c <__malloc_lock+0x8>)
 8009906:	f7ff bf0f 	b.w	8009728 <__retarget_lock_acquire_recursive>
 800990a:	bf00      	nop
 800990c:	2000202c 	.word	0x2000202c

08009910 <__malloc_unlock>:
 8009910:	4801      	ldr	r0, [pc, #4]	; (8009918 <__malloc_unlock+0x8>)
 8009912:	f7ff bf0a 	b.w	800972a <__retarget_lock_release_recursive>
 8009916:	bf00      	nop
 8009918:	2000202c 	.word	0x2000202c

0800991c <__sfputc_r>:
 800991c:	6893      	ldr	r3, [r2, #8]
 800991e:	3b01      	subs	r3, #1
 8009920:	2b00      	cmp	r3, #0
 8009922:	b410      	push	{r4}
 8009924:	6093      	str	r3, [r2, #8]
 8009926:	da08      	bge.n	800993a <__sfputc_r+0x1e>
 8009928:	6994      	ldr	r4, [r2, #24]
 800992a:	42a3      	cmp	r3, r4
 800992c:	db01      	blt.n	8009932 <__sfputc_r+0x16>
 800992e:	290a      	cmp	r1, #10
 8009930:	d103      	bne.n	800993a <__sfputc_r+0x1e>
 8009932:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009936:	f000 bb73 	b.w	800a020 <__swbuf_r>
 800993a:	6813      	ldr	r3, [r2, #0]
 800993c:	1c58      	adds	r0, r3, #1
 800993e:	6010      	str	r0, [r2, #0]
 8009940:	7019      	strb	r1, [r3, #0]
 8009942:	4608      	mov	r0, r1
 8009944:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009948:	4770      	bx	lr

0800994a <__sfputs_r>:
 800994a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800994c:	4606      	mov	r6, r0
 800994e:	460f      	mov	r7, r1
 8009950:	4614      	mov	r4, r2
 8009952:	18d5      	adds	r5, r2, r3
 8009954:	42ac      	cmp	r4, r5
 8009956:	d101      	bne.n	800995c <__sfputs_r+0x12>
 8009958:	2000      	movs	r0, #0
 800995a:	e007      	b.n	800996c <__sfputs_r+0x22>
 800995c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009960:	463a      	mov	r2, r7
 8009962:	4630      	mov	r0, r6
 8009964:	f7ff ffda 	bl	800991c <__sfputc_r>
 8009968:	1c43      	adds	r3, r0, #1
 800996a:	d1f3      	bne.n	8009954 <__sfputs_r+0xa>
 800996c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009970 <_vfiprintf_r>:
 8009970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009974:	460d      	mov	r5, r1
 8009976:	b09d      	sub	sp, #116	; 0x74
 8009978:	4614      	mov	r4, r2
 800997a:	4698      	mov	r8, r3
 800997c:	4606      	mov	r6, r0
 800997e:	b118      	cbz	r0, 8009988 <_vfiprintf_r+0x18>
 8009980:	6a03      	ldr	r3, [r0, #32]
 8009982:	b90b      	cbnz	r3, 8009988 <_vfiprintf_r+0x18>
 8009984:	f7ff fdcc 	bl	8009520 <__sinit>
 8009988:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800998a:	07d9      	lsls	r1, r3, #31
 800998c:	d405      	bmi.n	800999a <_vfiprintf_r+0x2a>
 800998e:	89ab      	ldrh	r3, [r5, #12]
 8009990:	059a      	lsls	r2, r3, #22
 8009992:	d402      	bmi.n	800999a <_vfiprintf_r+0x2a>
 8009994:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009996:	f7ff fec7 	bl	8009728 <__retarget_lock_acquire_recursive>
 800999a:	89ab      	ldrh	r3, [r5, #12]
 800999c:	071b      	lsls	r3, r3, #28
 800999e:	d501      	bpl.n	80099a4 <_vfiprintf_r+0x34>
 80099a0:	692b      	ldr	r3, [r5, #16]
 80099a2:	b99b      	cbnz	r3, 80099cc <_vfiprintf_r+0x5c>
 80099a4:	4629      	mov	r1, r5
 80099a6:	4630      	mov	r0, r6
 80099a8:	f000 fb78 	bl	800a09c <__swsetup_r>
 80099ac:	b170      	cbz	r0, 80099cc <_vfiprintf_r+0x5c>
 80099ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099b0:	07dc      	lsls	r4, r3, #31
 80099b2:	d504      	bpl.n	80099be <_vfiprintf_r+0x4e>
 80099b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80099b8:	b01d      	add	sp, #116	; 0x74
 80099ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099be:	89ab      	ldrh	r3, [r5, #12]
 80099c0:	0598      	lsls	r0, r3, #22
 80099c2:	d4f7      	bmi.n	80099b4 <_vfiprintf_r+0x44>
 80099c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099c6:	f7ff feb0 	bl	800972a <__retarget_lock_release_recursive>
 80099ca:	e7f3      	b.n	80099b4 <_vfiprintf_r+0x44>
 80099cc:	2300      	movs	r3, #0
 80099ce:	9309      	str	r3, [sp, #36]	; 0x24
 80099d0:	2320      	movs	r3, #32
 80099d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80099da:	2330      	movs	r3, #48	; 0x30
 80099dc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009b90 <_vfiprintf_r+0x220>
 80099e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099e4:	f04f 0901 	mov.w	r9, #1
 80099e8:	4623      	mov	r3, r4
 80099ea:	469a      	mov	sl, r3
 80099ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099f0:	b10a      	cbz	r2, 80099f6 <_vfiprintf_r+0x86>
 80099f2:	2a25      	cmp	r2, #37	; 0x25
 80099f4:	d1f9      	bne.n	80099ea <_vfiprintf_r+0x7a>
 80099f6:	ebba 0b04 	subs.w	fp, sl, r4
 80099fa:	d00b      	beq.n	8009a14 <_vfiprintf_r+0xa4>
 80099fc:	465b      	mov	r3, fp
 80099fe:	4622      	mov	r2, r4
 8009a00:	4629      	mov	r1, r5
 8009a02:	4630      	mov	r0, r6
 8009a04:	f7ff ffa1 	bl	800994a <__sfputs_r>
 8009a08:	3001      	adds	r0, #1
 8009a0a:	f000 80a9 	beq.w	8009b60 <_vfiprintf_r+0x1f0>
 8009a0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a10:	445a      	add	r2, fp
 8009a12:	9209      	str	r2, [sp, #36]	; 0x24
 8009a14:	f89a 3000 	ldrb.w	r3, [sl]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	f000 80a1 	beq.w	8009b60 <_vfiprintf_r+0x1f0>
 8009a1e:	2300      	movs	r3, #0
 8009a20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a28:	f10a 0a01 	add.w	sl, sl, #1
 8009a2c:	9304      	str	r3, [sp, #16]
 8009a2e:	9307      	str	r3, [sp, #28]
 8009a30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a34:	931a      	str	r3, [sp, #104]	; 0x68
 8009a36:	4654      	mov	r4, sl
 8009a38:	2205      	movs	r2, #5
 8009a3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a3e:	4854      	ldr	r0, [pc, #336]	; (8009b90 <_vfiprintf_r+0x220>)
 8009a40:	f7f6 fbc6 	bl	80001d0 <memchr>
 8009a44:	9a04      	ldr	r2, [sp, #16]
 8009a46:	b9d8      	cbnz	r0, 8009a80 <_vfiprintf_r+0x110>
 8009a48:	06d1      	lsls	r1, r2, #27
 8009a4a:	bf44      	itt	mi
 8009a4c:	2320      	movmi	r3, #32
 8009a4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a52:	0713      	lsls	r3, r2, #28
 8009a54:	bf44      	itt	mi
 8009a56:	232b      	movmi	r3, #43	; 0x2b
 8009a58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a5c:	f89a 3000 	ldrb.w	r3, [sl]
 8009a60:	2b2a      	cmp	r3, #42	; 0x2a
 8009a62:	d015      	beq.n	8009a90 <_vfiprintf_r+0x120>
 8009a64:	9a07      	ldr	r2, [sp, #28]
 8009a66:	4654      	mov	r4, sl
 8009a68:	2000      	movs	r0, #0
 8009a6a:	f04f 0c0a 	mov.w	ip, #10
 8009a6e:	4621      	mov	r1, r4
 8009a70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a74:	3b30      	subs	r3, #48	; 0x30
 8009a76:	2b09      	cmp	r3, #9
 8009a78:	d94d      	bls.n	8009b16 <_vfiprintf_r+0x1a6>
 8009a7a:	b1b0      	cbz	r0, 8009aaa <_vfiprintf_r+0x13a>
 8009a7c:	9207      	str	r2, [sp, #28]
 8009a7e:	e014      	b.n	8009aaa <_vfiprintf_r+0x13a>
 8009a80:	eba0 0308 	sub.w	r3, r0, r8
 8009a84:	fa09 f303 	lsl.w	r3, r9, r3
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	9304      	str	r3, [sp, #16]
 8009a8c:	46a2      	mov	sl, r4
 8009a8e:	e7d2      	b.n	8009a36 <_vfiprintf_r+0xc6>
 8009a90:	9b03      	ldr	r3, [sp, #12]
 8009a92:	1d19      	adds	r1, r3, #4
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	9103      	str	r1, [sp, #12]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	bfbb      	ittet	lt
 8009a9c:	425b      	neglt	r3, r3
 8009a9e:	f042 0202 	orrlt.w	r2, r2, #2
 8009aa2:	9307      	strge	r3, [sp, #28]
 8009aa4:	9307      	strlt	r3, [sp, #28]
 8009aa6:	bfb8      	it	lt
 8009aa8:	9204      	strlt	r2, [sp, #16]
 8009aaa:	7823      	ldrb	r3, [r4, #0]
 8009aac:	2b2e      	cmp	r3, #46	; 0x2e
 8009aae:	d10c      	bne.n	8009aca <_vfiprintf_r+0x15a>
 8009ab0:	7863      	ldrb	r3, [r4, #1]
 8009ab2:	2b2a      	cmp	r3, #42	; 0x2a
 8009ab4:	d134      	bne.n	8009b20 <_vfiprintf_r+0x1b0>
 8009ab6:	9b03      	ldr	r3, [sp, #12]
 8009ab8:	1d1a      	adds	r2, r3, #4
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	9203      	str	r2, [sp, #12]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	bfb8      	it	lt
 8009ac2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009ac6:	3402      	adds	r4, #2
 8009ac8:	9305      	str	r3, [sp, #20]
 8009aca:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009ba0 <_vfiprintf_r+0x230>
 8009ace:	7821      	ldrb	r1, [r4, #0]
 8009ad0:	2203      	movs	r2, #3
 8009ad2:	4650      	mov	r0, sl
 8009ad4:	f7f6 fb7c 	bl	80001d0 <memchr>
 8009ad8:	b138      	cbz	r0, 8009aea <_vfiprintf_r+0x17a>
 8009ada:	9b04      	ldr	r3, [sp, #16]
 8009adc:	eba0 000a 	sub.w	r0, r0, sl
 8009ae0:	2240      	movs	r2, #64	; 0x40
 8009ae2:	4082      	lsls	r2, r0
 8009ae4:	4313      	orrs	r3, r2
 8009ae6:	3401      	adds	r4, #1
 8009ae8:	9304      	str	r3, [sp, #16]
 8009aea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aee:	4829      	ldr	r0, [pc, #164]	; (8009b94 <_vfiprintf_r+0x224>)
 8009af0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009af4:	2206      	movs	r2, #6
 8009af6:	f7f6 fb6b 	bl	80001d0 <memchr>
 8009afa:	2800      	cmp	r0, #0
 8009afc:	d03f      	beq.n	8009b7e <_vfiprintf_r+0x20e>
 8009afe:	4b26      	ldr	r3, [pc, #152]	; (8009b98 <_vfiprintf_r+0x228>)
 8009b00:	bb1b      	cbnz	r3, 8009b4a <_vfiprintf_r+0x1da>
 8009b02:	9b03      	ldr	r3, [sp, #12]
 8009b04:	3307      	adds	r3, #7
 8009b06:	f023 0307 	bic.w	r3, r3, #7
 8009b0a:	3308      	adds	r3, #8
 8009b0c:	9303      	str	r3, [sp, #12]
 8009b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b10:	443b      	add	r3, r7
 8009b12:	9309      	str	r3, [sp, #36]	; 0x24
 8009b14:	e768      	b.n	80099e8 <_vfiprintf_r+0x78>
 8009b16:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b1a:	460c      	mov	r4, r1
 8009b1c:	2001      	movs	r0, #1
 8009b1e:	e7a6      	b.n	8009a6e <_vfiprintf_r+0xfe>
 8009b20:	2300      	movs	r3, #0
 8009b22:	3401      	adds	r4, #1
 8009b24:	9305      	str	r3, [sp, #20]
 8009b26:	4619      	mov	r1, r3
 8009b28:	f04f 0c0a 	mov.w	ip, #10
 8009b2c:	4620      	mov	r0, r4
 8009b2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b32:	3a30      	subs	r2, #48	; 0x30
 8009b34:	2a09      	cmp	r2, #9
 8009b36:	d903      	bls.n	8009b40 <_vfiprintf_r+0x1d0>
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d0c6      	beq.n	8009aca <_vfiprintf_r+0x15a>
 8009b3c:	9105      	str	r1, [sp, #20]
 8009b3e:	e7c4      	b.n	8009aca <_vfiprintf_r+0x15a>
 8009b40:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b44:	4604      	mov	r4, r0
 8009b46:	2301      	movs	r3, #1
 8009b48:	e7f0      	b.n	8009b2c <_vfiprintf_r+0x1bc>
 8009b4a:	ab03      	add	r3, sp, #12
 8009b4c:	9300      	str	r3, [sp, #0]
 8009b4e:	462a      	mov	r2, r5
 8009b50:	4b12      	ldr	r3, [pc, #72]	; (8009b9c <_vfiprintf_r+0x22c>)
 8009b52:	a904      	add	r1, sp, #16
 8009b54:	4630      	mov	r0, r6
 8009b56:	f3af 8000 	nop.w
 8009b5a:	4607      	mov	r7, r0
 8009b5c:	1c78      	adds	r0, r7, #1
 8009b5e:	d1d6      	bne.n	8009b0e <_vfiprintf_r+0x19e>
 8009b60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b62:	07d9      	lsls	r1, r3, #31
 8009b64:	d405      	bmi.n	8009b72 <_vfiprintf_r+0x202>
 8009b66:	89ab      	ldrh	r3, [r5, #12]
 8009b68:	059a      	lsls	r2, r3, #22
 8009b6a:	d402      	bmi.n	8009b72 <_vfiprintf_r+0x202>
 8009b6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b6e:	f7ff fddc 	bl	800972a <__retarget_lock_release_recursive>
 8009b72:	89ab      	ldrh	r3, [r5, #12]
 8009b74:	065b      	lsls	r3, r3, #25
 8009b76:	f53f af1d 	bmi.w	80099b4 <_vfiprintf_r+0x44>
 8009b7a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b7c:	e71c      	b.n	80099b8 <_vfiprintf_r+0x48>
 8009b7e:	ab03      	add	r3, sp, #12
 8009b80:	9300      	str	r3, [sp, #0]
 8009b82:	462a      	mov	r2, r5
 8009b84:	4b05      	ldr	r3, [pc, #20]	; (8009b9c <_vfiprintf_r+0x22c>)
 8009b86:	a904      	add	r1, sp, #16
 8009b88:	4630      	mov	r0, r6
 8009b8a:	f000 f879 	bl	8009c80 <_printf_i>
 8009b8e:	e7e4      	b.n	8009b5a <_vfiprintf_r+0x1ea>
 8009b90:	0800a32c 	.word	0x0800a32c
 8009b94:	0800a336 	.word	0x0800a336
 8009b98:	00000000 	.word	0x00000000
 8009b9c:	0800994b 	.word	0x0800994b
 8009ba0:	0800a332 	.word	0x0800a332

08009ba4 <_printf_common>:
 8009ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ba8:	4616      	mov	r6, r2
 8009baa:	4699      	mov	r9, r3
 8009bac:	688a      	ldr	r2, [r1, #8]
 8009bae:	690b      	ldr	r3, [r1, #16]
 8009bb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	bfb8      	it	lt
 8009bb8:	4613      	movlt	r3, r2
 8009bba:	6033      	str	r3, [r6, #0]
 8009bbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009bc0:	4607      	mov	r7, r0
 8009bc2:	460c      	mov	r4, r1
 8009bc4:	b10a      	cbz	r2, 8009bca <_printf_common+0x26>
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	6033      	str	r3, [r6, #0]
 8009bca:	6823      	ldr	r3, [r4, #0]
 8009bcc:	0699      	lsls	r1, r3, #26
 8009bce:	bf42      	ittt	mi
 8009bd0:	6833      	ldrmi	r3, [r6, #0]
 8009bd2:	3302      	addmi	r3, #2
 8009bd4:	6033      	strmi	r3, [r6, #0]
 8009bd6:	6825      	ldr	r5, [r4, #0]
 8009bd8:	f015 0506 	ands.w	r5, r5, #6
 8009bdc:	d106      	bne.n	8009bec <_printf_common+0x48>
 8009bde:	f104 0a19 	add.w	sl, r4, #25
 8009be2:	68e3      	ldr	r3, [r4, #12]
 8009be4:	6832      	ldr	r2, [r6, #0]
 8009be6:	1a9b      	subs	r3, r3, r2
 8009be8:	42ab      	cmp	r3, r5
 8009bea:	dc26      	bgt.n	8009c3a <_printf_common+0x96>
 8009bec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009bf0:	1e13      	subs	r3, r2, #0
 8009bf2:	6822      	ldr	r2, [r4, #0]
 8009bf4:	bf18      	it	ne
 8009bf6:	2301      	movne	r3, #1
 8009bf8:	0692      	lsls	r2, r2, #26
 8009bfa:	d42b      	bmi.n	8009c54 <_printf_common+0xb0>
 8009bfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009c00:	4649      	mov	r1, r9
 8009c02:	4638      	mov	r0, r7
 8009c04:	47c0      	blx	r8
 8009c06:	3001      	adds	r0, #1
 8009c08:	d01e      	beq.n	8009c48 <_printf_common+0xa4>
 8009c0a:	6823      	ldr	r3, [r4, #0]
 8009c0c:	6922      	ldr	r2, [r4, #16]
 8009c0e:	f003 0306 	and.w	r3, r3, #6
 8009c12:	2b04      	cmp	r3, #4
 8009c14:	bf02      	ittt	eq
 8009c16:	68e5      	ldreq	r5, [r4, #12]
 8009c18:	6833      	ldreq	r3, [r6, #0]
 8009c1a:	1aed      	subeq	r5, r5, r3
 8009c1c:	68a3      	ldr	r3, [r4, #8]
 8009c1e:	bf0c      	ite	eq
 8009c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c24:	2500      	movne	r5, #0
 8009c26:	4293      	cmp	r3, r2
 8009c28:	bfc4      	itt	gt
 8009c2a:	1a9b      	subgt	r3, r3, r2
 8009c2c:	18ed      	addgt	r5, r5, r3
 8009c2e:	2600      	movs	r6, #0
 8009c30:	341a      	adds	r4, #26
 8009c32:	42b5      	cmp	r5, r6
 8009c34:	d11a      	bne.n	8009c6c <_printf_common+0xc8>
 8009c36:	2000      	movs	r0, #0
 8009c38:	e008      	b.n	8009c4c <_printf_common+0xa8>
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	4652      	mov	r2, sl
 8009c3e:	4649      	mov	r1, r9
 8009c40:	4638      	mov	r0, r7
 8009c42:	47c0      	blx	r8
 8009c44:	3001      	adds	r0, #1
 8009c46:	d103      	bne.n	8009c50 <_printf_common+0xac>
 8009c48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c50:	3501      	adds	r5, #1
 8009c52:	e7c6      	b.n	8009be2 <_printf_common+0x3e>
 8009c54:	18e1      	adds	r1, r4, r3
 8009c56:	1c5a      	adds	r2, r3, #1
 8009c58:	2030      	movs	r0, #48	; 0x30
 8009c5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009c5e:	4422      	add	r2, r4
 8009c60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009c64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009c68:	3302      	adds	r3, #2
 8009c6a:	e7c7      	b.n	8009bfc <_printf_common+0x58>
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	4622      	mov	r2, r4
 8009c70:	4649      	mov	r1, r9
 8009c72:	4638      	mov	r0, r7
 8009c74:	47c0      	blx	r8
 8009c76:	3001      	adds	r0, #1
 8009c78:	d0e6      	beq.n	8009c48 <_printf_common+0xa4>
 8009c7a:	3601      	adds	r6, #1
 8009c7c:	e7d9      	b.n	8009c32 <_printf_common+0x8e>
	...

08009c80 <_printf_i>:
 8009c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c84:	7e0f      	ldrb	r7, [r1, #24]
 8009c86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009c88:	2f78      	cmp	r7, #120	; 0x78
 8009c8a:	4691      	mov	r9, r2
 8009c8c:	4680      	mov	r8, r0
 8009c8e:	460c      	mov	r4, r1
 8009c90:	469a      	mov	sl, r3
 8009c92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009c96:	d807      	bhi.n	8009ca8 <_printf_i+0x28>
 8009c98:	2f62      	cmp	r7, #98	; 0x62
 8009c9a:	d80a      	bhi.n	8009cb2 <_printf_i+0x32>
 8009c9c:	2f00      	cmp	r7, #0
 8009c9e:	f000 80d4 	beq.w	8009e4a <_printf_i+0x1ca>
 8009ca2:	2f58      	cmp	r7, #88	; 0x58
 8009ca4:	f000 80c0 	beq.w	8009e28 <_printf_i+0x1a8>
 8009ca8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009cac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009cb0:	e03a      	b.n	8009d28 <_printf_i+0xa8>
 8009cb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009cb6:	2b15      	cmp	r3, #21
 8009cb8:	d8f6      	bhi.n	8009ca8 <_printf_i+0x28>
 8009cba:	a101      	add	r1, pc, #4	; (adr r1, 8009cc0 <_printf_i+0x40>)
 8009cbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009cc0:	08009d19 	.word	0x08009d19
 8009cc4:	08009d2d 	.word	0x08009d2d
 8009cc8:	08009ca9 	.word	0x08009ca9
 8009ccc:	08009ca9 	.word	0x08009ca9
 8009cd0:	08009ca9 	.word	0x08009ca9
 8009cd4:	08009ca9 	.word	0x08009ca9
 8009cd8:	08009d2d 	.word	0x08009d2d
 8009cdc:	08009ca9 	.word	0x08009ca9
 8009ce0:	08009ca9 	.word	0x08009ca9
 8009ce4:	08009ca9 	.word	0x08009ca9
 8009ce8:	08009ca9 	.word	0x08009ca9
 8009cec:	08009e31 	.word	0x08009e31
 8009cf0:	08009d59 	.word	0x08009d59
 8009cf4:	08009deb 	.word	0x08009deb
 8009cf8:	08009ca9 	.word	0x08009ca9
 8009cfc:	08009ca9 	.word	0x08009ca9
 8009d00:	08009e53 	.word	0x08009e53
 8009d04:	08009ca9 	.word	0x08009ca9
 8009d08:	08009d59 	.word	0x08009d59
 8009d0c:	08009ca9 	.word	0x08009ca9
 8009d10:	08009ca9 	.word	0x08009ca9
 8009d14:	08009df3 	.word	0x08009df3
 8009d18:	682b      	ldr	r3, [r5, #0]
 8009d1a:	1d1a      	adds	r2, r3, #4
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	602a      	str	r2, [r5, #0]
 8009d20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009d28:	2301      	movs	r3, #1
 8009d2a:	e09f      	b.n	8009e6c <_printf_i+0x1ec>
 8009d2c:	6820      	ldr	r0, [r4, #0]
 8009d2e:	682b      	ldr	r3, [r5, #0]
 8009d30:	0607      	lsls	r7, r0, #24
 8009d32:	f103 0104 	add.w	r1, r3, #4
 8009d36:	6029      	str	r1, [r5, #0]
 8009d38:	d501      	bpl.n	8009d3e <_printf_i+0xbe>
 8009d3a:	681e      	ldr	r6, [r3, #0]
 8009d3c:	e003      	b.n	8009d46 <_printf_i+0xc6>
 8009d3e:	0646      	lsls	r6, r0, #25
 8009d40:	d5fb      	bpl.n	8009d3a <_printf_i+0xba>
 8009d42:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009d46:	2e00      	cmp	r6, #0
 8009d48:	da03      	bge.n	8009d52 <_printf_i+0xd2>
 8009d4a:	232d      	movs	r3, #45	; 0x2d
 8009d4c:	4276      	negs	r6, r6
 8009d4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d52:	485a      	ldr	r0, [pc, #360]	; (8009ebc <_printf_i+0x23c>)
 8009d54:	230a      	movs	r3, #10
 8009d56:	e012      	b.n	8009d7e <_printf_i+0xfe>
 8009d58:	682b      	ldr	r3, [r5, #0]
 8009d5a:	6820      	ldr	r0, [r4, #0]
 8009d5c:	1d19      	adds	r1, r3, #4
 8009d5e:	6029      	str	r1, [r5, #0]
 8009d60:	0605      	lsls	r5, r0, #24
 8009d62:	d501      	bpl.n	8009d68 <_printf_i+0xe8>
 8009d64:	681e      	ldr	r6, [r3, #0]
 8009d66:	e002      	b.n	8009d6e <_printf_i+0xee>
 8009d68:	0641      	lsls	r1, r0, #25
 8009d6a:	d5fb      	bpl.n	8009d64 <_printf_i+0xe4>
 8009d6c:	881e      	ldrh	r6, [r3, #0]
 8009d6e:	4853      	ldr	r0, [pc, #332]	; (8009ebc <_printf_i+0x23c>)
 8009d70:	2f6f      	cmp	r7, #111	; 0x6f
 8009d72:	bf0c      	ite	eq
 8009d74:	2308      	moveq	r3, #8
 8009d76:	230a      	movne	r3, #10
 8009d78:	2100      	movs	r1, #0
 8009d7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009d7e:	6865      	ldr	r5, [r4, #4]
 8009d80:	60a5      	str	r5, [r4, #8]
 8009d82:	2d00      	cmp	r5, #0
 8009d84:	bfa2      	ittt	ge
 8009d86:	6821      	ldrge	r1, [r4, #0]
 8009d88:	f021 0104 	bicge.w	r1, r1, #4
 8009d8c:	6021      	strge	r1, [r4, #0]
 8009d8e:	b90e      	cbnz	r6, 8009d94 <_printf_i+0x114>
 8009d90:	2d00      	cmp	r5, #0
 8009d92:	d04b      	beq.n	8009e2c <_printf_i+0x1ac>
 8009d94:	4615      	mov	r5, r2
 8009d96:	fbb6 f1f3 	udiv	r1, r6, r3
 8009d9a:	fb03 6711 	mls	r7, r3, r1, r6
 8009d9e:	5dc7      	ldrb	r7, [r0, r7]
 8009da0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009da4:	4637      	mov	r7, r6
 8009da6:	42bb      	cmp	r3, r7
 8009da8:	460e      	mov	r6, r1
 8009daa:	d9f4      	bls.n	8009d96 <_printf_i+0x116>
 8009dac:	2b08      	cmp	r3, #8
 8009dae:	d10b      	bne.n	8009dc8 <_printf_i+0x148>
 8009db0:	6823      	ldr	r3, [r4, #0]
 8009db2:	07de      	lsls	r6, r3, #31
 8009db4:	d508      	bpl.n	8009dc8 <_printf_i+0x148>
 8009db6:	6923      	ldr	r3, [r4, #16]
 8009db8:	6861      	ldr	r1, [r4, #4]
 8009dba:	4299      	cmp	r1, r3
 8009dbc:	bfde      	ittt	le
 8009dbe:	2330      	movle	r3, #48	; 0x30
 8009dc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009dc4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009dc8:	1b52      	subs	r2, r2, r5
 8009dca:	6122      	str	r2, [r4, #16]
 8009dcc:	f8cd a000 	str.w	sl, [sp]
 8009dd0:	464b      	mov	r3, r9
 8009dd2:	aa03      	add	r2, sp, #12
 8009dd4:	4621      	mov	r1, r4
 8009dd6:	4640      	mov	r0, r8
 8009dd8:	f7ff fee4 	bl	8009ba4 <_printf_common>
 8009ddc:	3001      	adds	r0, #1
 8009dde:	d14a      	bne.n	8009e76 <_printf_i+0x1f6>
 8009de0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009de4:	b004      	add	sp, #16
 8009de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dea:	6823      	ldr	r3, [r4, #0]
 8009dec:	f043 0320 	orr.w	r3, r3, #32
 8009df0:	6023      	str	r3, [r4, #0]
 8009df2:	4833      	ldr	r0, [pc, #204]	; (8009ec0 <_printf_i+0x240>)
 8009df4:	2778      	movs	r7, #120	; 0x78
 8009df6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009dfa:	6823      	ldr	r3, [r4, #0]
 8009dfc:	6829      	ldr	r1, [r5, #0]
 8009dfe:	061f      	lsls	r7, r3, #24
 8009e00:	f851 6b04 	ldr.w	r6, [r1], #4
 8009e04:	d402      	bmi.n	8009e0c <_printf_i+0x18c>
 8009e06:	065f      	lsls	r7, r3, #25
 8009e08:	bf48      	it	mi
 8009e0a:	b2b6      	uxthmi	r6, r6
 8009e0c:	07df      	lsls	r7, r3, #31
 8009e0e:	bf48      	it	mi
 8009e10:	f043 0320 	orrmi.w	r3, r3, #32
 8009e14:	6029      	str	r1, [r5, #0]
 8009e16:	bf48      	it	mi
 8009e18:	6023      	strmi	r3, [r4, #0]
 8009e1a:	b91e      	cbnz	r6, 8009e24 <_printf_i+0x1a4>
 8009e1c:	6823      	ldr	r3, [r4, #0]
 8009e1e:	f023 0320 	bic.w	r3, r3, #32
 8009e22:	6023      	str	r3, [r4, #0]
 8009e24:	2310      	movs	r3, #16
 8009e26:	e7a7      	b.n	8009d78 <_printf_i+0xf8>
 8009e28:	4824      	ldr	r0, [pc, #144]	; (8009ebc <_printf_i+0x23c>)
 8009e2a:	e7e4      	b.n	8009df6 <_printf_i+0x176>
 8009e2c:	4615      	mov	r5, r2
 8009e2e:	e7bd      	b.n	8009dac <_printf_i+0x12c>
 8009e30:	682b      	ldr	r3, [r5, #0]
 8009e32:	6826      	ldr	r6, [r4, #0]
 8009e34:	6961      	ldr	r1, [r4, #20]
 8009e36:	1d18      	adds	r0, r3, #4
 8009e38:	6028      	str	r0, [r5, #0]
 8009e3a:	0635      	lsls	r5, r6, #24
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	d501      	bpl.n	8009e44 <_printf_i+0x1c4>
 8009e40:	6019      	str	r1, [r3, #0]
 8009e42:	e002      	b.n	8009e4a <_printf_i+0x1ca>
 8009e44:	0670      	lsls	r0, r6, #25
 8009e46:	d5fb      	bpl.n	8009e40 <_printf_i+0x1c0>
 8009e48:	8019      	strh	r1, [r3, #0]
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	6123      	str	r3, [r4, #16]
 8009e4e:	4615      	mov	r5, r2
 8009e50:	e7bc      	b.n	8009dcc <_printf_i+0x14c>
 8009e52:	682b      	ldr	r3, [r5, #0]
 8009e54:	1d1a      	adds	r2, r3, #4
 8009e56:	602a      	str	r2, [r5, #0]
 8009e58:	681d      	ldr	r5, [r3, #0]
 8009e5a:	6862      	ldr	r2, [r4, #4]
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	4628      	mov	r0, r5
 8009e60:	f7f6 f9b6 	bl	80001d0 <memchr>
 8009e64:	b108      	cbz	r0, 8009e6a <_printf_i+0x1ea>
 8009e66:	1b40      	subs	r0, r0, r5
 8009e68:	6060      	str	r0, [r4, #4]
 8009e6a:	6863      	ldr	r3, [r4, #4]
 8009e6c:	6123      	str	r3, [r4, #16]
 8009e6e:	2300      	movs	r3, #0
 8009e70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e74:	e7aa      	b.n	8009dcc <_printf_i+0x14c>
 8009e76:	6923      	ldr	r3, [r4, #16]
 8009e78:	462a      	mov	r2, r5
 8009e7a:	4649      	mov	r1, r9
 8009e7c:	4640      	mov	r0, r8
 8009e7e:	47d0      	blx	sl
 8009e80:	3001      	adds	r0, #1
 8009e82:	d0ad      	beq.n	8009de0 <_printf_i+0x160>
 8009e84:	6823      	ldr	r3, [r4, #0]
 8009e86:	079b      	lsls	r3, r3, #30
 8009e88:	d413      	bmi.n	8009eb2 <_printf_i+0x232>
 8009e8a:	68e0      	ldr	r0, [r4, #12]
 8009e8c:	9b03      	ldr	r3, [sp, #12]
 8009e8e:	4298      	cmp	r0, r3
 8009e90:	bfb8      	it	lt
 8009e92:	4618      	movlt	r0, r3
 8009e94:	e7a6      	b.n	8009de4 <_printf_i+0x164>
 8009e96:	2301      	movs	r3, #1
 8009e98:	4632      	mov	r2, r6
 8009e9a:	4649      	mov	r1, r9
 8009e9c:	4640      	mov	r0, r8
 8009e9e:	47d0      	blx	sl
 8009ea0:	3001      	adds	r0, #1
 8009ea2:	d09d      	beq.n	8009de0 <_printf_i+0x160>
 8009ea4:	3501      	adds	r5, #1
 8009ea6:	68e3      	ldr	r3, [r4, #12]
 8009ea8:	9903      	ldr	r1, [sp, #12]
 8009eaa:	1a5b      	subs	r3, r3, r1
 8009eac:	42ab      	cmp	r3, r5
 8009eae:	dcf2      	bgt.n	8009e96 <_printf_i+0x216>
 8009eb0:	e7eb      	b.n	8009e8a <_printf_i+0x20a>
 8009eb2:	2500      	movs	r5, #0
 8009eb4:	f104 0619 	add.w	r6, r4, #25
 8009eb8:	e7f5      	b.n	8009ea6 <_printf_i+0x226>
 8009eba:	bf00      	nop
 8009ebc:	0800a33d 	.word	0x0800a33d
 8009ec0:	0800a34e 	.word	0x0800a34e

08009ec4 <__sflush_r>:
 8009ec4:	898a      	ldrh	r2, [r1, #12]
 8009ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eca:	4605      	mov	r5, r0
 8009ecc:	0710      	lsls	r0, r2, #28
 8009ece:	460c      	mov	r4, r1
 8009ed0:	d458      	bmi.n	8009f84 <__sflush_r+0xc0>
 8009ed2:	684b      	ldr	r3, [r1, #4]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	dc05      	bgt.n	8009ee4 <__sflush_r+0x20>
 8009ed8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	dc02      	bgt.n	8009ee4 <__sflush_r+0x20>
 8009ede:	2000      	movs	r0, #0
 8009ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ee4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ee6:	2e00      	cmp	r6, #0
 8009ee8:	d0f9      	beq.n	8009ede <__sflush_r+0x1a>
 8009eea:	2300      	movs	r3, #0
 8009eec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ef0:	682f      	ldr	r7, [r5, #0]
 8009ef2:	6a21      	ldr	r1, [r4, #32]
 8009ef4:	602b      	str	r3, [r5, #0]
 8009ef6:	d032      	beq.n	8009f5e <__sflush_r+0x9a>
 8009ef8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009efa:	89a3      	ldrh	r3, [r4, #12]
 8009efc:	075a      	lsls	r2, r3, #29
 8009efe:	d505      	bpl.n	8009f0c <__sflush_r+0x48>
 8009f00:	6863      	ldr	r3, [r4, #4]
 8009f02:	1ac0      	subs	r0, r0, r3
 8009f04:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f06:	b10b      	cbz	r3, 8009f0c <__sflush_r+0x48>
 8009f08:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009f0a:	1ac0      	subs	r0, r0, r3
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	4602      	mov	r2, r0
 8009f10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f12:	6a21      	ldr	r1, [r4, #32]
 8009f14:	4628      	mov	r0, r5
 8009f16:	47b0      	blx	r6
 8009f18:	1c43      	adds	r3, r0, #1
 8009f1a:	89a3      	ldrh	r3, [r4, #12]
 8009f1c:	d106      	bne.n	8009f2c <__sflush_r+0x68>
 8009f1e:	6829      	ldr	r1, [r5, #0]
 8009f20:	291d      	cmp	r1, #29
 8009f22:	d82b      	bhi.n	8009f7c <__sflush_r+0xb8>
 8009f24:	4a29      	ldr	r2, [pc, #164]	; (8009fcc <__sflush_r+0x108>)
 8009f26:	410a      	asrs	r2, r1
 8009f28:	07d6      	lsls	r6, r2, #31
 8009f2a:	d427      	bmi.n	8009f7c <__sflush_r+0xb8>
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	6062      	str	r2, [r4, #4]
 8009f30:	04d9      	lsls	r1, r3, #19
 8009f32:	6922      	ldr	r2, [r4, #16]
 8009f34:	6022      	str	r2, [r4, #0]
 8009f36:	d504      	bpl.n	8009f42 <__sflush_r+0x7e>
 8009f38:	1c42      	adds	r2, r0, #1
 8009f3a:	d101      	bne.n	8009f40 <__sflush_r+0x7c>
 8009f3c:	682b      	ldr	r3, [r5, #0]
 8009f3e:	b903      	cbnz	r3, 8009f42 <__sflush_r+0x7e>
 8009f40:	6560      	str	r0, [r4, #84]	; 0x54
 8009f42:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f44:	602f      	str	r7, [r5, #0]
 8009f46:	2900      	cmp	r1, #0
 8009f48:	d0c9      	beq.n	8009ede <__sflush_r+0x1a>
 8009f4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f4e:	4299      	cmp	r1, r3
 8009f50:	d002      	beq.n	8009f58 <__sflush_r+0x94>
 8009f52:	4628      	mov	r0, r5
 8009f54:	f7ff fbea 	bl	800972c <_free_r>
 8009f58:	2000      	movs	r0, #0
 8009f5a:	6360      	str	r0, [r4, #52]	; 0x34
 8009f5c:	e7c0      	b.n	8009ee0 <__sflush_r+0x1c>
 8009f5e:	2301      	movs	r3, #1
 8009f60:	4628      	mov	r0, r5
 8009f62:	47b0      	blx	r6
 8009f64:	1c41      	adds	r1, r0, #1
 8009f66:	d1c8      	bne.n	8009efa <__sflush_r+0x36>
 8009f68:	682b      	ldr	r3, [r5, #0]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d0c5      	beq.n	8009efa <__sflush_r+0x36>
 8009f6e:	2b1d      	cmp	r3, #29
 8009f70:	d001      	beq.n	8009f76 <__sflush_r+0xb2>
 8009f72:	2b16      	cmp	r3, #22
 8009f74:	d101      	bne.n	8009f7a <__sflush_r+0xb6>
 8009f76:	602f      	str	r7, [r5, #0]
 8009f78:	e7b1      	b.n	8009ede <__sflush_r+0x1a>
 8009f7a:	89a3      	ldrh	r3, [r4, #12]
 8009f7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f80:	81a3      	strh	r3, [r4, #12]
 8009f82:	e7ad      	b.n	8009ee0 <__sflush_r+0x1c>
 8009f84:	690f      	ldr	r7, [r1, #16]
 8009f86:	2f00      	cmp	r7, #0
 8009f88:	d0a9      	beq.n	8009ede <__sflush_r+0x1a>
 8009f8a:	0793      	lsls	r3, r2, #30
 8009f8c:	680e      	ldr	r6, [r1, #0]
 8009f8e:	bf08      	it	eq
 8009f90:	694b      	ldreq	r3, [r1, #20]
 8009f92:	600f      	str	r7, [r1, #0]
 8009f94:	bf18      	it	ne
 8009f96:	2300      	movne	r3, #0
 8009f98:	eba6 0807 	sub.w	r8, r6, r7
 8009f9c:	608b      	str	r3, [r1, #8]
 8009f9e:	f1b8 0f00 	cmp.w	r8, #0
 8009fa2:	dd9c      	ble.n	8009ede <__sflush_r+0x1a>
 8009fa4:	6a21      	ldr	r1, [r4, #32]
 8009fa6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009fa8:	4643      	mov	r3, r8
 8009faa:	463a      	mov	r2, r7
 8009fac:	4628      	mov	r0, r5
 8009fae:	47b0      	blx	r6
 8009fb0:	2800      	cmp	r0, #0
 8009fb2:	dc06      	bgt.n	8009fc2 <__sflush_r+0xfe>
 8009fb4:	89a3      	ldrh	r3, [r4, #12]
 8009fb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fba:	81a3      	strh	r3, [r4, #12]
 8009fbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009fc0:	e78e      	b.n	8009ee0 <__sflush_r+0x1c>
 8009fc2:	4407      	add	r7, r0
 8009fc4:	eba8 0800 	sub.w	r8, r8, r0
 8009fc8:	e7e9      	b.n	8009f9e <__sflush_r+0xda>
 8009fca:	bf00      	nop
 8009fcc:	dfbffffe 	.word	0xdfbffffe

08009fd0 <_fflush_r>:
 8009fd0:	b538      	push	{r3, r4, r5, lr}
 8009fd2:	690b      	ldr	r3, [r1, #16]
 8009fd4:	4605      	mov	r5, r0
 8009fd6:	460c      	mov	r4, r1
 8009fd8:	b913      	cbnz	r3, 8009fe0 <_fflush_r+0x10>
 8009fda:	2500      	movs	r5, #0
 8009fdc:	4628      	mov	r0, r5
 8009fde:	bd38      	pop	{r3, r4, r5, pc}
 8009fe0:	b118      	cbz	r0, 8009fea <_fflush_r+0x1a>
 8009fe2:	6a03      	ldr	r3, [r0, #32]
 8009fe4:	b90b      	cbnz	r3, 8009fea <_fflush_r+0x1a>
 8009fe6:	f7ff fa9b 	bl	8009520 <__sinit>
 8009fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d0f3      	beq.n	8009fda <_fflush_r+0xa>
 8009ff2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009ff4:	07d0      	lsls	r0, r2, #31
 8009ff6:	d404      	bmi.n	800a002 <_fflush_r+0x32>
 8009ff8:	0599      	lsls	r1, r3, #22
 8009ffa:	d402      	bmi.n	800a002 <_fflush_r+0x32>
 8009ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ffe:	f7ff fb93 	bl	8009728 <__retarget_lock_acquire_recursive>
 800a002:	4628      	mov	r0, r5
 800a004:	4621      	mov	r1, r4
 800a006:	f7ff ff5d 	bl	8009ec4 <__sflush_r>
 800a00a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a00c:	07da      	lsls	r2, r3, #31
 800a00e:	4605      	mov	r5, r0
 800a010:	d4e4      	bmi.n	8009fdc <_fflush_r+0xc>
 800a012:	89a3      	ldrh	r3, [r4, #12]
 800a014:	059b      	lsls	r3, r3, #22
 800a016:	d4e1      	bmi.n	8009fdc <_fflush_r+0xc>
 800a018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a01a:	f7ff fb86 	bl	800972a <__retarget_lock_release_recursive>
 800a01e:	e7dd      	b.n	8009fdc <_fflush_r+0xc>

0800a020 <__swbuf_r>:
 800a020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a022:	460e      	mov	r6, r1
 800a024:	4614      	mov	r4, r2
 800a026:	4605      	mov	r5, r0
 800a028:	b118      	cbz	r0, 800a032 <__swbuf_r+0x12>
 800a02a:	6a03      	ldr	r3, [r0, #32]
 800a02c:	b90b      	cbnz	r3, 800a032 <__swbuf_r+0x12>
 800a02e:	f7ff fa77 	bl	8009520 <__sinit>
 800a032:	69a3      	ldr	r3, [r4, #24]
 800a034:	60a3      	str	r3, [r4, #8]
 800a036:	89a3      	ldrh	r3, [r4, #12]
 800a038:	071a      	lsls	r2, r3, #28
 800a03a:	d525      	bpl.n	800a088 <__swbuf_r+0x68>
 800a03c:	6923      	ldr	r3, [r4, #16]
 800a03e:	b31b      	cbz	r3, 800a088 <__swbuf_r+0x68>
 800a040:	6823      	ldr	r3, [r4, #0]
 800a042:	6922      	ldr	r2, [r4, #16]
 800a044:	1a98      	subs	r0, r3, r2
 800a046:	6963      	ldr	r3, [r4, #20]
 800a048:	b2f6      	uxtb	r6, r6
 800a04a:	4283      	cmp	r3, r0
 800a04c:	4637      	mov	r7, r6
 800a04e:	dc04      	bgt.n	800a05a <__swbuf_r+0x3a>
 800a050:	4621      	mov	r1, r4
 800a052:	4628      	mov	r0, r5
 800a054:	f7ff ffbc 	bl	8009fd0 <_fflush_r>
 800a058:	b9e0      	cbnz	r0, 800a094 <__swbuf_r+0x74>
 800a05a:	68a3      	ldr	r3, [r4, #8]
 800a05c:	3b01      	subs	r3, #1
 800a05e:	60a3      	str	r3, [r4, #8]
 800a060:	6823      	ldr	r3, [r4, #0]
 800a062:	1c5a      	adds	r2, r3, #1
 800a064:	6022      	str	r2, [r4, #0]
 800a066:	701e      	strb	r6, [r3, #0]
 800a068:	6962      	ldr	r2, [r4, #20]
 800a06a:	1c43      	adds	r3, r0, #1
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d004      	beq.n	800a07a <__swbuf_r+0x5a>
 800a070:	89a3      	ldrh	r3, [r4, #12]
 800a072:	07db      	lsls	r3, r3, #31
 800a074:	d506      	bpl.n	800a084 <__swbuf_r+0x64>
 800a076:	2e0a      	cmp	r6, #10
 800a078:	d104      	bne.n	800a084 <__swbuf_r+0x64>
 800a07a:	4621      	mov	r1, r4
 800a07c:	4628      	mov	r0, r5
 800a07e:	f7ff ffa7 	bl	8009fd0 <_fflush_r>
 800a082:	b938      	cbnz	r0, 800a094 <__swbuf_r+0x74>
 800a084:	4638      	mov	r0, r7
 800a086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a088:	4621      	mov	r1, r4
 800a08a:	4628      	mov	r0, r5
 800a08c:	f000 f806 	bl	800a09c <__swsetup_r>
 800a090:	2800      	cmp	r0, #0
 800a092:	d0d5      	beq.n	800a040 <__swbuf_r+0x20>
 800a094:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a098:	e7f4      	b.n	800a084 <__swbuf_r+0x64>
	...

0800a09c <__swsetup_r>:
 800a09c:	b538      	push	{r3, r4, r5, lr}
 800a09e:	4b2a      	ldr	r3, [pc, #168]	; (800a148 <__swsetup_r+0xac>)
 800a0a0:	4605      	mov	r5, r0
 800a0a2:	6818      	ldr	r0, [r3, #0]
 800a0a4:	460c      	mov	r4, r1
 800a0a6:	b118      	cbz	r0, 800a0b0 <__swsetup_r+0x14>
 800a0a8:	6a03      	ldr	r3, [r0, #32]
 800a0aa:	b90b      	cbnz	r3, 800a0b0 <__swsetup_r+0x14>
 800a0ac:	f7ff fa38 	bl	8009520 <__sinit>
 800a0b0:	89a3      	ldrh	r3, [r4, #12]
 800a0b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0b6:	0718      	lsls	r0, r3, #28
 800a0b8:	d422      	bmi.n	800a100 <__swsetup_r+0x64>
 800a0ba:	06d9      	lsls	r1, r3, #27
 800a0bc:	d407      	bmi.n	800a0ce <__swsetup_r+0x32>
 800a0be:	2309      	movs	r3, #9
 800a0c0:	602b      	str	r3, [r5, #0]
 800a0c2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a0c6:	81a3      	strh	r3, [r4, #12]
 800a0c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a0cc:	e034      	b.n	800a138 <__swsetup_r+0x9c>
 800a0ce:	0758      	lsls	r0, r3, #29
 800a0d0:	d512      	bpl.n	800a0f8 <__swsetup_r+0x5c>
 800a0d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0d4:	b141      	cbz	r1, 800a0e8 <__swsetup_r+0x4c>
 800a0d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0da:	4299      	cmp	r1, r3
 800a0dc:	d002      	beq.n	800a0e4 <__swsetup_r+0x48>
 800a0de:	4628      	mov	r0, r5
 800a0e0:	f7ff fb24 	bl	800972c <_free_r>
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	6363      	str	r3, [r4, #52]	; 0x34
 800a0e8:	89a3      	ldrh	r3, [r4, #12]
 800a0ea:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a0ee:	81a3      	strh	r3, [r4, #12]
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	6063      	str	r3, [r4, #4]
 800a0f4:	6923      	ldr	r3, [r4, #16]
 800a0f6:	6023      	str	r3, [r4, #0]
 800a0f8:	89a3      	ldrh	r3, [r4, #12]
 800a0fa:	f043 0308 	orr.w	r3, r3, #8
 800a0fe:	81a3      	strh	r3, [r4, #12]
 800a100:	6923      	ldr	r3, [r4, #16]
 800a102:	b94b      	cbnz	r3, 800a118 <__swsetup_r+0x7c>
 800a104:	89a3      	ldrh	r3, [r4, #12]
 800a106:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a10a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a10e:	d003      	beq.n	800a118 <__swsetup_r+0x7c>
 800a110:	4621      	mov	r1, r4
 800a112:	4628      	mov	r0, r5
 800a114:	f000 f850 	bl	800a1b8 <__smakebuf_r>
 800a118:	89a0      	ldrh	r0, [r4, #12]
 800a11a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a11e:	f010 0301 	ands.w	r3, r0, #1
 800a122:	d00a      	beq.n	800a13a <__swsetup_r+0x9e>
 800a124:	2300      	movs	r3, #0
 800a126:	60a3      	str	r3, [r4, #8]
 800a128:	6963      	ldr	r3, [r4, #20]
 800a12a:	425b      	negs	r3, r3
 800a12c:	61a3      	str	r3, [r4, #24]
 800a12e:	6923      	ldr	r3, [r4, #16]
 800a130:	b943      	cbnz	r3, 800a144 <__swsetup_r+0xa8>
 800a132:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a136:	d1c4      	bne.n	800a0c2 <__swsetup_r+0x26>
 800a138:	bd38      	pop	{r3, r4, r5, pc}
 800a13a:	0781      	lsls	r1, r0, #30
 800a13c:	bf58      	it	pl
 800a13e:	6963      	ldrpl	r3, [r4, #20]
 800a140:	60a3      	str	r3, [r4, #8]
 800a142:	e7f4      	b.n	800a12e <__swsetup_r+0x92>
 800a144:	2000      	movs	r0, #0
 800a146:	e7f7      	b.n	800a138 <__swsetup_r+0x9c>
 800a148:	20000154 	.word	0x20000154

0800a14c <_sbrk_r>:
 800a14c:	b538      	push	{r3, r4, r5, lr}
 800a14e:	4d06      	ldr	r5, [pc, #24]	; (800a168 <_sbrk_r+0x1c>)
 800a150:	2300      	movs	r3, #0
 800a152:	4604      	mov	r4, r0
 800a154:	4608      	mov	r0, r1
 800a156:	602b      	str	r3, [r5, #0]
 800a158:	f7f7 f8ec 	bl	8001334 <_sbrk>
 800a15c:	1c43      	adds	r3, r0, #1
 800a15e:	d102      	bne.n	800a166 <_sbrk_r+0x1a>
 800a160:	682b      	ldr	r3, [r5, #0]
 800a162:	b103      	cbz	r3, 800a166 <_sbrk_r+0x1a>
 800a164:	6023      	str	r3, [r4, #0]
 800a166:	bd38      	pop	{r3, r4, r5, pc}
 800a168:	20002028 	.word	0x20002028

0800a16c <__swhatbuf_r>:
 800a16c:	b570      	push	{r4, r5, r6, lr}
 800a16e:	460c      	mov	r4, r1
 800a170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a174:	2900      	cmp	r1, #0
 800a176:	b096      	sub	sp, #88	; 0x58
 800a178:	4615      	mov	r5, r2
 800a17a:	461e      	mov	r6, r3
 800a17c:	da0d      	bge.n	800a19a <__swhatbuf_r+0x2e>
 800a17e:	89a3      	ldrh	r3, [r4, #12]
 800a180:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a184:	f04f 0100 	mov.w	r1, #0
 800a188:	bf0c      	ite	eq
 800a18a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a18e:	2340      	movne	r3, #64	; 0x40
 800a190:	2000      	movs	r0, #0
 800a192:	6031      	str	r1, [r6, #0]
 800a194:	602b      	str	r3, [r5, #0]
 800a196:	b016      	add	sp, #88	; 0x58
 800a198:	bd70      	pop	{r4, r5, r6, pc}
 800a19a:	466a      	mov	r2, sp
 800a19c:	f000 f848 	bl	800a230 <_fstat_r>
 800a1a0:	2800      	cmp	r0, #0
 800a1a2:	dbec      	blt.n	800a17e <__swhatbuf_r+0x12>
 800a1a4:	9901      	ldr	r1, [sp, #4]
 800a1a6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a1aa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a1ae:	4259      	negs	r1, r3
 800a1b0:	4159      	adcs	r1, r3
 800a1b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1b6:	e7eb      	b.n	800a190 <__swhatbuf_r+0x24>

0800a1b8 <__smakebuf_r>:
 800a1b8:	898b      	ldrh	r3, [r1, #12]
 800a1ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a1bc:	079d      	lsls	r5, r3, #30
 800a1be:	4606      	mov	r6, r0
 800a1c0:	460c      	mov	r4, r1
 800a1c2:	d507      	bpl.n	800a1d4 <__smakebuf_r+0x1c>
 800a1c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a1c8:	6023      	str	r3, [r4, #0]
 800a1ca:	6123      	str	r3, [r4, #16]
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	6163      	str	r3, [r4, #20]
 800a1d0:	b002      	add	sp, #8
 800a1d2:	bd70      	pop	{r4, r5, r6, pc}
 800a1d4:	ab01      	add	r3, sp, #4
 800a1d6:	466a      	mov	r2, sp
 800a1d8:	f7ff ffc8 	bl	800a16c <__swhatbuf_r>
 800a1dc:	9900      	ldr	r1, [sp, #0]
 800a1de:	4605      	mov	r5, r0
 800a1e0:	4630      	mov	r0, r6
 800a1e2:	f7ff fb0f 	bl	8009804 <_malloc_r>
 800a1e6:	b948      	cbnz	r0, 800a1fc <__smakebuf_r+0x44>
 800a1e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1ec:	059a      	lsls	r2, r3, #22
 800a1ee:	d4ef      	bmi.n	800a1d0 <__smakebuf_r+0x18>
 800a1f0:	f023 0303 	bic.w	r3, r3, #3
 800a1f4:	f043 0302 	orr.w	r3, r3, #2
 800a1f8:	81a3      	strh	r3, [r4, #12]
 800a1fa:	e7e3      	b.n	800a1c4 <__smakebuf_r+0xc>
 800a1fc:	89a3      	ldrh	r3, [r4, #12]
 800a1fe:	6020      	str	r0, [r4, #0]
 800a200:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a204:	81a3      	strh	r3, [r4, #12]
 800a206:	9b00      	ldr	r3, [sp, #0]
 800a208:	6163      	str	r3, [r4, #20]
 800a20a:	9b01      	ldr	r3, [sp, #4]
 800a20c:	6120      	str	r0, [r4, #16]
 800a20e:	b15b      	cbz	r3, 800a228 <__smakebuf_r+0x70>
 800a210:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a214:	4630      	mov	r0, r6
 800a216:	f000 f81d 	bl	800a254 <_isatty_r>
 800a21a:	b128      	cbz	r0, 800a228 <__smakebuf_r+0x70>
 800a21c:	89a3      	ldrh	r3, [r4, #12]
 800a21e:	f023 0303 	bic.w	r3, r3, #3
 800a222:	f043 0301 	orr.w	r3, r3, #1
 800a226:	81a3      	strh	r3, [r4, #12]
 800a228:	89a3      	ldrh	r3, [r4, #12]
 800a22a:	431d      	orrs	r5, r3
 800a22c:	81a5      	strh	r5, [r4, #12]
 800a22e:	e7cf      	b.n	800a1d0 <__smakebuf_r+0x18>

0800a230 <_fstat_r>:
 800a230:	b538      	push	{r3, r4, r5, lr}
 800a232:	4d07      	ldr	r5, [pc, #28]	; (800a250 <_fstat_r+0x20>)
 800a234:	2300      	movs	r3, #0
 800a236:	4604      	mov	r4, r0
 800a238:	4608      	mov	r0, r1
 800a23a:	4611      	mov	r1, r2
 800a23c:	602b      	str	r3, [r5, #0]
 800a23e:	f7f7 f850 	bl	80012e2 <_fstat>
 800a242:	1c43      	adds	r3, r0, #1
 800a244:	d102      	bne.n	800a24c <_fstat_r+0x1c>
 800a246:	682b      	ldr	r3, [r5, #0]
 800a248:	b103      	cbz	r3, 800a24c <_fstat_r+0x1c>
 800a24a:	6023      	str	r3, [r4, #0]
 800a24c:	bd38      	pop	{r3, r4, r5, pc}
 800a24e:	bf00      	nop
 800a250:	20002028 	.word	0x20002028

0800a254 <_isatty_r>:
 800a254:	b538      	push	{r3, r4, r5, lr}
 800a256:	4d06      	ldr	r5, [pc, #24]	; (800a270 <_isatty_r+0x1c>)
 800a258:	2300      	movs	r3, #0
 800a25a:	4604      	mov	r4, r0
 800a25c:	4608      	mov	r0, r1
 800a25e:	602b      	str	r3, [r5, #0]
 800a260:	f7f7 f84f 	bl	8001302 <_isatty>
 800a264:	1c43      	adds	r3, r0, #1
 800a266:	d102      	bne.n	800a26e <_isatty_r+0x1a>
 800a268:	682b      	ldr	r3, [r5, #0]
 800a26a:	b103      	cbz	r3, 800a26e <_isatty_r+0x1a>
 800a26c:	6023      	str	r3, [r4, #0]
 800a26e:	bd38      	pop	{r3, r4, r5, pc}
 800a270:	20002028 	.word	0x20002028

0800a274 <_init>:
 800a274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a276:	bf00      	nop
 800a278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a27a:	bc08      	pop	{r3}
 800a27c:	469e      	mov	lr, r3
 800a27e:	4770      	bx	lr

0800a280 <_fini>:
 800a280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a282:	bf00      	nop
 800a284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a286:	bc08      	pop	{r3}
 800a288:	469e      	mov	lr, r3
 800a28a:	4770      	bx	lr
