
*** Running vivado
    with args -log kernel_jacobi_1d_imper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_jacobi_1d_imper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_jacobi_1d_imper.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 155 ; free virtual = 7939
INFO: [Netlist 29-17] Analyzing 895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 2035.957 ; gain = 852.617 ; free physical = 154 ; free virtual = 7132
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2068.973 ; gain = 33.016 ; free physical = 145 ; free virtual = 7125

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13f8ba6fa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 145 ; free virtual = 7126

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19282a121

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 215 ; free virtual = 7197
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 117970579

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 212 ; free virtual = 7194
INFO: [Opt 31-389] Phase Constant propagation created 2650 cells and removed 5593 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cdf7b9fe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 201 ; free virtual = 7192
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 85 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cdf7b9fe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 201 ; free virtual = 7191
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 71467973

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7191
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 71467973

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7190
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7190
Ending Logic Optimization Task | Checksum: 71467973

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 201 ; free virtual = 7192

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 71467973

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7191

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 71467973

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7191
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2068.973 ; gain = 33.016 ; free physical = 200 ; free virtual = 7191
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2092.984 ; gain = 24.012 ; free physical = 174 ; free virtual = 7179
INFO: [runtcl-4] Executing : report_drc -file kernel_jacobi_1d_imper_drc_opted.rpt -pb kernel_jacobi_1d_imper_drc_opted.pb -rpx kernel_jacobi_1d_imper_drc_opted.rpx
Command: report_drc -file kernel_jacobi_1d_imper_drc_opted.rpt -pb kernel_jacobi_1d_imper_drc_opted.pb -rpx kernel_jacobi_1d_imper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 158 ; free virtual = 7155
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6cfb86ed

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 158 ; free virtual = 7155
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 158 ; free virtual = 7155

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4d05794f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 143 ; free virtual = 7146

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cb57763d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 147 ; free virtual = 7136

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cb57763d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 147 ; free virtual = 7136
Phase 1 Placer Initialization | Checksum: cb57763d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 147 ; free virtual = 7136

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14bc0351c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 136 ; free virtual = 7130

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2128.012 ; gain = 0.000 ; free physical = 144 ; free virtual = 7119

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fce7bfc9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 144 ; free virtual = 7119
Phase 2 Global Placement | Checksum: afcd0273

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 142 ; free virtual = 7118

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: afcd0273

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 142 ; free virtual = 7118

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13914ac7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 136 ; free virtual = 7114

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b931b4ce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 136 ; free virtual = 7114

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 65bf0efc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 137 ; free virtual = 7114

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 65bf0efc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 137 ; free virtual = 7114

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13b353798

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 137 ; free virtual = 7113

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 135bcdf2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 132 ; free virtual = 7109

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 159045f75

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 132 ; free virtual = 7110

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b961f62d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 133 ; free virtual = 7110

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c11815fb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 132 ; free virtual = 7109
Phase 3 Detail Placement | Checksum: 1c11815fb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 132 ; free virtual = 7109

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12d9fee52

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12d9fee52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 137 ; free virtual = 7110
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.462. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 63463391

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 127 ; free virtual = 7109
Phase 4.1 Post Commit Optimization | Checksum: 63463391

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 127 ; free virtual = 7109

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 63463391

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 128 ; free virtual = 7110

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 63463391

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 128 ; free virtual = 7110

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 81bd24b3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 128 ; free virtual = 7110
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 81bd24b3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 128 ; free virtual = 7110
Ending Placer Task | Checksum: 52f5789e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 148 ; free virtual = 7131
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 148 ; free virtual = 7131
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2146.961 ; gain = 1.961 ; free physical = 129 ; free virtual = 7125
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.961 ; gain = 1.961 ; free physical = 161 ; free virtual = 7126
INFO: [runtcl-4] Executing : report_io -file kernel_jacobi_1d_imper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 149 ; free virtual = 7114
INFO: [runtcl-4] Executing : report_utilization -file kernel_jacobi_1d_imper_utilization_placed.rpt -pb kernel_jacobi_1d_imper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 158 ; free virtual = 7126
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_jacobi_1d_imper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 158 ; free virtual = 7127
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 162 ; free virtual = 7128

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.462 | TNS=-4.868 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a6f15bb7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 156 ; free virtual = 7131
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.462 | TNS=-4.868 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 19 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 1 times.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 2 times.
INFO: [Physopt 32-76] Pass 3. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.457 | TNS=-5.718 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 150 ; free virtual = 7117
Phase 2 Fanout Optimization | Checksum: 24dd4783e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 139 ; free virtual = 7117

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[9].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-663] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Re-placed instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[5].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[4].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-663] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN.  Re-placed instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN.  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[5].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[6].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[7].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[4].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[2].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[3].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.404 | TNS=-9.108 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 7114
Phase 3 Placement Based Optimization | Checksum: 248499b13

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 130 ; free virtual = 7114

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net ap_ready_INST_0_i_1_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 7112
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 7112
Phase 4 Rewire | Checksum: 1e12aaa95

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 7 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net i_reg_1090. Replicated 1 times.
INFO: [Physopt 32-571] Net ap_ready_INST_0_i_1_n_2 was not replicated.
INFO: [Physopt 32-571] Net t_reg_98_reg_n_2_[4] was not replicated.
INFO: [Physopt 32-571] Net t_reg_98_reg_n_2_[5] was not replicated.
INFO: [Physopt 32-571] Net t_reg_98_reg_n_2_[1] was not replicated.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.404 | TNS=-7.678 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 7112
Phase 5 Critical Cell Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 126 ; free virtual = 7110

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 2 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 18 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 18 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.310 | TNS=-4.052 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 125 ; free virtual = 7110
Phase 10 Critical Pin Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 125 ; free virtual = 7110

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 150 ; free virtual = 7135

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 150 ; free virtual = 7135
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 150 ; free virtual = 7135
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.310 | TNS=-4.052 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.005  |         -0.850  |            4  |              0  |                     3  |           0  |           1  |  00:00:04  |
|  Placement Based    |          0.053  |         -3.390  |            0  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          1.429  |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.094  |          3.626  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.152  |          0.816  |            5  |              0  |                     8  |           0  |          11  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 20ab38df5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 150 ; free virtual = 7135
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 157 ; free virtual = 7142
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 140 ; free virtual = 7138
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 135 ; free virtual = 7135
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8fb09fd9 ConstDB: 0 ShapeSum: c9007ef0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "A_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: cc36f129

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2320.633 ; gain = 149.660 ; free physical = 139 ; free virtual = 6864
Post Restoration Checksum: NetGraph: 4ac9251a NumContArr: 816dcc0f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cc36f129

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2320.633 ; gain = 149.660 ; free physical = 126 ; free virtual = 6865

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cc36f129

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.633 ; gain = 164.660 ; free physical = 127 ; free virtual = 6848

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cc36f129

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.633 ; gain = 164.660 ; free physical = 125 ; free virtual = 6848
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 241514554

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 132 ; free virtual = 6844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.230 | TNS=-2.491 | WHS=0.051  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 231b85698

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 124 ; free virtual = 6840

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19114fba5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 124 ; free virtual = 6835

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.429 | TNS=-2.703 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1619f74b1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 148 ; free virtual = 6832

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.438 | TNS=-2.530 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aea86e8f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 148 ; free virtual = 6832
Phase 4 Rip-up And Reroute | Checksum: 1aea86e8f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 148 ; free virtual = 6832

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1aea86e8f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 148 ; free virtual = 6832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.429 | TNS=-2.703 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 687a406d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 144 ; free virtual = 6827

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 687a406d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 144 ; free virtual = 6827
Phase 5 Delay and Skew Optimization | Checksum: 687a406d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 144 ; free virtual = 6827

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d6faf177

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 143 ; free virtual = 6827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.429 | TNS=-2.558 | WHS=0.066  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d6faf177

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 143 ; free virtual = 6827
Phase 6 Post Hold Fix | Checksum: d6faf177

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 143 ; free virtual = 6827

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.614571 %
  Global Horizontal Routing Utilization  = 0.600341 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 7061830a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 143 ; free virtual = 6827

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7061830a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 142 ; free virtual = 6827

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12942932c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 128 ; free virtual = 6827

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.429 | TNS=-2.558 | WHS=0.066  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12942932c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 128 ; free virtual = 6828
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 149 ; free virtual = 6855

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 135 ; free virtual = 6855
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2350.453 ; gain = 0.000 ; free physical = 142 ; free virtual = 6807
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2350.453 ; gain = 0.000 ; free physical = 151 ; free virtual = 6816
INFO: [runtcl-4] Executing : report_drc -file kernel_jacobi_1d_imper_drc_routed.rpt -pb kernel_jacobi_1d_imper_drc_routed.pb -rpx kernel_jacobi_1d_imper_drc_routed.rpx
Command: report_drc -file kernel_jacobi_1d_imper_drc_routed.rpt -pb kernel_jacobi_1d_imper_drc_routed.pb -rpx kernel_jacobi_1d_imper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_jacobi_1d_imper_methodology_drc_routed.rpt -pb kernel_jacobi_1d_imper_methodology_drc_routed.pb -rpx kernel_jacobi_1d_imper_methodology_drc_routed.rpx
Command: report_methodology -file kernel_jacobi_1d_imper_methodology_drc_routed.rpt -pb kernel_jacobi_1d_imper_methodology_drc_routed.pb -rpx kernel_jacobi_1d_imper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kernel_jacobi_1d_imper_power_routed.rpt -pb kernel_jacobi_1d_imper_power_summary_routed.pb -rpx kernel_jacobi_1d_imper_power_routed.rpx
Command: report_power -file kernel_jacobi_1d_imper_power_routed.rpt -pb kernel_jacobi_1d_imper_power_summary_routed.pb -rpx kernel_jacobi_1d_imper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
162 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_jacobi_1d_imper_route_status.rpt -pb kernel_jacobi_1d_imper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_jacobi_1d_imper_timing_summary_routed.rpt -pb kernel_jacobi_1d_imper_timing_summary_routed.pb -rpx kernel_jacobi_1d_imper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_jacobi_1d_imper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_jacobi_1d_imper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_jacobi_1d_imper_bus_skew_routed.rpt -pb kernel_jacobi_1d_imper_bus_skew_routed.pb -rpx kernel_jacobi_1d_imper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:44:50 2018...
