Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Wed Jun 20 15:56:00 2018
| Host             : LAPTOP-0H77ONJ6 running 64-bit major release  (build 9200)
| Command          : 
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 8.959 |
| Dynamic (W)              | 8.834 |
| Device Static (W)        | 0.125 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 40.2  |
| Junction Temperature (C) | 69.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.313 |     3920 |       --- |             --- |
|   LUT as Logic           |     0.297 |     2512 |     20800 |           12.07 |
|   BUFG                   |     0.007 |        2 |        32 |            6.25 |
|   Register               |     0.004 |      687 |     41600 |            1.65 |
|   F7/F8 Muxes            |     0.003 |      162 |     32600 |            0.49 |
|   CARRY4                 |     0.003 |       33 |      8150 |            0.40 |
|   LUT as Distributed RAM |    <0.001 |       48 |      9600 |            0.50 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |     0.373 |     2967 |       --- |             --- |
| I/O                      |     8.148 |       16 |       106 |           15.09 |
| Static Power             |     0.125 |          |           |                 |
| Total                    |     8.959 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.756 |       0.702 |      0.054 |
| Vccaux    |       1.800 |     0.315 |       0.298 |      0.017 |
| Vcco33    |       3.300 |     2.303 |       2.302 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| top                             |     8.834 |
|   cputop                        |     0.571 |
|     adr                         |    <0.001 |
|     alu                         |     0.004 |
|     aluoutdr                    |     0.281 |
|     bdr                         |     0.038 |
|     branchplus                  |     0.002 |
|     cu                          |     0.004 |
|       dtrigger                  |     0.004 |
|     dbdr                        |     0.008 |
|     dm                          |     0.122 |
|     ir                          |     0.100 |
|     pc                          |     0.012 |
|     rf                          |    <0.001 |
|       regFile_reg_r1_0_31_0_5   |    <0.001 |
|       regFile_reg_r1_0_31_12_17 |    <0.001 |
|       regFile_reg_r1_0_31_18_23 |    <0.001 |
|       regFile_reg_r1_0_31_24_29 |    <0.001 |
|       regFile_reg_r1_0_31_30_31 |    <0.001 |
|       regFile_reg_r1_0_31_6_11  |    <0.001 |
|       regFile_reg_r2_0_31_0_5   |    <0.001 |
|       regFile_reg_r2_0_31_12_17 |    <0.001 |
|       regFile_reg_r2_0_31_18_23 |    <0.001 |
|       regFile_reg_r2_0_31_24_29 |    <0.001 |
|       regFile_reg_r2_0_31_30_31 |    <0.001 |
|       regFile_reg_r2_0_31_6_11  |    <0.001 |
|   div                           |     0.019 |
|   hex                           |     0.011 |
|   key                           |     0.004 |
+---------------------------------+-----------+


