// Seed: 1015244272
module module_0 (
    id_1,
    id_2#(
        .id_3(-1'h0),
        .id_4(-1),
        .id_5(1),
        .id_6(1),
        .id_7(1)
    )
);
  inout wire id_2;
  input wire id_1;
  initial id_5 = id_4;
  parameter id_8 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wor id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_12,
      id_7
  );
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout tri id_1;
  assign id_1  = id_12;
  assign id_1  = -1;
  assign id_5  = id_13;
  assign id_10 = 1'b0;
  assign id_10 = id_6;
endmodule
