#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Dec 07 12:54:19 2016
# Process ID: 7948
# Log file: I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/planAhead_run_1/planAhead.log
# Journal file: I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -282 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/pa.fromNetlist.tcl
# create_project -name combined-vga -dir "I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/planAhead_run_1" -part xc5vlx110tff1136-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/vgamult.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga} }
# set_property target_constrs_file "I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/ece554_v5/vgamult.ucf" [current_fileset -constrset]
Adding file 'I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/ece554_v5/vgamult.ucf' to fileset 'constrs_1'
# add_files [list {I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/ece554_v5/vgamult.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc5vlx110tff1136-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design vgamult.ngc ...
WARNING:NetListWriters:298 - No output is written to vgamult.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file vgamult.edif ...
ngc2edif: Total memory usage is 106640 kilobytes

Parsing EDIF File [./planAhead_run_1/combined-vga.data/cache/vgamult_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/combined-vga.data/cache/vgamult_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockRegion.xml
Loading clock buffers from C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockBuffers.xml
Loading package from C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/Package.xml
Loading io standards from C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/SSORules.xml
Loading list of drcs for the architecture : C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/drc.xml
Parsing UCF File [I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/ece554_v5/vgamult.ucf]
Finished Parsing UCF File [I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga/ece554_v5/vgamult.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d5273e72
link_design: Time (s): elapsed = 00:00:22 . Memory (MB): peak = 791.266 ; gain = 315.465
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/test/combined-vga\planAhead_pid7948.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Dec 07 13:00:59 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
