                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module System_Top
System_Top
########################### Formality Setup file ############################
set_svf System_Top.svf
1
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
lappend search_path /home/IC/Assignments/Final_System/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/Final_System/std_cells
lappend search_path /home/IC/Assignments/Final_System/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/Final_System/std_cells /home/IC/Assignments/Final_System/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
set file_names {ALU.v ClkDiv.v CLK_GATE.v DATA_SYNC.v RegFile.v RST_SYNC.v System_Top.v SYS_CTRL.v UART_RX_data_sampler.v UART_RX_deserializer.v UART_RX_edge_bit_counter.v UART_RX_FSM.v UART_RX_parity_checker.v UART_RX_start_checker.v UART_RX_stop_checker.v UART_RX_TOP.v UART_TX_FSM.v UART_TX_MUX.v UART_TX_Parity_Calculator.v UART_TX_Serializer.v UART_TX_TOP.v PULSE_GEN.v FIFO_MEM_CNTRL.v FIFO_RD.v FIFO_WR.v FIFO_TOP.v FIFO_DF_SYNC.v mux2X1.v}
ALU.v ClkDiv.v CLK_GATE.v DATA_SYNC.v RegFile.v RST_SYNC.v System_Top.v SYS_CTRL.v UART_RX_data_sampler.v UART_RX_deserializer.v UART_RX_edge_bit_counter.v UART_RX_FSM.v UART_RX_parity_checker.v UART_RX_start_checker.v UART_RX_stop_checker.v UART_RX_TOP.v UART_TX_FSM.v UART_TX_MUX.v UART_TX_Parity_Calculator.v UART_TX_Serializer.v UART_TX_TOP.v PULSE_GEN.v FIFO_MEM_CNTRL.v FIFO_RD.v FIFO_WR.v FIFO_TOP.v FIFO_DF_SYNC.v mux2X1.v
read_file -format verilog $file_names
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog files: '/home/IC/Assignments/Final_System/rtl/ALU.v' '/home/IC/Assignments/Final_System/rtl/ClkDiv.v' '/home/IC/Assignments/Final_System/rtl/CLK_GATE.v' '/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v' '/home/IC/Assignments/Final_System/rtl/RegFile.v' '/home/IC/Assignments/Final_System/rtl/RST_SYNC.v' '/home/IC/Assignments/Final_System/rtl/System_Top.v' '/home/IC/Assignments/Final_System/rtl/SYS_CTRL.v' '/home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v' '/home/IC/Assignments/Final_System/rtl/UART_RX_deserializer.v' '/home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v' '/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v' '/home/IC/Assignments/Final_System/rtl/UART_RX_parity_checker.v' '/home/IC/Assignments/Final_System/rtl/UART_RX_start_checker.v' '/home/IC/Assignments/Final_System/rtl/UART_RX_stop_checker.v' '/home/IC/Assignments/Final_System/rtl/UART_RX_TOP.v' '/home/IC/Assignments/Final_System/rtl/UART_TX_FSM.v' '/home/IC/Assignments/Final_System/rtl/UART_TX_MUX.v' '/home/IC/Assignments/Final_System/rtl/UART_TX_Parity_Calculator.v' '/home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v' '/home/IC/Assignments/Final_System/rtl/UART_TX_TOP.v' '/home/IC/Assignments/Final_System/rtl/PULSE_GEN.v' '/home/IC/Assignments/Final_System/rtl/FIFO_MEM_CNTRL.v' '/home/IC/Assignments/Final_System/rtl/FIFO_RD.v' '/home/IC/Assignments/Final_System/rtl/FIFO_WR.v' '/home/IC/Assignments/Final_System/rtl/FIFO_TOP.v' '/home/IC/Assignments/Final_System/rtl/FIFO_DF_SYNC.v' '/home/IC/Assignments/Final_System/rtl/mux2X1.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/ALU.v
Compiling source file /home/IC/Assignments/Final_System/rtl/ClkDiv.v
Compiling source file /home/IC/Assignments/Final_System/rtl/CLK_GATE.v
Compiling source file /home/IC/Assignments/Final_System/rtl/DATA_SYNC.v
Compiling source file /home/IC/Assignments/Final_System/rtl/RegFile.v
Compiling source file /home/IC/Assignments/Final_System/rtl/RST_SYNC.v
Compiling source file /home/IC/Assignments/Final_System/rtl/System_Top.v
Compiling source file /home/IC/Assignments/Final_System/rtl/SYS_CTRL.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_deserializer.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_parity_checker.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_start_checker.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_stop_checker.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_TOP.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_FSM.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_MUX.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_Parity_Calculator.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_TOP.v
Compiling source file /home/IC/Assignments/Final_System/rtl/PULSE_GEN.v
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_RD.v
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_WR.v
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_TOP.v
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_DF_SYNC.v
Compiling source file /home/IC/Assignments/Final_System/rtl/mux2X1.v
Warning:  /home/IC/Assignments/Final_System/rtl/ALU.v:33: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 31 in file
	'/home/IC/Assignments/Final_System/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 13 in file
		'/home/IC/Assignments/Final_System/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv line 26 in file
		'/home/IC/Assignments/Final_System/rtl/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 30 in file
		'/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 45 in file
		'/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 68 in file
		'/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 82 in file
		'/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RegFile line 17 in file
		'/home/IC/Assignments/Final_System/rtl/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    registers_reg    | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    registers_reg    | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  RdData_Valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/37    |   16   |    8    |      4       | N  |
===========================================================

Inferred memory devices in process
	in routine RST_SYNC line 20 in file
		'/home/IC/Assignments/Final_System/rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 22 in file
	'/home/IC/Assignments/Final_System/rtl/System_Top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 58 in file
	'/home/IC/Assignments/Final_System/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            72            |    auto/auto     |
|            76            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 37 in file
		'/home/IC/Assignments/Final_System/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Address_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Address_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 30 in file
	'/home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_data_sampler line 18 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_RX_deserializer line 9 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 9 in file
	'/home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_edge_bit_counter line 9 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   EDGE_COUNT_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    BIT_COUNT_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 44 in file
	'/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            58            |    auto/auto     |
|            79            |     auto/no      |
|            97            |     auto/no      |
|           120            |     auto/no      |
|           137            |     auto/no      |
===============================================

Statistics for case statements in always block at line 166 in file
	'/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_FSM line 32 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_RX_parity_checker line 13 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_parity_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  PARITY_ERROR_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_RX_start_checker line 8 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_start_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  start_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_RX_stop_checker line 8 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_stop_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_TX_FSM line 21 in file
		'/home/IC/Assignments/Final_System/rtl/UART_TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  current_state_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 12 in file
	'/home/IC/Assignments/Final_System/rtl/UART_TX_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_TX_Parity_Calculator line 14 in file
		'/home/IC/Assignments/Final_System/rtl/UART_TX_Parity_Calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   PARITY_BIT_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v:34: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine UART_TX_Serializer line 15 in file
		'/home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DONE_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| temp_registers_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     S_DATA_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| UART_TX_Serializer/33 |   8    |    1    |      3       | N  |
================================================================

Inferred memory devices in process
	in routine UART_TX_TOP line 23 in file
		'/home/IC/Assignments/Final_System/rtl/UART_TX_TOP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DATA_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PULSE_GEN line 9 in file
		'/home/IC/Assignments/Final_System/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL line 19 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
| block name/line   | Inputs | Outputs | # sel inputs | MB |
============================================================
| FIFO_MEM_CNTRL/16 |   16   |    8    |      4       | N  |
============================================================

Inferred memory devices in process
	in routine FIFO_RD line 16 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_RD line 40 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_WR line 15 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_WR line 39 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_DF_SYNC line 11 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       Q1_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/ALU.db:ALU'
Loaded 28 designs.
Current design is 'ALU'.
ALU ClkDiv CLK_GATE DATA_SYNC RegFile RST_SYNC System_Top SYS_CTRL UART_RX_data_sampler UART_RX_deserializer UART_RX_edge_bit_counter UART_RX_FSM UART_RX_parity_checker UART_RX_start_checker UART_RX_stop_checker UART_RX_TOP UART_TX_FSM UART_TX_MUX UART_TX_Parity_Calculator UART_TX_Serializer UART_TX_TOP PULSE_GEN FIFO_MEM_CNTRL FIFO_RD FIFO_WR FIFO_TOP FIFO_DF_SYNC mux2X1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'System_Top'.
{System_Top}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'System_Top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (28 designs)              /home/IC/Assignments/Final_System/rtl/System_Top.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_RISE 0.05
set CLK_FALL 0.05
set REF_CLK_PERIOD [expr (10**3) / 50.0]
set UART_CLK_PERIOD [expr (10**3) / 3.6864]
create_clock -name "REF_CLK" -period $REF_CLK_PERIOD [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks REF_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks REF_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks REF_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks REF_CLK]
create_clock -name "UART_CLK" -period $UART_CLK_PERIOD [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks UART_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks UART_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks UART_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks UART_CLK]
create_generated_clock -master_clock "UART_CLK" -source [get_ports UART_CLK]                        -name "TX_CLK" [get_port TX_CLK_DIV/o_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks TX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks TX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks TX_CLK]
create_generated_clock -master_clock "UART_CLK" -source [get_ports UART_CLK]                        -name "RX_CLK" [get_port RX_CLK_DIV/o_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks RX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks RX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks RX_CLK]
create_generated_clock -master_clock "REF_CLK" -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port CLK_GATE/GATED_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks ALU_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks ALU_CLK]
set_dont_touch_network [get_clocks {UART_CLK TX_CLK RX_CLK ALU_CLK REF_CLK}]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks {TX_CLK RX_CLK UART_CLK}] -group [get_clocks {ALU_CLK REF_CLK}]
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in1_delay  [expr 0.2*$UART_CLK_PERIOD]
set out1_delay [expr 0.2*$UART_CLK_PERIOD]
set TX_CLK_PERIOD [expr $UART_CLK_PERIOD / 32.0]
set out2_delay [expr 0.2*$TX_CLK_PERIOD]
#Constrain Input Paths
set_input_delay $in1_delay -clock RX_CLK [get_port RX_IN]
#Constrain Output Paths
set_output_delay $out1_delay -clock RX_CLK [get_ports {Stop_Error Parity_Error}]
set_output_delay $out2_delay -clock TX_CLK [get_port TX_OUT]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports {REF_CLK UART_CLK RST}]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_ports {Stop_Error Parity_Error TX_OUT}]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 34 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design System_Top has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PULSE_GEN'
  Processing 'UART_TX_MUX'
  Processing 'UART_TX_Parity_Calculator'
  Processing 'UART_TX_Serializer'
  Processing 'UART_TX_FSM'
  Processing 'UART_TX_TOP'
  Processing 'UART_RX_stop_checker'
  Processing 'UART_RX_start_checker'
  Processing 'UART_RX_parity_checker'
  Processing 'UART_RX_edge_bit_counter'
  Processing 'UART_RX_deserializer'
  Processing 'UART_RX_data_sampler'
  Processing 'UART_RX_FSM'
  Processing 'UART_RX_TOP'
  Processing 'FIFO_WR'
  Processing 'FIFO_RD'
  Processing 'FIFO_MEM_CNTRL'
  Processing 'FIFO_DF_SYNC_0'
  Processing 'FIFO_TOP'
  Processing 'SYS_CTRL'
  Processing 'ClkDiv_0'
  Processing 'CLK_GATE'
  Processing 'RegFile'
  Processing 'ALU'
  Processing 'DATA_SYNC'
  Processing 'RST_SYNC_0'
  Processing 'System_Top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'UART_RX_edge_bit_counter_DW01_inc_0'
  Processing 'UART_RX_FSM_DW01_cmp6_0'
  Processing 'UART_RX_FSM_DW01_add_0'
  Processing 'UART_RX_FSM_DW01_cmp6_1'
  Processing 'UART_RX_FSM_DW01_dec_0'
  Processing 'UART_RX_FSM_DW01_cmp6_2'
  Processing 'SYS_CTRL_DW01_cmp2_0'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   43845.0      0.00       0.0       0.9                          
    0:00:04   43845.0      0.00       0.0       0.9                          
    0:00:04   43845.0      0.00       0.0       0.9                          
    0:00:04   43845.0      0.00       0.0       0.9                          
    0:00:04   43845.0      0.00       0.0       0.9                          
    0:00:05   22000.8      0.00       0.0       0.0                          
    0:00:05   21961.9      0.00       0.0       0.0                          
    0:00:05   21961.9      0.00       0.0       0.0                          
    0:00:05   21961.9      0.00       0.0       0.0                          
    0:00:05   21943.1      0.00       0.0       0.0                          
    0:00:05   21943.1      0.00       0.0       0.0                          
    0:00:05   21943.1      0.00       0.0       0.0                          
    0:00:05   21943.1      0.00       0.0       0.0                          
    0:00:05   21943.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   21943.1      0.00       0.0       0.0                          
    0:00:05   21943.1      0.00       0.0       0.0                          
    0:00:06   21891.3      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   21891.3      0.00       0.0       0.0                          
    0:00:06   21891.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   21891.3      0.00       0.0       0.0                          
    0:00:06   21891.3      0.00       0.0       0.0                          
    0:00:06   21823.1      0.00       0.0       0.0                          
    0:00:06   21811.3      0.00       0.0       0.0                          
    0:00:06   21796.0      0.00       0.0       0.0                          
    0:00:06   21784.2      0.00       0.0       0.0                          
    0:00:06   21777.2      0.00       0.0       0.0                          
    0:00:06   21777.2      0.00       0.0       0.0                          
    0:00:06   21777.2      0.00       0.0       0.0                          
    0:00:06   21777.2      0.00       0.0       0.0                          
    0:00:06   21777.2      0.00       0.0       0.0                          
    0:00:06   21777.2      0.00       0.0       0.0                          
    0:00:06   21777.2      0.00       0.0       0.0                          
    0:00:06   21777.2      0.00       0.0       0.0                          
    0:00:06   21777.2      0.00       0.0       0.0                          
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Assignments/Final_System/syn/netlists/System_Top.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Assignments/Final_System/syn/netlists/System_Top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Assignments/Final_System/syn/sdf/System_Top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
352
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 288 Mbytes.
Memory usage for this session 288 Mbytes.
CPU usage for this session 17 seconds ( 0.00 hours ).

Thank you...
