{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 02:28:44 2011 " "Info: Processing started: Tue Aug 30 02:28:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong2 -c pong2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pong2 -c pong2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Info: Found entity 1: pong" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Info: Found entity 1: bcd" {  } { { "bcd.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/bcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Info: Found entity 1: add3" {  } { { "add3.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/add3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file b2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg " "Info: Found entity 1: b2seg" {  } { { "b2seg.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/b2seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Info: Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/vga_sync.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "display pong.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at pong.v(22): created implicit net for \"display\"" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pong.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at pong.v(22): instance has no name" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at bcd.v(7): instance has no name" {  } { { "bcd.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/bcd.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at bcd.v(8): instance has no name" {  } { { "bcd.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/bcd.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pong.v(92) " "Critical Warning (10846): Verilog HDL Instantiation warning at pong.v(92): instance has no name" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pong.v(93) " "Critical Warning (10846): Verilog HDL Instantiation warning at pong.v(93): instance has no name" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pong.v(94) " "Critical Warning (10846): Verilog HDL Instantiation warning at pong.v(94): instance has no name" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pong.v(95) " "Critical Warning (10846): Verilog HDL Instantiation warning at pong.v(95): instance has no name" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pong.v(96) " "Critical Warning (10846): Verilog HDL Instantiation warning at pong.v(96): instance has no name" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pong.v(97) " "Critical Warning (10846): Verilog HDL Instantiation warning at pong.v(97): instance has no name" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Info: Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(33) " "Warning (10230): Verilog HDL assignment warning at pong.v(33): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(35) " "Warning (10230): Verilog HDL assignment warning at pong.v(35): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(42) " "Warning (10230): Verilog HDL assignment warning at pong.v(42): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(44) " "Warning (10230): Verilog HDL assignment warning at pong.v(44): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(49) " "Warning (10230): Verilog HDL assignment warning at pong.v(49): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(50) " "Warning (10230): Verilog HDL assignment warning at pong.v(50): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pong.v(77) " "Warning (10230): Verilog HDL assignment warning at pong.v(77): truncated value with size 32 to match size of target (4)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pong.v(82) " "Warning (10230): Verilog HDL assignment warning at pong.v(82): truncated value with size 32 to match size of target (4)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pong.v(99) " "Warning (10230): Verilog HDL assignment warning at pong.v(99): truncated value with size 32 to match size of target (4)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pong.v(100) " "Warning (10230): Verilog HDL assignment warning at pong.v(100): truncated value with size 32 to match size of target (4)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pong.v(101) " "Warning (10230): Verilog HDL assignment warning at pong.v(101): truncated value with size 32 to match size of target (4)" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:comb_116 " "Info: Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:comb_116\"" {  } { { "pong.v" "comb_116" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(9) " "Warning (10230): Verilog HDL assignment warning at vga_sync.v(9): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/vga_sync.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(10) " "Warning (10230): Verilog HDL assignment warning at vga_sync.v(10): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/vga_sync.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(18) " "Warning (10230): Verilog HDL assignment warning at vga_sync.v(18): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/vga_sync.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(23) " "Warning (10230): Verilog HDL assignment warning at vga_sync.v(23): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/vga_sync.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:comb_605 " "Info: Elaborating entity \"bcd\" for hierarchy \"bcd:comb_605\"" {  } { { "pong.v" "comb_605" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 bcd:comb_605\|add3:comb_16 " "Info: Elaborating entity \"add3\" for hierarchy \"bcd:comb_605\|add3:comb_16\"" {  } { { "bcd.v" "comb_16" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/bcd.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 add3.v(9) " "Warning (10230): Verilog HDL assignment warning at add3.v(9): truncated value with size 32 to match size of target (4)" {  } { { "add3.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/add3.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 add3.v(10) " "Warning (10230): Verilog HDL assignment warning at add3.v(10): truncated value with size 32 to match size of target (4)" {  } { { "add3.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/add3.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg b2seg:comb_607 " "Info: Elaborating entity \"b2seg\" for hierarchy \"b2seg:comb_607\"" {  } { { "pong.v" "comb_607" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "out b2seg.v(3) " "Critical Warning (10169): Verilog HDL warning at b2seg.v(3): the port and data declarations for array port \"out\" do not specify the same range for each dimension" {  } { { "b2seg.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/b2seg.v" 3 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "" 0 -1}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "out b2seg.v(4) " "Warning (10359): HDL warning at b2seg.v(4): see declaration for object \"out\"" {  } { { "b2seg.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/b2seg.v" 4 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "pong.v" "" { Text "/home/ali/Workspace/LetsHackStuff.com/Verilog/pong2/pong.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "543 " "Info: Implemented 543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "486 " "Info: Implemented 486 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 02:28:48 2011 " "Info: Processing ended: Tue Aug 30 02:28:48 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
