$date
	Mon Sep 21 10:22:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module dff_tb $end
$var wire 1 ! s2 $end
$var reg 1 " clk $end
$var reg 1 # s1 $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
x!
$end
#20
0#
#50
1#
#80
0#
#100
1"
#110
0!
1#
#140
0#
#170
1#
#200
0#
0"
#230
1#
#260
0#
#290
1#
#300
1"
#310
1!
#330
0#
#360
1#
#390
0#
#400
0"
#430
