In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//liblldCommon.a_gcc_-O1:

Args.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4args13getCGOptLevelEi>:
   0:	cmp	w0, #0x3
   4:	b.eq	44 <_ZN3lld4args13getCGOptLevelEi+0x44>  // b.none
   8:	mov	w1, w0
   c:	mov	w0, #0x2                   	// #2
  10:	cmp	w1, w0
  14:	b.gt	1c <_ZN3lld4args13getCGOptLevelEi+0x1c>
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
  28:	add	x3, x3, #0x0
  2c:	mov	w2, #0x19                  	// #25
  30:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
  34:	add	x1, x1, #0x0
  38:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	mov	w0, #0x3                   	// #3
  48:	b	18 <_ZN3lld4args13getCGOptLevelEi+0x18>

000000000000004c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl>:
  4c:	stp	x29, x30, [sp, #-352]!
  50:	mov	x29, sp
  54:	stp	x19, x20, [sp, #16]
  58:	stp	x21, x22, [sp, #32]
  5c:	str	x23, [sp, #48]
  60:	mov	x22, x0
  64:	mov	w20, w1
  68:	mov	x23, x2
  6c:	str	w1, [sp, #344]
  70:	add	x1, sp, #0x158
  74:	mov	x2, #0x1                   	// #1
  78:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  7c:	ldr	x1, [x22, #8]
  80:	add	x21, x1, w0, uxtw #3
  84:	lsr	x19, x0, #32
  88:	add	x19, x1, x19, lsl #3
  8c:	str	x21, [sp, #320]
  90:	str	x19, [sp, #328]
  94:	str	w20, [sp, #336]
  98:	cmp	x21, x19
  9c:	b.ne	b4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x68>  // b.any
  a0:	b	d0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x84>
  a4:	add	x21, x21, #0x8
  a8:	str	x21, [sp, #320]
  ac:	cmp	x19, x21
  b0:	b.eq	d0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x84>  // b.none
  b4:	ldr	x0, [x21]
  b8:	cbz	x0, a4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x58>
  bc:	cbz	w20, a4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x58>
  c0:	mov	w1, w20
  c4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  c8:	and	w0, w0, #0xff
  cc:	cbz	w0, a4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x58>
  d0:	str	x19, [sp, #296]
  d4:	str	x19, [sp, #304]
  d8:	str	w20, [sp, #312]
  dc:	ldr	x19, [sp, #320]
  e0:	ldr	x4, [sp, #328]
  e4:	str	x19, [sp, #64]
  e8:	str	x4, [sp, #72]
  ec:	ldr	x3, [sp, #336]
  f0:	str	x3, [sp, #80]
  f4:	ldr	x0, [sp, #296]
  f8:	str	x0, [sp, #88]
  fc:	str	x0, [sp, #96]
 100:	ldr	x1, [sp, #312]
 104:	str	x1, [sp, #104]
 108:	str	x19, [sp, #136]
 10c:	str	x4, [sp, #144]
 110:	str	x3, [sp, #152]
 114:	str	x0, [sp, #112]
 118:	str	x0, [sp, #120]
 11c:	str	x1, [sp, #128]
 120:	str	x19, [sp, #160]
 124:	str	x4, [sp, #168]
 128:	str	x3, [sp, #176]
 12c:	str	x0, [sp, #184]
 130:	str	x0, [sp, #192]
 134:	str	x1, [sp, #200]
 138:	mov	x21, x0
 13c:	cmp	x0, x19
 140:	b.ne	184 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x138>  // b.any
 144:	mov	x0, x23
 148:	b	390 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x344>
 14c:	add	x19, x19, #0x8
 150:	str	x19, [sp, #136]
 154:	cmp	x19, x23
 158:	b.eq	178 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x12c>  // b.none
 15c:	ldr	x0, [x19]
 160:	cbz	x0, 14c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x100>
 164:	ldr	w1, [sp, #152]
 168:	cbz	w1, 14c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x100>
 16c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 170:	and	w0, w0, #0xff
 174:	cbz	w0, 14c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x100>
 178:	ldr	x19, [sp, #136]
 17c:	cmp	x19, x21
 180:	b.eq	350 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x304>  // b.none
 184:	ldr	x20, [x19], #8
 188:	ldr	x0, [x20, #16]
 18c:	cmp	x0, #0x0
 190:	csel	x0, x0, x20, ne  // ne = any
 194:	ldrb	w1, [x0, #44]
 198:	orr	w1, w1, #0x1
 19c:	strb	w1, [x0, #44]
 1a0:	str	x19, [sp, #136]
 1a4:	ldr	x23, [sp, #144]
 1a8:	cmp	x19, x23
 1ac:	b.ne	15c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x110>  // b.any
 1b0:	b	178 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x12c>
 1b4:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x99                  	// #153
 1c0:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 1c4:	add	x1, x1, #0x0
 1c8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 1cc:	add	x0, x0, #0x0
 1d0:	bl	0 <__assert_fail>
 1d4:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 1d8:	add	x3, x3, #0x0
 1dc:	mov	w2, #0x95                  	// #149
 1e0:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 1e4:	add	x1, x1, #0x0
 1e8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 1ec:	add	x0, x0, #0x0
 1f0:	bl	0 <__assert_fail>
 1f4:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 1f8:	add	x3, x3, #0x0
 1fc:	mov	w2, #0x99                  	// #153
 200:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 204:	add	x1, x1, #0x0
 208:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 20c:	add	x0, x0, #0x0
 210:	bl	0 <__assert_fail>
 214:	cmp	w0, #0x1
 218:	b.eq	280 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x234>  // b.none
 21c:	ldrb	w1, [sp, #265]
 220:	cmp	w1, #0x1
 224:	b.eq	2a4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x258>  // b.none
 228:	add	x1, sp, #0xf8
 22c:	str	x1, [sp, #224]
 230:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 234:	add	x0, x0, #0x0
 238:	str	x0, [sp, #232]
 23c:	mov	w0, #0x2                   	// #2
 240:	strb	w0, [sp, #240]
 244:	mov	w0, #0x3                   	// #3
 248:	strb	w0, [sp, #241]
 24c:	ldrb	w0, [x1, #16]
 250:	cbz	w0, 260 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x214>
 254:	ldrb	w0, [x1, #17]
 258:	cmp	w0, #0x1
 25c:	b.ne	3dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x390>  // b.any
 260:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 264:	add	x3, x3, #0x0
 268:	mov	w2, #0xb8                  	// #184
 26c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 270:	add	x1, x1, #0x0
 274:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 278:	add	x0, x0, #0x0
 27c:	bl	0 <__assert_fail>
 280:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 284:	add	x0, x0, #0x0
 288:	str	x0, [sp, #224]
 28c:	str	xzr, [sp, #232]
 290:	mov	w0, #0x3                   	// #3
 294:	strb	w0, [sp, #240]
 298:	mov	w0, #0x1                   	// #1
 29c:	strb	w0, [sp, #241]
 2a0:	b	3dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x390>
 2a4:	ldr	x1, [sp, #248]
 2a8:	str	x1, [sp, #224]
 2ac:	adrp	x2, 0 <_ZN3lld4args13getCGOptLevelEi>
 2b0:	add	x2, x2, #0x0
 2b4:	str	x2, [sp, #232]
 2b8:	strb	w0, [sp, #240]
 2bc:	mov	w2, #0x3                   	// #3
 2c0:	strb	w2, [sp, #241]
 2c4:	cmp	w0, #0x2
 2c8:	b.ne	3dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x390>  // b.any
 2cc:	b	24c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x200>
 2d0:	ldr	w0, [x20, #40]
 2d4:	ldr	w1, [x22, #192]
 2d8:	cmp	x0, x1
 2dc:	b.cs	1d4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x188>  // b.hs, b.nlast
 2e0:	ldr	x1, [x22, #184]
 2e4:	ldr	x0, [x1, x0, lsl #3]
 2e8:	str	x0, [sp, #208]
 2ec:	mov	x1, #0x0                   	// #0
 2f0:	cbz	x0, 2fc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2b0>
 2f4:	bl	0 <strlen>
 2f8:	mov	x1, x0
 2fc:	str	x1, [sp, #216]
 300:	mov	w0, #0x5                   	// #5
 304:	strb	w0, [sp, #288]
 308:	mov	w0, #0x3                   	// #3
 30c:	strb	w0, [sp, #289]
 310:	add	x0, sp, #0xd0
 314:	str	x0, [sp, #272]
 318:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 31c:	add	x0, x0, #0x0
 320:	str	x0, [sp, #280]
 324:	ldr	w0, [x20, #56]
 328:	cbz	w0, 1f4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1a8>
 32c:	ldr	x0, [x20, #48]
 330:	ldr	x0, [x0]
 334:	ldrb	w1, [x0]
 338:	cbnz	w1, 3a4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x358>
 33c:	ldp	x0, x1, [sp, #272]
 340:	stp	x0, x1, [sp, #248]
 344:	ldr	x0, [sp, #288]
 348:	str	x0, [sp, #264]
 34c:	b	3c0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x374>
 350:	ldr	w0, [x20, #56]
 354:	cbz	w0, 1b4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x168>
 358:	ldr	x0, [x20, #48]
 35c:	ldr	x19, [x0]
 360:	mov	x1, #0x0                   	// #0
 364:	cbz	x19, 374 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x328>
 368:	mov	x0, x19
 36c:	bl	0 <strlen>
 370:	mov	x1, x0
 374:	add	x3, sp, #0xa0
 378:	mov	w2, #0xa                   	// #10
 37c:	mov	x0, x19
 380:	bl	0 <_ZN4llvm18getAsSignedIntegerENS_9StringRefEjRx>
 384:	and	w0, w0, #0xff
 388:	cbnz	w0, 2d0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x284>
 38c:	ldr	x0, [sp, #160]
 390:	ldp	x19, x20, [sp, #16]
 394:	ldp	x21, x22, [sp, #32]
 398:	ldr	x23, [sp, #48]
 39c:	ldp	x29, x30, [sp], #352
 3a0:	ret
 3a4:	add	x1, sp, #0x110
 3a8:	str	x1, [sp, #248]
 3ac:	str	x0, [sp, #256]
 3b0:	mov	w0, #0x2                   	// #2
 3b4:	strb	w0, [sp, #264]
 3b8:	mov	w0, #0x3                   	// #3
 3bc:	strb	w0, [sp, #265]
 3c0:	ldrb	w0, [sp, #264]
 3c4:	cbnz	w0, 214 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1c8>
 3c8:	str	xzr, [sp, #224]
 3cc:	str	xzr, [sp, #232]
 3d0:	strb	wzr, [sp, #240]
 3d4:	mov	w0, #0x1                   	// #1
 3d8:	strb	w0, [sp, #241]
 3dc:	bl	0 <_ZN3lld12errorHandlerEv>
 3e0:	add	x1, sp, #0xe0
 3e4:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 3e8:	mov	x0, #0x0                   	// #0
 3ec:	b	390 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x344>

00000000000003f0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm>:
 3f0:	stp	x29, x30, [sp, #-352]!
 3f4:	mov	x29, sp
 3f8:	stp	x19, x20, [sp, #16]
 3fc:	stp	x21, x22, [sp, #32]
 400:	stp	x23, x24, [sp, #48]
 404:	stp	x25, x26, [sp, #64]
 408:	mov	x19, x0
 40c:	mov	w22, w1
 410:	stp	x2, x3, [sp, #80]
 414:	mov	x26, x4
 418:	mov	w21, w1
 41c:	str	w1, [sp, #320]
 420:	add	x1, sp, #0x140
 424:	mov	x2, #0x1                   	// #1
 428:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 42c:	ldr	x20, [x19, #8]
 430:	lsr	x19, x0, #32
 434:	add	x19, x20, x19, lsl #3
 438:	add	x20, x20, w0, uxtw #3
 43c:	str	w22, [sp, #312]
 440:	cmp	x19, x20
 444:	b.ne	45c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x6c>  // b.any
 448:	mov	x19, x20
 44c:	b	478 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x88>
 450:	sub	x19, x19, #0x8
 454:	cmp	x20, x19
 458:	b.eq	478 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x88>  // b.none
 45c:	ldur	x0, [x19, #-8]
 460:	cbz	x0, 450 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x60>
 464:	cbz	w21, 450 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x60>
 468:	mov	w1, w21
 46c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 470:	and	w0, w0, #0xff
 474:	cbz	w0, 450 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x60>
 478:	ldr	w0, [sp, #312]
 47c:	str	w0, [sp, #344]
 480:	str	w0, [sp, #176]
 484:	str	x19, [sp, #104]
 488:	str	w0, [sp, #120]
 48c:	mov	x21, #0x0                   	// #0
 490:	add	x25, sp, #0x60
 494:	add	x24, sp, #0xd0
 498:	b	530 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x140>
 49c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 4a0:	add	x3, x3, #0x0
 4a4:	mov	w2, #0x99                  	// #153
 4a8:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 4ac:	add	x1, x1, #0x0
 4b0:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 4b4:	add	x0, x0, #0x0
 4b8:	bl	0 <__assert_fail>
 4bc:	ldp	x0, x1, [sp, #208]
 4c0:	stp	x0, x1, [sp, #128]
 4c4:	str	x21, [sp, #144]
 4c8:	str	x21, [sp, #152]
 4cc:	b	5c4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1d4>
 4d0:	cbz	x2, 4e4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xf4>
 4d4:	ldr	x1, [sp, #80]
 4d8:	ldr	x0, [sp, #128]
 4dc:	bl	0 <memcmp>
 4e0:	cbnz	w0, 5d4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1e4>
 4e4:	add	x3, sp, #0x60
 4e8:	mov	w2, #0x0                   	// #0
 4ec:	ldp	x0, x1, [sp, #144]
 4f0:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 4f4:	and	w0, w0, #0xff
 4f8:	cbnz	w0, 604 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x214>
 4fc:	ldr	x0, [sp, #96]
 500:	b	5ec <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1fc>
 504:	sub	x19, x19, #0x8
 508:	str	x19, [sp, #104]
 50c:	cmp	x20, x19
 510:	b.eq	538 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x148>  // b.none
 514:	ldur	x0, [x19, #-8]
 518:	cbz	x0, 504 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x114>
 51c:	ldr	w1, [sp, #120]
 520:	cbz	w1, 504 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x114>
 524:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 528:	and	w0, w0, #0xff
 52c:	cbz	w0, 504 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x114>
 530:	mov	w23, #0x3d                  	// #61
 534:	mov	x22, #0x1                   	// #1
 538:	ldr	x19, [sp, #104]
 53c:	cmp	x19, x20
 540:	b.eq	5e8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1f8>  // b.none
 544:	ldur	x0, [x19, #-8]
 548:	ldr	w1, [x0, #56]
 54c:	cbz	w1, 49c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xac>
 550:	ldr	x0, [x0, #48]
 554:	ldr	x0, [x0]
 558:	str	x0, [sp, #208]
 55c:	mov	x1, x21
 560:	cbz	x0, 56c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x17c>
 564:	bl	0 <strlen>
 568:	mov	x1, x0
 56c:	str	x1, [sp, #216]
 570:	strb	w23, [sp, #96]
 574:	mov	x3, x21
 578:	mov	x1, x25
 57c:	mov	x2, x22
 580:	mov	x0, x24
 584:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
 588:	cmn	x0, #0x1
 58c:	b.eq	4bc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xcc>  // b.none
 590:	ldr	x1, [sp, #216]
 594:	ldr	x3, [sp, #208]
 598:	add	x2, x0, #0x1
 59c:	cmp	x2, x1
 5a0:	csel	x2, x2, x1, ls  // ls = plast
 5a4:	str	x3, [sp, #128]
 5a8:	cmp	x0, x1
 5ac:	csel	x0, x0, x1, ls  // ls = plast
 5b0:	str	x0, [sp, #136]
 5b4:	add	x3, x3, x2
 5b8:	str	x3, [sp, #144]
 5bc:	sub	x1, x1, x2
 5c0:	str	x1, [sp, #152]
 5c4:	ldr	x2, [sp, #88]
 5c8:	ldr	x0, [sp, #136]
 5cc:	cmp	x2, x0
 5d0:	b.eq	4d0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xe0>  // b.none
 5d4:	sub	x19, x19, #0x8
 5d8:	str	x19, [sp, #104]
 5dc:	cmp	x19, x20
 5e0:	b.ne	514 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x124>  // b.any
 5e4:	b	538 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x148>
 5e8:	mov	x0, x26
 5ec:	ldp	x19, x20, [sp, #16]
 5f0:	ldp	x21, x22, [sp, #32]
 5f4:	ldp	x23, x24, [sp, #48]
 5f8:	ldp	x25, x26, [sp, #64]
 5fc:	ldp	x29, x30, [sp], #352
 600:	ret
 604:	mov	w2, #0x3                   	// #3
 608:	strb	w2, [sp, #288]
 60c:	mov	w1, #0x5                   	// #5
 610:	strb	w1, [sp, #289]
 614:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 618:	add	x0, x0, #0x0
 61c:	str	x0, [sp, #272]
 620:	add	x0, sp, #0x50
 624:	str	x0, [sp, #280]
 628:	add	x0, sp, #0x110
 62c:	str	x0, [sp, #248]
 630:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 634:	add	x0, x0, #0x0
 638:	str	x0, [sp, #256]
 63c:	mov	w0, #0x2                   	// #2
 640:	strb	w0, [sp, #264]
 644:	strb	w2, [sp, #265]
 648:	add	x2, sp, #0xf8
 64c:	str	x2, [sp, #224]
 650:	add	x2, sp, #0x90
 654:	str	x2, [sp, #232]
 658:	strb	w0, [sp, #240]
 65c:	strb	w1, [sp, #241]
 660:	bl	0 <_ZN3lld12errorHandlerEv>
 664:	add	x1, sp, #0xe0
 668:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 66c:	mov	x0, x26
 670:	b	5ec <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1fc>

0000000000000674 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE>:
 674:	stp	x29, x30, [sp, #-32]!
 678:	mov	x29, sp
 67c:	stp	x0, x1, [sp, #16]
 680:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 684:	add	x1, x1, #0x0
 688:	mov	x2, #0x4                   	// #4
 68c:	add	x0, sp, #0x10
 690:	bl	0 <_ZNK4llvm9StringRef14endswith_lowerES0_>
 694:	and	w0, w0, #0xff
 698:	cbz	w0, 6b0 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x3c>
 69c:	mov	w2, #0x2                   	// #2
 6a0:	ldp	x0, x1, [sp, #16]
 6a4:	bl	0 <_ZN4llvm3sys4path4stemENS_9StringRefENS1_5StyleE>
 6a8:	ldp	x29, x30, [sp], #32
 6ac:	ret
 6b0:	mov	w2, #0x2                   	// #2
 6b4:	ldp	x0, x1, [sp, #16]
 6b8:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
 6bc:	b	6a8 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x34>

00000000000006c0 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE>:
 6c0:	stp	x29, x30, [sp, #-160]!
 6c4:	mov	x29, sp
 6c8:	stp	x21, x22, [sp, #32]
 6cc:	stp	x25, x26, [sp, #64]
 6d0:	mov	x25, x8
 6d4:	add	x1, sp, #0x70
 6d8:	add	x2, x1, #0x10
 6dc:	str	x2, [sp, #112]
 6e0:	str	wzr, [sp, #120]
 6e4:	str	wzr, [sp, #124]
 6e8:	ldr	x2, [x0, #8]
 6ec:	ldr	x0, [x0]
 6f0:	str	x0, [sp, #128]
 6f4:	str	x2, [sp, #136]
 6f8:	mov	w4, #0x1                   	// #1
 6fc:	mov	w3, #0xffffffff            	// #-1
 700:	mov	w2, #0xa                   	// #10
 704:	add	x0, sp, #0x80
 708:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib>
 70c:	str	xzr, [x25]
 710:	str	xzr, [x25, #8]
 714:	str	xzr, [x25, #16]
 718:	ldr	x22, [sp, #112]
 71c:	ldr	w26, [sp, #120]
 720:	add	x26, x22, x26, lsl #4
 724:	cmp	x26, x22
 728:	b.eq	880 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1c0>  // b.none
 72c:	stp	x19, x20, [sp, #16]
 730:	stp	x23, x24, [sp, #48]
 734:	stp	x27, x28, [sp, #80]
 738:	adrp	x23, 0 <_ZN3lld4args13getCGOptLevelEi>
 73c:	add	x23, x23, #0x0
 740:	mov	x24, #0x6                   	// #6
 744:	add	x27, sp, #0x60
 748:	add	x28, sp, #0x90
 74c:	b	7a8 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xe8>
 750:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 754:	add	x3, x3, #0x0
 758:	mov	w2, #0x283                 	// #643
 75c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 760:	add	x1, x1, #0x0
 764:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 768:	add	x0, x0, #0x0
 76c:	bl	0 <__assert_fail>
 770:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 774:	add	x3, x3, #0x0
 778:	mov	w2, #0x28b                 	// #651
 77c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 780:	add	x1, x1, #0x0
 784:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 788:	add	x0, x0, #0x0
 78c:	bl	0 <__assert_fail>
 790:	mov	x2, x27
 794:	mov	x0, x25
 798:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 79c:	add	x22, x22, #0x10
 7a0:	cmp	x26, x22
 7a4:	b.eq	874 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1b4>  // b.none
 7a8:	ldp	x0, x1, [x22]
 7ac:	stp	x0, x1, [sp, #96]
 7b0:	mov	x3, #0x0                   	// #0
 7b4:	mov	x1, x23
 7b8:	mov	x2, x24
 7bc:	mov	x0, x27
 7c0:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
 7c4:	ldr	x19, [sp, #104]
 7c8:	cmp	x0, x19
 7cc:	csel	x20, x0, x19, ls  // ls = plast
 7d0:	cmp	x20, x19
 7d4:	b.hi	750 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x90>  // b.pmore
 7d8:	ldr	x0, [sp, #96]
 7dc:	add	x0, x0, x20
 7e0:	sub	x21, x19, x20
 7e4:	str	x0, [sp, #144]
 7e8:	str	x21, [sp, #152]
 7ec:	mov	x3, #0xffffffffffffffff    	// #-1
 7f0:	mov	x1, x23
 7f4:	mov	x2, x24
 7f8:	mov	x0, x28
 7fc:	bl	0 <_ZNK4llvm9StringRef16find_last_not_ofES0_m>
 800:	ldr	x1, [sp, #152]
 804:	add	x0, x0, #0x1
 808:	cmp	x0, x1
 80c:	csel	x0, x0, x1, ls  // ls = plast
 810:	add	x20, x20, x0
 814:	sub	x21, x21, x0
 818:	cmp	x1, x21
 81c:	b.cc	770 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xb0>  // b.lo, b.ul, b.last
 820:	ldr	x0, [sp, #144]
 824:	sub	x19, x1, x19
 828:	add	x19, x19, x20
 82c:	cmp	x19, x1
 830:	csel	x19, x19, x1, ls  // ls = plast
 834:	str	x0, [sp, #96]
 838:	str	x19, [sp, #104]
 83c:	cbz	x19, 79c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xdc>
 840:	ldrb	w0, [x0]
 844:	cmp	w0, #0x23
 848:	b.eq	79c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xdc>  // b.none
 84c:	ldr	x1, [x25, #8]
 850:	ldr	x0, [x25, #16]
 854:	cmp	x1, x0
 858:	b.eq	790 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xd0>  // b.none
 85c:	ldp	x2, x3, [sp, #96]
 860:	stp	x2, x3, [x1]
 864:	ldr	x0, [x25, #8]
 868:	add	x0, x0, #0x10
 86c:	str	x0, [x25, #8]
 870:	b	79c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xdc>
 874:	ldp	x19, x20, [sp, #16]
 878:	ldp	x23, x24, [sp, #48]
 87c:	ldp	x27, x28, [sp, #80]
 880:	ldr	x0, [sp, #112]
 884:	add	x1, sp, #0x80
 888:	cmp	x0, x1
 88c:	b.eq	894 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1d4>  // b.none
 890:	bl	0 <free>
 894:	mov	x0, x25
 898:	ldp	x21, x22, [sp, #32]
 89c:	ldp	x25, x26, [sp, #64]
 8a0:	ldp	x29, x30, [sp], #160
 8a4:	ret

00000000000008a8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi>:
 8a8:	stp	x29, x30, [sp, #-288]!
 8ac:	mov	x29, sp
 8b0:	stp	x19, x20, [sp, #16]
 8b4:	stp	x21, x22, [sp, #32]
 8b8:	stp	x23, x24, [sp, #48]
 8bc:	mov	x20, x8
 8c0:	mov	x19, x0
 8c4:	mov	w23, w1
 8c8:	str	xzr, [x8]
 8cc:	str	xzr, [x8, #8]
 8d0:	str	xzr, [x8, #16]
 8d4:	mov	w22, w1
 8d8:	str	w1, [sp, #280]
 8dc:	add	x1, sp, #0x118
 8e0:	mov	x2, #0x1                   	// #1
 8e4:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 8e8:	ldr	x21, [x19, #8]
 8ec:	add	x19, x21, w0, uxtw #3
 8f0:	lsr	x0, x0, #32
 8f4:	add	x21, x21, x0, lsl #3
 8f8:	str	x19, [sp, #256]
 8fc:	str	x21, [sp, #264]
 900:	str	w23, [sp, #272]
 904:	cmp	x19, x21
 908:	b.ne	920 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x78>  // b.any
 90c:	b	93c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x94>
 910:	add	x19, x19, #0x8
 914:	str	x19, [sp, #256]
 918:	cmp	x21, x19
 91c:	b.eq	93c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x94>  // b.none
 920:	ldr	x0, [x19]
 924:	cbz	x0, 910 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x68>
 928:	cbz	w22, 910 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x68>
 92c:	mov	w1, w22
 930:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 934:	and	w0, w0, #0xff
 938:	cbz	w0, 910 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x68>
 93c:	str	x21, [sp, #232]
 940:	str	x21, [sp, #240]
 944:	str	w23, [sp, #248]
 948:	ldp	x4, x5, [sp, #256]
 94c:	stp	x4, x5, [sp, #72]
 950:	ldr	x2, [sp, #272]
 954:	str	x2, [sp, #88]
 958:	str	x21, [sp, #96]
 95c:	str	x21, [sp, #104]
 960:	ldr	x0, [sp, #248]
 964:	str	x0, [sp, #112]
 968:	stp	x4, x5, [sp, #144]
 96c:	str	x2, [sp, #160]
 970:	str	x21, [sp, #120]
 974:	str	x21, [sp, #128]
 978:	str	x0, [sp, #136]
 97c:	stp	x4, x5, [sp, #168]
 980:	str	x2, [sp, #184]
 984:	str	x21, [sp, #192]
 988:	str	x21, [sp, #200]
 98c:	str	x0, [sp, #208]
 990:	mov	x22, #0x0                   	// #0
 994:	add	x23, sp, #0xd8
 998:	b	a6c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1c4>
 99c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 9a0:	add	x3, x3, #0x0
 9a4:	mov	w2, #0x99                  	// #153
 9a8:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 9ac:	add	x1, x1, #0x0
 9b0:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 9b4:	add	x0, x0, #0x0
 9b8:	bl	0 <__assert_fail>
 9bc:	mov	x2, x23
 9c0:	mov	x0, x20
 9c4:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 9c8:	b	a28 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x180>
 9cc:	ldr	x19, [sp, #144]
 9d0:	cmp	x21, x19
 9d4:	b.eq	a78 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1d0>  // b.none
 9d8:	ldr	x0, [x19]
 9dc:	ldr	w1, [x0, #56]
 9e0:	cbz	w1, 99c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xf4>
 9e4:	ldr	x0, [x0, #48]
 9e8:	ldr	x0, [x0]
 9ec:	str	x0, [sp, #216]
 9f0:	mov	x1, x22
 9f4:	cbz	x0, a00 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x158>
 9f8:	bl	0 <strlen>
 9fc:	mov	x1, x0
 a00:	str	x1, [sp, #224]
 a04:	ldr	x1, [x20, #8]
 a08:	ldr	x0, [x20, #16]
 a0c:	cmp	x1, x0
 a10:	b.eq	9bc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x114>  // b.none
 a14:	ldp	x2, x3, [sp, #216]
 a18:	stp	x2, x3, [x1]
 a1c:	ldr	x0, [x20, #8]
 a20:	add	x0, x0, #0x10
 a24:	str	x0, [x20, #8]
 a28:	add	x19, x19, #0x8
 a2c:	str	x19, [sp, #144]
 a30:	ldr	x24, [sp, #152]
 a34:	cmp	x19, x24
 a38:	b.ne	a50 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1a8>  // b.any
 a3c:	b	9cc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x124>
 a40:	add	x19, x19, #0x8
 a44:	str	x19, [sp, #144]
 a48:	cmp	x24, x19
 a4c:	b.eq	9cc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x124>  // b.none
 a50:	ldr	x0, [x19]
 a54:	cbz	x0, a40 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x198>
 a58:	ldr	w1, [sp, #160]
 a5c:	cbz	w1, a40 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x198>
 a60:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 a64:	and	w0, w0, #0xff
 a68:	cbz	w0, a40 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x198>
 a6c:	ldr	x19, [sp, #144]
 a70:	cmp	x21, x19
 a74:	b.ne	9d8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x130>  // b.any
 a78:	mov	x0, x20
 a7c:	ldp	x19, x20, [sp, #16]
 a80:	ldp	x21, x22, [sp, #32]
 a84:	ldp	x23, x24, [sp, #48]
 a88:	ldp	x29, x30, [sp], #288
 a8c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x26, x2
  24:	ldr	x19, [x0, #8]
  28:	ldr	x23, [x0]
  2c:	sub	x0, x19, x23
  30:	mov	x2, #0x7ffffffffffffff     	// #576460752303423487
  34:	cmp	x2, x0, asr #4
  38:	b.eq	114 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x114>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x1
  44:	asr	x1, x0, #4
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	128 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x128>  // b.hs, b.nlast
  58:	mov	x24, #0x7ffffffffffffff     	// #576460752303423487
  5c:	cmp	x0, x24
  60:	csel	x24, x0, x24, ls  // ls = plast
  64:	sub	x27, x20, x23
  68:	mov	x21, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x7c>
  70:	lsl	x0, x24, #4
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	add	x27, x21, x27
  80:	ldp	x0, x1, [x26]
  84:	stp	x0, x1, [x27]
  88:	cmp	x20, x23
  8c:	b.eq	120 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x120>  // b.none
  90:	mov	x3, x21
  94:	mov	x2, x23
  98:	ldp	x0, x1, [x2], #16
  9c:	stp	x0, x1, [x3], #16
  a0:	cmp	x25, x2
  a4:	b.ne	98 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x98>  // b.any
  a8:	sub	x25, x20, x23
  ac:	add	x25, x21, x25
  b0:	add	x25, x25, #0x10
  b4:	cmp	x20, x19
  b8:	b.eq	dc <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xdc>  // b.none
  bc:	mov	x2, x20
  c0:	mov	x3, x25
  c4:	ldp	x0, x1, [x2], #16
  c8:	stp	x0, x1, [x3], #16
  cc:	cmp	x2, x19
  d0:	b.ne	c4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc4>  // b.any
  d4:	sub	x19, x19, x20
  d8:	add	x25, x25, x19
  dc:	cbz	x23, e8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xe8>
  e0:	mov	x0, x23
  e4:	bl	0 <_ZdlPv>
  e8:	str	x21, [x22]
  ec:	str	x25, [x22, #8]
  f0:	add	x21, x21, x24, lsl #4
  f4:	str	x21, [x22, #16]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x23, x24, [sp, #48]
 104:	ldp	x25, x26, [sp, #64]
 108:	ldr	x27, [sp, #80]
 10c:	ldp	x29, x30, [sp], #96
 110:	ret
 114:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 118:	add	x0, x0, #0x0
 11c:	bl	0 <_ZSt20__throw_length_errorPKc>
 120:	mov	x25, x21
 124:	b	b0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xb0>
 128:	sub	x27, x20, x23
 12c:	mov	x24, #0x7ffffffffffffff     	// #576460752303423487
 130:	b	70 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x26, x2
  24:	ldr	x19, [x0, #8]
  28:	ldr	x23, [x0]
  2c:	sub	x0, x19, x23
  30:	mov	x2, #0x7ffffffffffffff     	// #576460752303423487
  34:	cmp	x2, x0, asr #4
  38:	b.eq	114 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x114>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x1
  44:	asr	x1, x0, #4
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	128 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x128>  // b.hs, b.nlast
  58:	mov	x24, #0x7ffffffffffffff     	// #576460752303423487
  5c:	cmp	x0, x24
  60:	csel	x24, x0, x24, ls  // ls = plast
  64:	sub	x27, x20, x23
  68:	mov	x21, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x7c>
  70:	lsl	x0, x24, #4
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	add	x27, x21, x27
  80:	ldp	x0, x1, [x26]
  84:	stp	x0, x1, [x27]
  88:	cmp	x20, x23
  8c:	b.eq	120 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x120>  // b.none
  90:	mov	x3, x21
  94:	mov	x2, x23
  98:	ldp	x0, x1, [x2], #16
  9c:	stp	x0, x1, [x3], #16
  a0:	cmp	x25, x2
  a4:	b.ne	98 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x98>  // b.any
  a8:	sub	x25, x20, x23
  ac:	add	x25, x21, x25
  b0:	add	x25, x25, #0x10
  b4:	cmp	x20, x19
  b8:	b.eq	dc <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xdc>  // b.none
  bc:	mov	x2, x20
  c0:	mov	x3, x25
  c4:	ldp	x0, x1, [x2], #16
  c8:	stp	x0, x1, [x3], #16
  cc:	cmp	x2, x19
  d0:	b.ne	c4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc4>  // b.any
  d4:	sub	x19, x19, x20
  d8:	add	x25, x25, x19
  dc:	cbz	x23, e8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xe8>
  e0:	mov	x0, x23
  e4:	bl	0 <_ZdlPv>
  e8:	str	x21, [x22]
  ec:	str	x25, [x22, #8]
  f0:	add	x21, x21, x24, lsl #4
  f4:	str	x21, [x22, #16]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x23, x24, [sp, #48]
 104:	ldp	x25, x26, [sp, #64]
 108:	ldr	x27, [sp, #80]
 10c:	ldp	x29, x30, [sp], #96
 110:	ret
 114:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 118:	add	x0, x0, #0x0
 11c:	bl	0 <_ZSt20__throw_length_errorPKc>
 120:	mov	x25, x21
 124:	b	b0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xb0>
 128:	sub	x27, x20, x23
 12c:	mov	x24, #0x7ffffffffffffff     	// #576460752303423487
 130:	b	70 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x70>

DWARF.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>:
       0:	stp	x29, x30, [sp, #-112]!
       4:	mov	x29, sp
       8:	stp	x19, x20, [sp, #16]
       c:	mov	x20, x8
      10:	mov	x19, x0
      14:	ldr	x0, [x0]
      18:	ldr	x1, [x0]
      1c:	ldr	x2, [x1, #48]
      20:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
      24:	ldr	x1, [x1]
      28:	blr	x2
      2c:	and	w0, w0, #0xff
      30:	cbnz	w0, 54 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_+0x54>
      34:	ldr	x0, [x19]
      38:	str	xzr, [x19]
      3c:	orr	x0, x0, #0x1
      40:	str	x0, [x20]
      44:	mov	x0, x20
      48:	ldp	x19, x20, [sp, #16]
      4c:	ldp	x29, x30, [sp], #112
      50:	ret
      54:	str	x21, [sp, #32]
      58:	ldr	x21, [x19]
      5c:	str	xzr, [x19]
      60:	ldr	x0, [x21]
      64:	ldr	x2, [x0, #48]
      68:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
      6c:	ldr	x1, [x1]
      70:	mov	x0, x21
      74:	blr	x2
      78:	and	w0, w0, #0xff
      7c:	cbz	w0, f0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_+0xf0>
      80:	ldr	x0, [x21]
      84:	add	x19, sp, #0x38
      88:	mov	x8, x19
      8c:	ldr	x1, [x0, #24]
      90:	mov	x0, x21
      94:	blr	x1
      98:	str	xzr, [sp, #96]
      9c:	mov	w0, #0x4                   	// #4
      a0:	strb	w0, [sp, #104]
      a4:	mov	w0, #0x1                   	// #1
      a8:	strb	w0, [sp, #105]
      ac:	str	x19, [sp, #88]
      b0:	bl	0 <_ZN3lld12errorHandlerEv>
      b4:	add	x1, sp, #0x58
      b8:	bl	0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
      bc:	ldr	x0, [sp, #56]
      c0:	add	x19, x19, #0x10
      c4:	cmp	x0, x19
      c8:	b.eq	d0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_+0xd0>  // b.none
      cc:	bl	0 <_ZdlPv>
      d0:	mov	x0, #0x1                   	// #1
      d4:	str	x0, [x20]
      d8:	ldr	x0, [x21]
      dc:	ldr	x1, [x0, #8]
      e0:	mov	x0, x21
      e4:	blr	x1
      e8:	ldr	x21, [sp, #32]
      ec:	b	44 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_+0x44>
      f0:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
      f4:	add	x3, x3, #0x0
      f8:	mov	w2, #0x329                 	// #809
      fc:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     100:	add	x1, x1, #0x0
     104:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     108:	add	x0, x0, #0x0
     10c:	bl	0 <__assert_fail>

0000000000000110 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE>:
     110:	stp	x29, x30, [sp, #-192]!
     114:	mov	x29, sp
     118:	stp	x19, x20, [sp, #16]
     11c:	stp	x21, x22, [sp, #32]
     120:	stp	x23, x24, [sp, #48]
     124:	mov	x20, x8
     128:	mov	x19, x0
     12c:	ldr	w23, [x0, #56]
     130:	cbz	w23, 48c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x37c>
     134:	stp	x25, x26, [sp, #64]
     138:	stp	x27, x28, [sp, #80]
     13c:	mov	x0, x1
     140:	mov	x22, x2
     144:	ldr	x26, [x19, #40]
     148:	mov	x27, x1
     14c:	cmn	x1, #0x1
     150:	b.eq	1c0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xb0>  // b.none
     154:	cmn	x1, #0x2
     158:	b.eq	1c0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xb0>  // b.none
     15c:	mov	x1, x2
     160:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
     164:	sub	w23, w23, #0x1
     168:	and	w24, w23, w0
     16c:	mov	w28, #0x1                   	// #1
     170:	str	xzr, [sp, #104]
     174:	ubfiz	x0, x24, #5, #32
     178:	add	x21, x26, x0
     17c:	ldr	x25, [x26, x0]
     180:	cmn	x25, #0x1
     184:	b.eq	484 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x374>  // b.none
     188:	cmn	x25, #0x2
     18c:	b.eq	19c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x8c>  // b.none
     190:	ldr	x2, [x21, #8]
     194:	cmp	x2, x22
     198:	b.eq	1e0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xd0>  // b.none
     19c:	ldr	x0, [sp, #104]
     1a0:	cmp	x0, #0x0
     1a4:	ccmn	x25, #0x2, #0x0, eq  // eq = none
     1a8:	csel	x0, x0, x21, ne  // ne = any
     1ac:	str	x0, [sp, #104]
     1b0:	add	w24, w24, w28
     1b4:	and	w24, w23, w24
     1b8:	add	w28, w28, #0x1
     1bc:	b	174 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x64>
     1c0:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     1c4:	add	x3, x3, #0x0
     1c8:	mov	w2, #0x250                 	// #592
     1cc:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     1d0:	add	x1, x1, #0x0
     1d4:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     1d8:	add	x0, x0, #0x0
     1dc:	bl	0 <__assert_fail>
     1e0:	cbz	x2, 1f4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xe4>
     1e4:	mov	x1, x25
     1e8:	mov	x0, x27
     1ec:	bl	0 <memcmp>
     1f0:	cbnz	w0, 19c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x8c>
     1f4:	add	x22, x19, #0x20
     1f8:	ldr	x23, [x19, #32]
     1fc:	ldr	w1, [x19, #56]
     200:	ldr	x0, [x22, #8]
     204:	add	x1, x0, x1, lsl #5
     208:	mov	x0, x22
     20c:	mov	x2, x23
     210:	ldp	x25, x26, [sp, #64]
     214:	ldp	x27, x28, [sp, #80]
     218:	ldr	x3, [x22]
     21c:	cmp	x3, x23
     220:	b.ne	264 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x154>  // b.any
     224:	cbz	x1, 234 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x124>
     228:	ldr	x3, [x19, #32]
     22c:	cmp	x3, x2
     230:	b.ne	28c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x17c>  // b.any
     234:	cmp	x22, x0
     238:	b.ne	2b4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1a4>  // b.any
     23c:	cmp	x1, x21
     240:	b.ne	2dc <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1cc>  // b.any
     244:	strb	wzr, [x20]
     248:	strb	wzr, [x20, #40]
     24c:	mov	x0, x20
     250:	ldp	x19, x20, [sp, #16]
     254:	ldp	x21, x22, [sp, #32]
     258:	ldp	x23, x24, [sp, #48]
     25c:	ldp	x29, x30, [sp], #192
     260:	ret
     264:	stp	x25, x26, [sp, #64]
     268:	stp	x27, x28, [sp, #80]
     26c:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     270:	add	x3, x3, #0x0
     274:	mov	w2, #0x4c0                 	// #1216
     278:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     27c:	add	x1, x1, #0x0
     280:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     284:	add	x0, x0, #0x0
     288:	bl	0 <__assert_fail>
     28c:	stp	x25, x26, [sp, #64]
     290:	stp	x27, x28, [sp, #80]
     294:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     298:	add	x3, x3, #0x0
     29c:	mov	w2, #0x4c1                 	// #1217
     2a0:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     2a4:	add	x1, x1, #0x0
     2a8:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     2ac:	add	x0, x0, #0x0
     2b0:	bl	0 <__assert_fail>
     2b4:	stp	x25, x26, [sp, #64]
     2b8:	stp	x27, x28, [sp, #80]
     2bc:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     2c0:	add	x3, x3, #0x0
     2c4:	mov	w2, #0x4c2                 	// #1218
     2c8:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     2cc:	add	x1, x1, #0x0
     2d0:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     2d4:	add	x0, x0, #0x0
     2d8:	bl	0 <__assert_fail>
     2dc:	add	x0, sp, #0xb0
     2e0:	str	x0, [sp, #160]
     2e4:	str	xzr, [sp, #168]
     2e8:	strb	wzr, [sp, #176]
     2ec:	ldr	x0, [x22]
     2f0:	cmp	x23, x0
     2f4:	b.ne	344 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x234>  // b.any
     2f8:	ldr	x0, [x21, #16]
     2fc:	mov	w6, #0x2                   	// #2
     300:	add	x5, sp, #0xa0
     304:	mov	w4, w6
     308:	mov	x2, #0x0                   	// #0
     30c:	mov	x3, #0x0                   	// #0
     310:	ldr	w1, [x21, #24]
     314:	add	x0, x0, #0x8
     318:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
     31c:	and	w0, w0, #0xff
     320:	cbnz	w0, 36c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x25c>
     324:	strb	wzr, [x20]
     328:	strb	wzr, [x20, #40]
     32c:	ldr	x0, [sp, #160]
     330:	add	x1, sp, #0xb0
     334:	cmp	x0, x1
     338:	b.eq	24c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x13c>  // b.none
     33c:	bl	0 <_ZdlPv>
     340:	b	24c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x13c>
     344:	stp	x25, x26, [sp, #64]
     348:	stp	x27, x28, [sp, #80]
     34c:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     350:	add	x3, x3, #0x0
     354:	mov	w2, #0x4b9                 	// #1209
     358:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     35c:	add	x1, x1, #0x0
     360:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     364:	add	x0, x0, #0x0
     368:	bl	0 <__assert_fail>
     36c:	ldr	x0, [x22]
     370:	cmp	x23, x0
     374:	b.ne	404 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x2f4>  // b.any
     378:	add	x0, sp, #0x88
     37c:	str	x0, [sp, #120]
     380:	ldr	x22, [sp, #160]
     384:	ldr	x19, [sp, #168]
     388:	cmp	x22, #0x0
     38c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
     390:	b.ne	42c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x31c>  // b.any
     394:	str	x19, [sp, #112]
     398:	cmp	x19, #0xf
     39c:	b.hi	440 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x330>  // b.pmore
     3a0:	cmp	x19, #0x1
     3a4:	b.ne	46c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x35c>  // b.any
     3a8:	ldrb	w0, [x22]
     3ac:	strb	w0, [sp, #136]
     3b0:	ldr	x0, [sp, #112]
     3b4:	str	x0, [sp, #128]
     3b8:	ldr	x1, [sp, #120]
     3bc:	strb	wzr, [x1, x0]
     3c0:	ldr	w0, [x21, #28]
     3c4:	str	w0, [sp, #152]
     3c8:	add	x1, x20, #0x10
     3cc:	str	x1, [x20]
     3d0:	ldr	x1, [sp, #120]
     3d4:	add	x2, sp, #0x88
     3d8:	cmp	x1, x2
     3dc:	b.eq	478 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x368>  // b.none
     3e0:	str	x1, [x20]
     3e4:	ldr	x1, [sp, #136]
     3e8:	str	x1, [x20, #16]
     3ec:	ldr	x1, [sp, #128]
     3f0:	str	x1, [x20, #8]
     3f4:	str	w0, [x20, #32]
     3f8:	mov	w0, #0x1                   	// #1
     3fc:	strb	w0, [x20, #40]
     400:	b	32c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x21c>
     404:	stp	x25, x26, [sp, #64]
     408:	stp	x27, x28, [sp, #80]
     40c:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     410:	add	x3, x3, #0x0
     414:	mov	w2, #0x4b9                 	// #1209
     418:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     41c:	add	x1, x1, #0x0
     420:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     424:	add	x0, x0, #0x0
     428:	bl	0 <__assert_fail>
     42c:	stp	x25, x26, [sp, #64]
     430:	stp	x27, x28, [sp, #80]
     434:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     438:	add	x0, x0, #0x0
     43c:	bl	0 <_ZSt19__throw_logic_errorPKc>
     440:	mov	x2, #0x0                   	// #0
     444:	add	x1, sp, #0x70
     448:	add	x0, sp, #0x78
     44c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     450:	str	x0, [sp, #120]
     454:	ldr	x1, [sp, #112]
     458:	str	x1, [sp, #136]
     45c:	mov	x2, x19
     460:	mov	x1, x22
     464:	bl	0 <memcpy>
     468:	b	3b0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x2a0>
     46c:	cbz	x19, 3b0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x2a0>
     470:	add	x0, sp, #0x88
     474:	b	45c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x34c>
     478:	ldp	x2, x3, [sp, #136]
     47c:	stp	x2, x3, [x20, #16]
     480:	b	3ec <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x2dc>
     484:	ldp	x25, x26, [sp, #64]
     488:	ldp	x27, x28, [sp, #80]
     48c:	add	x0, x19, #0x20
     490:	ldr	w21, [x19, #56]
     494:	ldr	x1, [x0, #8]
     498:	add	x21, x1, x21, lsl #5
     49c:	mov	x22, x0
     4a0:	ldr	x23, [x19, #32]
     4a4:	mov	x1, x21
     4a8:	mov	x2, x23
     4ac:	cbz	x21, 224 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x114>
     4b0:	b	218 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x108>

00000000000004b4 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_>:
     4b4:	stp	x29, x30, [sp, #-272]!
     4b8:	mov	x29, sp
     4bc:	stp	x19, x20, [sp, #16]
     4c0:	ldr	x19, [x0]
     4c4:	str	xzr, [x0]
     4c8:	ands	x0, x19, #0xfffffffffffffffe
     4cc:	cset	x19, ne  // ne = any
     4d0:	orr	x19, x19, x0
     4d4:	str	x19, [sp, #200]
     4d8:	ands	x19, x19, #0xfffffffffffffffe
     4dc:	b.eq	6e0 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x22c>  // b.none
     4e0:	mov	x20, x1
     4e4:	str	xzr, [sp, #200]
     4e8:	ldr	x0, [x19]
     4ec:	ldr	x2, [x0, #48]
     4f0:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
     4f4:	ldr	x1, [x1]
     4f8:	mov	x0, x19
     4fc:	blr	x2
     500:	and	w0, w0, #0xff
     504:	cbz	w0, 990 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x4dc>
     508:	stp	x21, x22, [sp, #32]
     50c:	stp	x23, x24, [sp, #48]
     510:	mov	x0, #0x1                   	// #1
     514:	str	x0, [sp, #144]
     518:	ldr	x21, [x19, #8]
     51c:	ldr	x23, [x19, #16]
     520:	cmp	x21, x23
     524:	b.eq	69c <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x1e8>  // b.none
     528:	stp	x25, x26, [sp, #64]
     52c:	add	x25, sp, #0xd8
     530:	add	x24, sp, #0xe0
     534:	adrp	x22, 0 <_ZTVN4llvm9ErrorListE>
     538:	ldr	x22, [x22]
     53c:	add	x22, x22, #0x10
     540:	ldr	x0, [sp, #144]
     544:	orr	x0, x0, #0x1
     548:	str	x0, [sp, #232]
     54c:	str	xzr, [sp, #144]
     550:	ldr	x0, [x21]
     554:	str	xzr, [x21]
     558:	str	x0, [sp, #216]
     55c:	mov	x8, x24
     560:	mov	x1, x20
     564:	mov	x0, x25
     568:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     56c:	ldr	x0, [sp, #232]
     570:	ands	x1, x0, #0xfffffffffffffffe
     574:	cset	x0, ne  // ne = any
     578:	orr	x0, x0, x1
     57c:	str	x0, [sp, #232]
     580:	ands	x0, x0, #0xfffffffffffffffe
     584:	b.eq	64c <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x198>  // b.none
     588:	ldr	x1, [sp, #224]
     58c:	ands	x2, x1, #0xfffffffffffffffe
     590:	cset	x1, ne  // ne = any
     594:	orr	x1, x1, x2
     598:	str	x1, [sp, #224]
     59c:	tst	x1, #0xfffffffffffffffe
     5a0:	b.eq	6f4 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x240>  // b.none
     5a4:	stp	x27, x28, [sp, #80]
     5a8:	ldr	x1, [x0]
     5ac:	ldr	x2, [x1, #48]
     5b0:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
     5b4:	ldr	x1, [x1]
     5b8:	blr	x2
     5bc:	and	w0, w0, #0xff
     5c0:	cbz	w0, 744 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x290>
     5c4:	ldr	x27, [sp, #232]
     5c8:	and	x27, x27, #0xfffffffffffffffe
     5cc:	ldr	x0, [sp, #224]
     5d0:	ands	x0, x0, #0xfffffffffffffffe
     5d4:	b.eq	700 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x24c>  // b.none
     5d8:	ldr	x1, [x0]
     5dc:	ldr	x2, [x1, #48]
     5e0:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
     5e4:	ldr	x1, [x1]
     5e8:	blr	x2
     5ec:	and	w0, w0, #0xff
     5f0:	cbz	w0, 700 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x24c>
     5f4:	ldr	x0, [sp, #224]
     5f8:	and	x0, x0, #0xfffffffffffffffe
     5fc:	str	x0, [sp, #104]
     600:	str	xzr, [sp, #224]
     604:	ldr	x26, [x0, #8]
     608:	ldr	x28, [x0, #16]
     60c:	cmp	x26, x28
     610:	b.eq	630 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x17c>  // b.none
     614:	add	x27, x27, #0x8
     618:	mov	x1, x26
     61c:	mov	x0, x27
     620:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     624:	add	x26, x26, #0x8
     628:	cmp	x28, x26
     62c:	b.ne	618 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x164>  // b.any
     630:	ldr	x2, [sp, #104]
     634:	cbz	x2, 730 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x27c>
     638:	ldr	x0, [x2]
     63c:	ldr	x1, [x0, #8]
     640:	mov	x0, x2
     644:	blr	x1
     648:	b	730 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x27c>
     64c:	ldr	x0, [sp, #224]
     650:	orr	x26, x0, #0x1
     654:	str	xzr, [sp, #224]
     658:	ldr	x0, [sp, #144]
     65c:	cbnz	x0, 96c <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x4b8>
     660:	orr	x0, x26, #0x1
     664:	str	x0, [sp, #144]
     668:	ldr	x0, [sp, #224]
     66c:	cbnz	x0, 978 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x4c4>
     670:	ldr	x0, [sp, #216]
     674:	cbz	x0, 684 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x1d0>
     678:	ldr	x1, [x0]
     67c:	ldr	x1, [x1, #8]
     680:	blr	x1
     684:	ldr	x0, [sp, #232]
     688:	cbnz	x0, 984 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x4d0>
     68c:	add	x21, x21, #0x8
     690:	cmp	x23, x21
     694:	b.ne	540 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x8c>  // b.any
     698:	ldp	x25, x26, [sp, #64]
     69c:	ldr	x0, [sp, #144]
     6a0:	orr	x0, x0, #0x1
     6a4:	str	x0, [sp, #192]
     6a8:	ldr	x0, [x19]
     6ac:	ldr	x1, [x0, #8]
     6b0:	mov	x0, x19
     6b4:	blr	x1
     6b8:	ldp	x21, x22, [sp, #32]
     6bc:	ldp	x23, x24, [sp, #48]
     6c0:	ldr	x0, [sp, #192]
     6c4:	ands	x1, x0, #0xfffffffffffffffe
     6c8:	cset	x0, ne  // ne = any
     6cc:	orr	x0, x0, x1
     6d0:	str	x0, [sp, #192]
     6d4:	tst	x0, #0xfffffffffffffffe
     6d8:	b.ne	9bc <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x508>  // b.any
     6dc:	tbnz	w0, #0, a88 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x5d4>
     6e0:	ldr	x0, [sp, #200]
     6e4:	cbnz	x0, aa0 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x5ec>
     6e8:	ldp	x19, x20, [sp, #16]
     6ec:	ldp	x29, x30, [sp], #272
     6f0:	ret
     6f4:	orr	x26, x0, #0x1
     6f8:	str	xzr, [sp, #232]
     6fc:	b	658 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x1a4>
     700:	ldr	x0, [sp, #224]
     704:	and	x0, x0, #0xfffffffffffffffe
     708:	str	x0, [sp, #264]
     70c:	str	xzr, [sp, #224]
     710:	add	x1, sp, #0x108
     714:	add	x0, x27, #0x8
     718:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     71c:	ldr	x0, [sp, #264]
     720:	cbz	x0, 730 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x27c>
     724:	ldr	x1, [x0]
     728:	ldr	x1, [x1, #8]
     72c:	blr	x1
     730:	ldr	x0, [sp, #232]
     734:	orr	x26, x0, #0x1
     738:	str	xzr, [sp, #232]
     73c:	ldp	x27, x28, [sp, #80]
     740:	b	658 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x1a4>
     744:	ldr	x0, [sp, #224]
     748:	ands	x0, x0, #0xfffffffffffffffe
     74c:	b.eq	878 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x3c4>  // b.none
     750:	ldr	x1, [x0]
     754:	ldr	x2, [x1, #48]
     758:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
     75c:	ldr	x1, [x1]
     760:	blr	x2
     764:	and	w0, w0, #0xff
     768:	cbz	w0, 878 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x3c4>
     76c:	ldr	x0, [sp, #224]
     770:	and	x0, x0, #0xfffffffffffffffe
     774:	mov	x1, x0
     778:	ldr	x28, [x1, #8]!
     77c:	ldr	x3, [sp, #232]
     780:	and	x3, x3, #0xfffffffffffffffe
     784:	str	x3, [sp, #256]
     788:	str	xzr, [sp, #232]
     78c:	ldr	x2, [x1, #8]
     790:	ldr	x1, [x1, #16]
     794:	cmp	x2, x1
     798:	b.eq	864 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x3b0>  // b.none
     79c:	cmp	x28, x2
     7a0:	b.eq	7f4 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x340>  // b.none
     7a4:	ldur	x1, [x2, #-8]
     7a8:	stur	xzr, [x2, #-8]
     7ac:	str	x1, [x2]
     7b0:	ldr	x26, [x0, #16]
     7b4:	add	x1, x26, #0x8
     7b8:	str	x1, [x0, #16]
     7bc:	sub	x0, x26, #0x8
     7c0:	sub	x0, x0, x28
     7c4:	asr	x27, x0, #3
     7c8:	cmp	x0, #0x0
     7cc:	b.gt	83c <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x388>
     7d0:	ldr	x1, [sp, #256]
     7d4:	str	xzr, [sp, #256]
     7d8:	ldr	x0, [x28]
     7dc:	str	x1, [x28]
     7e0:	cbz	x0, 808 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x354>
     7e4:	ldr	x1, [x0]
     7e8:	ldr	x1, [x1, #8]
     7ec:	blr	x1
     7f0:	b	808 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x354>
     7f4:	str	xzr, [sp, #256]
     7f8:	str	x3, [x2]
     7fc:	ldr	x1, [x0, #16]
     800:	add	x1, x1, #0x8
     804:	str	x1, [x0, #16]
     808:	ldr	x0, [sp, #256]
     80c:	cbz	x0, 81c <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x368>
     810:	ldr	x1, [x0]
     814:	ldr	x1, [x1, #8]
     818:	blr	x1
     81c:	ldr	x0, [sp, #224]
     820:	orr	x26, x0, #0x1
     824:	str	xzr, [sp, #224]
     828:	ldp	x27, x28, [sp, #80]
     82c:	b	658 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x1a4>
     830:	sub	x27, x27, #0x1
     834:	cmp	x27, #0x0
     838:	b.le	7d0 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x31c>
     83c:	sub	x26, x26, #0x8
     840:	ldur	x1, [x26, #-8]
     844:	stur	xzr, [x26, #-8]
     848:	ldr	x0, [x26]
     84c:	str	x1, [x26]
     850:	cbz	x0, 830 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x37c>
     854:	ldr	x1, [x0]
     858:	ldr	x1, [x1, #8]
     85c:	blr	x1
     860:	b	830 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x37c>
     864:	add	x2, sp, #0x100
     868:	mov	x1, x28
     86c:	add	x0, x0, #0x8
     870:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     874:	b	808 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x354>
     878:	ldr	x0, [sp, #232]
     87c:	and	x0, x0, #0xfffffffffffffffe
     880:	str	x0, [sp, #248]
     884:	str	xzr, [sp, #232]
     888:	ldr	x0, [sp, #224]
     88c:	and	x0, x0, #0xfffffffffffffffe
     890:	str	x0, [sp, #240]
     894:	str	xzr, [sp, #224]
     898:	mov	x0, #0x20                  	// #32
     89c:	bl	0 <_Znwm>
     8a0:	mov	x26, x0
     8a4:	mov	x27, x0
     8a8:	str	x22, [x27], #8
     8ac:	str	xzr, [x0, #8]
     8b0:	str	xzr, [x27, #8]
     8b4:	str	xzr, [x27, #16]
     8b8:	ldr	x0, [sp, #248]
     8bc:	ldr	x1, [x0]
     8c0:	ldr	x2, [x1, #48]
     8c4:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
     8c8:	ldr	x1, [x1]
     8cc:	blr	x2
     8d0:	and	w0, w0, #0xff
     8d4:	cbnz	w0, 944 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x490>
     8d8:	ldr	x0, [sp, #240]
     8dc:	ldr	x1, [x0]
     8e0:	ldr	x2, [x1, #48]
     8e4:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
     8e8:	ldr	x1, [x1]
     8ec:	blr	x2
     8f0:	and	w0, w0, #0xff
     8f4:	cbnz	w0, 944 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x490>
     8f8:	add	x1, sp, #0xf8
     8fc:	mov	x0, x27
     900:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     904:	add	x1, sp, #0xf0
     908:	mov	x0, x27
     90c:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     910:	orr	x26, x26, #0x1
     914:	ldr	x0, [sp, #240]
     918:	cbz	x0, 928 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x474>
     91c:	ldr	x1, [x0]
     920:	ldr	x1, [x1, #8]
     924:	blr	x1
     928:	ldr	x0, [sp, #248]
     92c:	cbz	x0, 964 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x4b0>
     930:	ldr	x1, [x0]
     934:	ldr	x1, [x1, #8]
     938:	blr	x1
     93c:	ldp	x27, x28, [sp, #80]
     940:	b	658 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x1a4>
     944:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     948:	add	x3, x3, #0x0
     94c:	mov	w2, #0x181                 	// #385
     950:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     954:	add	x1, x1, #0x0
     958:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     95c:	add	x0, x0, #0x0
     960:	bl	0 <__assert_fail>
     964:	ldp	x27, x28, [sp, #80]
     968:	b	658 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x1a4>
     96c:	stp	x27, x28, [sp, #80]
     970:	add	x0, sp, #0x90
     974:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     978:	stp	x27, x28, [sp, #80]
     97c:	add	x0, sp, #0xe0
     980:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     984:	stp	x27, x28, [sp, #80]
     988:	add	x0, sp, #0xe8
     98c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     990:	str	x19, [sp, #208]
     994:	add	x8, sp, #0xc0
     998:	mov	x1, x20
     99c:	add	x0, sp, #0xd0
     9a0:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     9a4:	ldr	x0, [sp, #208]
     9a8:	cbz	x0, 6c0 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x20c>
     9ac:	ldr	x1, [x0]
     9b0:	ldr	x1, [x1, #8]
     9b4:	blr	x1
     9b8:	b	6c0 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x20c>
     9bc:	stp	x21, x22, [sp, #32]
     9c0:	stp	x23, x24, [sp, #48]
     9c4:	stp	x25, x26, [sp, #64]
     9c8:	stp	x27, x28, [sp, #80]
     9cc:	add	x1, sp, #0x70
     9d0:	add	x0, sp, #0x80
     9d4:	str	x0, [sp, #112]
     9d8:	str	xzr, [sp, #120]
     9dc:	strb	wzr, [sp, #128]
     9e0:	mov	w0, #0x1                   	// #1
     9e4:	str	w0, [sp, #176]
     9e8:	str	xzr, [sp, #168]
     9ec:	str	xzr, [sp, #160]
     9f0:	str	xzr, [sp, #152]
     9f4:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
     9f8:	ldr	x0, [x0]
     9fc:	add	x0, x0, #0x10
     a00:	str	x0, [sp, #144]
     a04:	str	x1, [sp, #184]
     a08:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     a0c:	add	x1, x1, #0x0
     a10:	add	x0, sp, #0x90
     a14:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     a18:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     a1c:	add	x1, x1, #0x0
     a20:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     a24:	mov	x2, x0
     a28:	ldr	x1, [sp, #192]
     a2c:	ands	x0, x1, #0xfffffffffffffffe
     a30:	b.eq	a74 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x5c0>  // b.none
     a34:	ldr	x1, [x0]
     a38:	ldr	x3, [x1, #16]
     a3c:	mov	x1, x2
     a40:	blr	x3
     a44:	ldr	x1, [sp, #168]
     a48:	ldr	x0, [sp, #152]
     a4c:	cmp	x1, x0
     a50:	b.eq	a5c <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x5a8>  // b.none
     a54:	add	x0, sp, #0x90
     a58:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     a5c:	mov	w2, #0x2c9                 	// #713
     a60:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     a64:	add	x1, x1, #0x0
     a68:	ldr	x0, [sp, #184]
     a6c:	ldr	x0, [x0]
     a70:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     a74:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     a78:	add	x1, x1, #0x0
     a7c:	mov	x0, x2
     a80:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     a84:	b	a44 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_+0x590>
     a88:	stp	x21, x22, [sp, #32]
     a8c:	stp	x23, x24, [sp, #48]
     a90:	stp	x25, x26, [sp, #64]
     a94:	stp	x27, x28, [sp, #80]
     a98:	add	x0, sp, #0xc0
     a9c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     aa0:	stp	x21, x22, [sp, #32]
     aa4:	stp	x23, x24, [sp, #48]
     aa8:	stp	x25, x26, [sp, #64]
     aac:	stp	x27, x28, [sp, #80]
     ab0:	add	x0, sp, #0xc8
     ab4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000000ab8 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_>:
     ab8:	stp	x29, x30, [sp, #-48]!
     abc:	mov	x29, sp
     ac0:	ldr	x0, [x1]
     ac4:	orr	x0, x0, #0x1
     ac8:	str	xzr, [x1]
     acc:	str	x0, [sp, #40]
     ad0:	str	xzr, [sp, #24]
     ad4:	add	x1, sp, #0x20
     ad8:	add	x0, sp, #0x28
     adc:	bl	4b4 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_>
     ae0:	ldr	x0, [sp, #40]
     ae4:	cbnz	x0, af8 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x40>
     ae8:	ldr	x0, [sp, #24]
     aec:	cbnz	x0, b00 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x48>
     af0:	ldp	x29, x30, [sp], #48
     af4:	ret
     af8:	add	x0, sp, #0x28
     afc:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     b00:	add	x0, sp, #0x18
     b04:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000000b08 <_ZN3lld10DWARFCache13getDILineInfoEmm>:
     b08:	stp	x29, x30, [sp, #-192]!
     b0c:	mov	x29, sp
     b10:	stp	x19, x20, [sp, #16]
     b14:	stp	x21, x22, [sp, #32]
     b18:	stp	x23, x24, [sp, #48]
     b1c:	str	x25, [sp, #64]
     b20:	mov	x20, x8
     b24:	mov	x23, x0
     b28:	mov	x21, x1
     b2c:	mov	x22, x2
     b30:	add	x19, sp, #0x58
     b34:	add	x0, sp, #0x68
     b38:	str	x0, [sp, #88]
     b3c:	adrp	x24, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     b40:	add	x24, x24, #0x0
     b44:	mov	w3, #0x0                   	// #0
     b48:	adrp	x25, b48 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x40>
     b4c:	add	x2, x25, #0x0
     b50:	mov	x1, x24
     b54:	mov	x0, x19
     b58:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     b5c:	add	x0, x19, #0x30
     b60:	str	x0, [sp, #120]
     b64:	mov	w3, #0x0                   	// #0
     b68:	add	x2, x25, #0x0
     b6c:	mov	x1, x24
     b70:	add	x0, x19, #0x20
     b74:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     b78:	strb	wzr, [sp, #152]
     b7c:	strb	wzr, [sp, #168]
     b80:	str	wzr, [sp, #176]
     b84:	str	wzr, [sp, #180]
     b88:	str	wzr, [sp, #184]
     b8c:	str	wzr, [sp, #188]
     b90:	ldr	x19, [x23, #8]
     b94:	ldr	x23, [x23, #16]
     b98:	cmp	x19, x23
     b9c:	b.eq	bd8 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xd0>  // b.none
     ba0:	add	x25, sp, #0x58
     ba4:	mov	w24, #0x2                   	// #2
     ba8:	mov	x5, x25
     bac:	mov	w4, w24
     bb0:	mov	x3, #0x0                   	// #0
     bb4:	mov	x1, x21
     bb8:	mov	x2, x22
     bbc:	ldr	x0, [x19]
     bc0:	bl	0 <_ZNK4llvm14DWARFDebugLine9LineTable25getFileLineInfoForAddressENS_6object16SectionedAddressEPKcNS_19DILineInfoSpecifier16FileLineInfoKindERNS_10DILineInfoE>
     bc4:	and	w0, w0, #0xff
     bc8:	cbnz	w0, c24 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x11c>
     bcc:	add	x19, x19, #0x8
     bd0:	cmp	x23, x19
     bd4:	b.ne	ba8 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xa0>  // b.any
     bd8:	strb	wzr, [x20]
     bdc:	strb	wzr, [x20, #104]
     be0:	ldr	x0, [sp, #120]
     be4:	add	x1, sp, #0x88
     be8:	cmp	x0, x1
     bec:	b.eq	bf4 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xec>  // b.none
     bf0:	bl	0 <_ZdlPv>
     bf4:	ldr	x0, [sp, #88]
     bf8:	add	x1, sp, #0x68
     bfc:	cmp	x0, x1
     c00:	b.eq	c08 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x100>  // b.none
     c04:	bl	0 <_ZdlPv>
     c08:	mov	x0, x20
     c0c:	ldp	x19, x20, [sp, #16]
     c10:	ldp	x21, x22, [sp, #32]
     c14:	ldp	x23, x24, [sp, #48]
     c18:	ldr	x25, [sp, #64]
     c1c:	ldp	x29, x30, [sp], #192
     c20:	ret
     c24:	add	x0, x20, #0x10
     c28:	str	x0, [x20]
     c2c:	ldr	x0, [sp, #88]
     c30:	add	x1, sp, #0x68
     c34:	cmp	x0, x1
     c38:	b.eq	cc8 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x1c0>  // b.none
     c3c:	str	x0, [x20]
     c40:	ldr	x0, [sp, #104]
     c44:	str	x0, [x20, #16]
     c48:	ldr	x0, [sp, #96]
     c4c:	str	x0, [x20, #8]
     c50:	add	x1, sp, #0x68
     c54:	str	x1, [sp, #88]
     c58:	str	xzr, [sp, #96]
     c5c:	strb	wzr, [sp, #104]
     c60:	add	x1, x20, #0x30
     c64:	str	x1, [x20, #32]
     c68:	ldr	x1, [sp, #120]
     c6c:	add	x0, sp, #0x88
     c70:	cmp	x1, x0
     c74:	b.eq	cd4 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x1cc>  // b.none
     c78:	str	x1, [x20, #32]
     c7c:	ldr	x0, [sp, #136]
     c80:	str	x0, [x20, #48]
     c84:	ldr	x0, [sp, #128]
     c88:	str	x0, [x20, #40]
     c8c:	ldp	x0, x1, [sp, #152]
     c90:	stp	x0, x1, [x20, #64]
     c94:	ldr	x0, [sp, #168]
     c98:	str	x0, [x20, #80]
     c9c:	ldr	w0, [sp, #176]
     ca0:	str	w0, [x20, #88]
     ca4:	ldr	w0, [sp, #180]
     ca8:	str	w0, [x20, #92]
     cac:	ldr	w0, [sp, #184]
     cb0:	str	w0, [x20, #96]
     cb4:	ldr	w0, [sp, #188]
     cb8:	str	w0, [x20, #100]
     cbc:	mov	w0, #0x1                   	// #1
     cc0:	strb	w0, [x20, #104]
     cc4:	b	bf4 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xec>
     cc8:	ldp	x0, x1, [sp, #104]
     ccc:	stp	x0, x1, [x20, #16]
     cd0:	b	c48 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x140>
     cd4:	ldp	x0, x1, [sp, #136]
     cd8:	stp	x0, x1, [x20, #48]
     cdc:	b	c84 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x17c>

0000000000000ce0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>:
     ce0:	stp	x29, x30, [sp, #-400]!
     ce4:	mov	x29, sp
     ce8:	stp	x19, x20, [sp, #16]
     cec:	stp	x21, x22, [sp, #32]
     cf0:	stp	x23, x24, [sp, #48]
     cf4:	stp	x27, x28, [sp, #80]
     cf8:	mov	x19, x0
     cfc:	ldr	x23, [x1]
     d00:	str	xzr, [x1]
     d04:	mov	x21, x0
     d08:	str	x23, [x21], #8
     d0c:	str	xzr, [x0, #8]
     d10:	str	xzr, [x21, #8]
     d14:	str	xzr, [x21, #16]
     d18:	add	x22, x0, #0x20
     d1c:	str	xzr, [x0, #32]
     d20:	str	wzr, [x22, #24]
     d24:	str	xzr, [x22, #8]
     d28:	str	wzr, [x22, #16]
     d2c:	str	wzr, [x22, #20]
     d30:	mov	x0, x23
     d34:	bl	0 <_ZN4llvm12DWARFContext16parseNormalUnitsEv>
     d38:	mov	x0, x23
     d3c:	ldr	x20, [x0, #16]!
     d40:	ldr	w0, [x0, #56]
     d44:	mov	w1, w0
     d48:	cmn	w0, #0x1
     d4c:	b.eq	e34 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x154>  // b.none
     d50:	add	x28, x20, w1, uxtw #3
     d54:	cmp	x28, x20
     d58:	b.eq	eb4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1d4>  // b.none
     d5c:	stp	x25, x26, [sp, #64]
     d60:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     d64:	add	x26, x0, #0x0
     d68:	add	x0, sp, #0xf8
     d6c:	str	x0, [sp, #104]
     d70:	add	x0, sp, #0x140
     d74:	str	x0, [sp, #96]
     d78:	str	x21, [sp, #112]
     d7c:	mov	x21, x20
     d80:	add	x8, sp, #0xe8
     d84:	mov	x2, x26
     d88:	add	x3, sp, #0xd8
     d8c:	ldr	x1, [x20]
     d90:	ldr	x0, [x19]
     d94:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitENS_12function_refIFvNS_5ErrorEEEE>
     d98:	str	xzr, [sp, #224]
     d9c:	ldrb	w0, [sp, #240]
     da0:	and	w1, w0, #0x1
     da4:	bfi	w0, w1, #1, #1
     da8:	strb	w0, [sp, #240]
     dac:	cbnz	w1, e3c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x15c>
     db0:	ldr	x0, [sp, #232]
     db4:	str	x0, [sp, #224]
     db8:	cbz	x0, ea4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c4>
     dbc:	ldr	x1, [x19, #16]
     dc0:	ldr	x2, [x19, #24]
     dc4:	cmp	x1, x2
     dc8:	b.eq	ee4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x204>  // b.none
     dcc:	str	x0, [x1]
     dd0:	ldr	x0, [x19, #16]
     dd4:	add	x0, x0, #0x8
     dd8:	str	x0, [x19, #16]
     ddc:	ldr	x23, [x21]
     de0:	mov	w1, #0x0                   	// #0
     de4:	mov	x0, x23
     de8:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
     dec:	ldr	x0, [x23, #544]
     df0:	ldr	x25, [x23, #552]
     df4:	cmp	x0, x25
     df8:	b.eq	1354 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x674>  // b.none
     dfc:	ldr	x1, [x21]
     e00:	str	x1, [sp, #248]
     e04:	str	x0, [sp, #256]
     e08:	cmp	x1, #0x0
     e0c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
     e10:	b.ne	ef4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x214>  // b.any
     e14:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     e18:	add	x3, x3, #0x0
     e1c:	mov	w2, #0x3c                  	// #60
     e20:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     e24:	add	x1, x1, #0x0
     e28:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     e2c:	add	x0, x0, #0x0
     e30:	bl	0 <__assert_fail>
     e34:	ldr	w1, [x23, #24]
     e38:	b	d50 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x70>
     e3c:	ldrb	w0, [sp, #240]
     e40:	and	w0, w0, #0xfffffffd
     e44:	strb	w0, [sp, #240]
     e48:	ldr	x0, [sp, #232]
     e4c:	str	xzr, [sp, #232]
     e50:	orr	x0, x0, #0x1
     e54:	str	x0, [sp, #392]
     e58:	str	xzr, [sp, #376]
     e5c:	add	x1, sp, #0x180
     e60:	add	x0, sp, #0x188
     e64:	bl	4b4 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_>
     e68:	ldr	x0, [sp, #392]
     e6c:	cbnz	x0, ecc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1ec>
     e70:	ldr	x0, [sp, #376]
     e74:	cbnz	x0, ed4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1f4>
     e78:	ldr	x0, [sp, #224]
     e7c:	cbnz	x0, dbc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xdc>
     e80:	ldrb	w0, [sp, #240]
     e84:	tbnz	w0, #1, edc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1fc>
     e88:	ldrb	w0, [sp, #240]
     e8c:	tbz	w0, #0, ea4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c4>
     e90:	ldr	x0, [sp, #232]
     e94:	cbz	x0, ea4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c4>
     e98:	ldr	x1, [x0]
     e9c:	ldr	x1, [x1, #8]
     ea0:	blr	x1
     ea4:	add	x20, x20, #0x8
     ea8:	cmp	x28, x20
     eac:	b.ne	d7c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x9c>  // b.any
     eb0:	ldp	x25, x26, [sp, #64]
     eb4:	ldp	x19, x20, [sp, #16]
     eb8:	ldp	x21, x22, [sp, #32]
     ebc:	ldp	x23, x24, [sp, #48]
     ec0:	ldp	x27, x28, [sp, #80]
     ec4:	ldp	x29, x30, [sp], #400
     ec8:	ret
     ecc:	add	x0, sp, #0x188
     ed0:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     ed4:	add	x0, sp, #0x178
     ed8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     edc:	add	x0, sp, #0xe8
     ee0:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     ee4:	add	x2, sp, #0xe0
     ee8:	ldr	x0, [sp, #112]
     eec:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     ef0:	b	ddc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xfc>
     ef4:	add	x27, x0, #0x18
     ef8:	add	x0, sp, #0x108
     efc:	str	x0, [sp, #128]
     f00:	str	x22, [sp, #120]
     f04:	str	x28, [sp, #136]
     f08:	str	x20, [sp, #144]
     f0c:	str	x26, [sp, #152]
     f10:	mov	x24, x27
     f14:	ldur	x0, [x27, #-8]
     f18:	cbz	x0, f28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x248>
     f1c:	ldrh	w0, [x0, #4]
     f20:	cmp	w0, #0x34
     f24:	b.eq	f48 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x268>  // b.none
     f28:	cmp	x25, x24
     f2c:	b.eq	1344 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x664>  // b.none
     f30:	ldr	x0, [x21]
     f34:	str	x0, [sp, #248]
     f38:	str	x24, [sp, #256]
     f3c:	add	x27, x27, #0x18
     f40:	cbz	x0, e14 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x134>
     f44:	b	f10 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x230>
     f48:	ldr	x8, [sp, #96]
     f4c:	mov	w1, #0x3f                  	// #63
     f50:	ldr	x0, [sp, #104]
     f54:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     f58:	ldrb	w0, [sp, #368]
     f5c:	cbz	w0, f28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x248>
     f60:	ldr	x20, [sp, #96]
     f64:	mov	x0, x20
     f68:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
     f6c:	tst	w1, #0xff
     f70:	b.eq	f28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x248>  // b.none
     f74:	cbz	x0, f28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x248>
     f78:	mov	x8, x20
     f7c:	mov	w1, #0x3a                  	// #58
     f80:	ldr	x0, [sp, #104]
     f84:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     f88:	ldrb	w0, [sp, #368]
     f8c:	str	xzr, [sp, #160]
     f90:	cbnz	w0, 10c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3e0>
     f94:	ldr	w1, [sp, #160]
     f98:	ldr	x0, [sp, #224]
     f9c:	add	x0, x0, #0x8
     fa0:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
     fa4:	and	w0, w0, #0xff
     fa8:	cbz	w0, f28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x248>
     fac:	ldr	x8, [sp, #96]
     fb0:	mov	w1, #0x3b                  	// #59
     fb4:	ldr	x0, [sp, #104]
     fb8:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     fbc:	ldrb	w0, [sp, #368]
     fc0:	str	xzr, [sp, #176]
     fc4:	cbnz	w0, 10d8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3f8>
     fc8:	ldr	x8, [sp, #128]
     fcc:	mov	w1, #0x6e                  	// #110
     fd0:	ldr	x20, [sp, #104]
     fd4:	mov	x0, x20
     fd8:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     fdc:	ldr	x8, [sp, #96]
     fe0:	mov	w1, #0x3                   	// #3
     fe4:	mov	x0, x20
     fe8:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     fec:	ldrb	w0, [sp, #368]
     ff0:	adrp	x20, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
     ff4:	add	x20, x20, #0x0
     ff8:	cbnz	w0, 10f0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x410>
     ffc:	ldrb	w0, [sp, #312]
    1000:	cbnz	w0, 1110 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x430>
    1004:	cbz	x20, f28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x248>
    1008:	mov	x0, x20
    100c:	bl	0 <strlen>
    1010:	mov	x22, x0
    1014:	cbz	x0, f28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x248>
    1018:	ldr	x0, [sp, #224]
    101c:	str	x0, [sp, #184]
    1020:	ldr	w23, [x19, #56]
    1024:	cbz	w23, 1384 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6a4>
    1028:	ldr	x0, [x19, #40]
    102c:	str	x0, [sp, #192]
    1030:	cmn	x20, #0x1
    1034:	b.eq	1124 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x444>  // b.none
    1038:	cmn	x20, #0x2
    103c:	b.eq	1124 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x444>  // b.none
    1040:	mov	x0, x20
    1044:	mov	x1, x22
    1048:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
    104c:	sub	w1, w23, #0x1
    1050:	str	w1, [sp, #204]
    1054:	and	w28, w1, w0
    1058:	mov	w0, #0x1                   	// #1
    105c:	str	w0, [sp, #200]
    1060:	mov	x23, #0x0                   	// #0
    1064:	ubfiz	x0, x28, #5, #32
    1068:	ldr	x2, [sp, #192]
    106c:	add	x1, x2, x0
    1070:	str	x1, [sp, #168]
    1074:	ldr	x26, [x2, x0]
    1078:	cmn	x26, #0x1
    107c:	b.eq	1428 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x748>  // b.none
    1080:	cmn	x26, #0x2
    1084:	b.eq	1094 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b4>  // b.none
    1088:	ldr	x2, [x1, #8]
    108c:	cmp	x22, x2
    1090:	b.eq	1144 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x464>  // b.none
    1094:	cmp	x23, #0x0
    1098:	ccmn	x26, #0x2, #0x0, eq  // eq = none
    109c:	ldr	w0, [sp, #200]
    10a0:	add	w28, w28, w0
    10a4:	ldr	w1, [sp, #204]
    10a8:	and	w28, w1, w28
    10ac:	add	w0, w0, #0x1
    10b0:	str	w0, [sp, #200]
    10b4:	ldr	x0, [sp, #168]
    10b8:	csel	x23, x0, x23, eq  // eq = none
    10bc:	b	1064 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x384>
    10c0:	ldr	x0, [sp, #96]
    10c4:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
    10c8:	tst	w1, #0xff
    10cc:	csel	x0, x0, xzr, ne  // ne = any
    10d0:	str	x0, [sp, #160]
    10d4:	b	f94 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b4>
    10d8:	ldr	x0, [sp, #96]
    10dc:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
    10e0:	tst	w1, #0xff
    10e4:	csel	x0, x0, xzr, ne  // ne = any
    10e8:	str	x0, [sp, #176]
    10ec:	b	fc8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2e8>
    10f0:	ldr	x0, [sp, #96]
    10f4:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
    10f8:	mov	x20, x0
    10fc:	tst	w1, #0xff
    1100:	b.ne	ffc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x31c>  // b.any
    1104:	adrp	x20, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1108:	add	x20, x20, #0x0
    110c:	b	ffc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x31c>
    1110:	ldr	x0, [sp, #128]
    1114:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
    1118:	tst	w1, #0xff
    111c:	csel	x20, x20, x0, eq  // eq = none
    1120:	b	1004 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x324>
    1124:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1128:	add	x3, x3, #0x0
    112c:	mov	w2, #0x250                 	// #592
    1130:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1134:	add	x1, x1, #0x0
    1138:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    113c:	add	x0, x0, #0x0
    1140:	bl	0 <__assert_fail>
    1144:	mov	x1, x26
    1148:	mov	x0, x20
    114c:	bl	0 <memcmp>
    1150:	cbz	w0, f28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x248>
    1154:	b	1094 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b4>
    1158:	lsl	w1, w1, #1
    115c:	ldr	x0, [sp, #120]
    1160:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1164:	ldr	w23, [x19, #56]
    1168:	cbz	w23, 1324 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x644>
    116c:	ldr	x0, [x19, #40]
    1170:	str	x0, [sp, #192]
    1174:	cmn	x20, #0x1
    1178:	b.eq	120c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x52c>  // b.none
    117c:	cmn	x20, #0x2
    1180:	b.eq	120c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x52c>  // b.none
    1184:	mov	x0, x20
    1188:	mov	x1, x22
    118c:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
    1190:	sub	w1, w23, #0x1
    1194:	str	w1, [sp, #204]
    1198:	and	w0, w1, w0
    119c:	str	w0, [sp, #168]
    11a0:	mov	w0, #0x1                   	// #1
    11a4:	str	w0, [sp, #200]
    11a8:	mov	x26, #0x0                   	// #0
    11ac:	ldr	x0, [sp, #168]
    11b0:	ubfiz	x0, x0, #5, #32
    11b4:	ldr	x1, [sp, #192]
    11b8:	add	x23, x1, x0
    11bc:	ldr	x28, [x1, x0]
    11c0:	cmn	x28, #0x1
    11c4:	b.eq	1410 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x730>  // b.none
    11c8:	cmn	x28, #0x2
    11cc:	b.eq	11dc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4fc>  // b.none
    11d0:	ldr	x2, [x23, #8]
    11d4:	cmp	x22, x2
    11d8:	b.eq	122c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x54c>  // b.none
    11dc:	cmp	x26, #0x0
    11e0:	ccmn	x28, #0x2, #0x0, eq  // eq = none
    11e4:	ldr	w0, [sp, #168]
    11e8:	ldr	w1, [sp, #200]
    11ec:	add	w0, w0, w1
    11f0:	ldr	w2, [sp, #204]
    11f4:	and	w0, w2, w0
    11f8:	str	w0, [sp, #168]
    11fc:	add	w0, w1, #0x1
    1200:	str	w0, [sp, #200]
    1204:	csel	x26, x23, x26, eq  // eq = none
    1208:	b	11ac <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4cc>
    120c:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1210:	add	x3, x3, #0x0
    1214:	mov	w2, #0x250                 	// #592
    1218:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    121c:	add	x1, x1, #0x0
    1220:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1224:	add	x0, x0, #0x0
    1228:	bl	0 <__assert_fail>
    122c:	mov	x1, x28
    1230:	mov	x0, x20
    1234:	bl	0 <memcmp>
    1238:	cbz	w0, 13c4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6e4>
    123c:	b	11dc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4fc>
    1240:	ldr	x0, [sp, #120]
    1244:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1248:	ldr	w23, [x19, #56]
    124c:	cbz	w23, 1324 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x644>
    1250:	ldr	x0, [x19, #40]
    1254:	str	x0, [sp, #192]
    1258:	cmn	x20, #0x1
    125c:	b.eq	12f0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x610>  // b.none
    1260:	cmn	x20, #0x2
    1264:	b.eq	12f0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x610>  // b.none
    1268:	mov	x0, x20
    126c:	mov	x1, x22
    1270:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
    1274:	sub	w1, w23, #0x1
    1278:	str	w1, [sp, #204]
    127c:	and	w0, w1, w0
    1280:	str	w0, [sp, #168]
    1284:	mov	w0, #0x1                   	// #1
    1288:	str	w0, [sp, #200]
    128c:	mov	x26, #0x0                   	// #0
    1290:	ldr	x0, [sp, #168]
    1294:	ubfiz	x0, x0, #5, #32
    1298:	ldr	x1, [sp, #192]
    129c:	add	x23, x1, x0
    12a0:	ldr	x28, [x1, x0]
    12a4:	cmn	x28, #0x1
    12a8:	b.eq	141c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x73c>  // b.none
    12ac:	cmn	x28, #0x2
    12b0:	b.eq	12c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x5e0>  // b.none
    12b4:	ldr	x2, [x23, #8]
    12b8:	cmp	x22, x2
    12bc:	b.eq	1310 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x630>  // b.none
    12c0:	cmp	x26, #0x0
    12c4:	ccmn	x28, #0x2, #0x0, eq  // eq = none
    12c8:	ldr	w0, [sp, #168]
    12cc:	ldr	w1, [sp, #200]
    12d0:	add	w0, w0, w1
    12d4:	ldr	w2, [sp, #204]
    12d8:	and	w0, w2, w0
    12dc:	str	w0, [sp, #168]
    12e0:	add	w0, w1, #0x1
    12e4:	str	w0, [sp, #200]
    12e8:	csel	x26, x23, x26, eq  // eq = none
    12ec:	b	1290 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x5b0>
    12f0:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    12f4:	add	x3, x3, #0x0
    12f8:	mov	w2, #0x250                 	// #592
    12fc:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1300:	add	x1, x1, #0x0
    1304:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1308:	add	x0, x0, #0x0
    130c:	bl	0 <__assert_fail>
    1310:	mov	x1, x28
    1314:	mov	x0, x20
    1318:	bl	0 <memcmp>
    131c:	cbz	w0, 13c4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6e4>
    1320:	b	12c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x5e0>
    1324:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1328:	add	x3, x3, #0x0
    132c:	mov	w2, #0x22f                 	// #559
    1330:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1334:	add	x1, x1, #0x0
    1338:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    133c:	add	x0, x0, #0x0
    1340:	bl	0 <__assert_fail>
    1344:	ldr	x22, [sp, #120]
    1348:	ldr	x28, [sp, #136]
    134c:	ldr	x20, [sp, #144]
    1350:	ldr	x26, [sp, #152]
    1354:	ldrb	w0, [sp, #240]
    1358:	tbnz	w0, #1, 137c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x69c>
    135c:	ldrb	w0, [sp, #240]
    1360:	tbz	w0, #0, ea4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c4>
    1364:	ldr	x0, [sp, #232]
    1368:	cbz	x0, ea4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c4>
    136c:	ldr	x1, [x0]
    1370:	ldr	x1, [x1, #8]
    1374:	blr	x1
    1378:	b	ea4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c4>
    137c:	add	x0, sp, #0xe8
    1380:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_>
    1384:	mov	x23, #0x0                   	// #0
    1388:	ldr	x0, [x19, #32]
    138c:	add	x0, x0, #0x1
    1390:	str	x0, [x19, #32]
    1394:	ldr	w0, [x19, #48]
    1398:	add	w2, w0, #0x1
    139c:	ldr	w1, [x19, #56]
    13a0:	add	w0, w1, w1, lsl #1
    13a4:	cmp	w0, w2, lsl #2
    13a8:	b.ls	1158 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x478>  // b.plast
    13ac:	ldr	w0, [x19, #52]
    13b0:	sub	w0, w1, w0
    13b4:	sub	w0, w0, w2
    13b8:	cmp	w0, w1, lsr #3
    13bc:	b.ls	1240 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x560>  // b.plast
    13c0:	cbz	x23, 1324 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x644>
    13c4:	add	x1, x19, #0x20
    13c8:	ldr	w0, [x19, #48]
    13cc:	add	w0, w0, #0x1
    13d0:	str	w0, [x19, #48]
    13d4:	ldr	x0, [x23]
    13d8:	cmn	x0, #0x1
    13dc:	b.eq	13ec <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x70c>  // b.none
    13e0:	ldr	w0, [x1, #20]
    13e4:	sub	w0, w0, #0x1
    13e8:	str	w0, [x1, #20]
    13ec:	str	x20, [x23]
    13f0:	str	x22, [x23, #8]
    13f4:	ldr	x0, [sp, #184]
    13f8:	str	x0, [x23, #16]
    13fc:	ldr	w0, [sp, #160]
    1400:	str	w0, [x23, #24]
    1404:	ldr	w0, [sp, #176]
    1408:	str	w0, [x23, #28]
    140c:	b	f28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x248>
    1410:	cmp	x26, #0x0
    1414:	csel	x23, x23, x26, eq  // eq = none
    1418:	b	13c4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6e4>
    141c:	cmp	x26, #0x0
    1420:	csel	x23, x23, x26, eq  // eq = none
    1424:	b	13c4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6e4>
    1428:	cmp	x23, #0x0
    142c:	ldr	x0, [sp, #168]
    1430:	csel	x23, x23, x0, ne  // ne = any
    1434:	b	1388 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6a8>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  14:	str	x21, [sp, #32]
  18:	mov	x20, x1
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldr	x0, [x19, #24]
  2c:	ldr	x1, [x19, #16]
  30:	sub	x1, x1, x0
  34:	cmp	x21, x1
  38:	b.hi	60 <_ZN4llvm11raw_ostreamlsEPKc+0x60>  // b.pmore
  3c:	cbz	x21, 88 <_ZN4llvm11raw_ostreamlsEPKc+0x88>
  40:	mov	x2, x21
  44:	mov	x1, x20
  48:	bl	0 <memcpy>
  4c:	ldr	x0, [x19, #24]
  50:	add	x21, x0, x21
  54:	str	x21, [x19, #24]
  58:	ldr	x21, [sp, #32]
  5c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	mov	x0, x19
  6c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  70:	mov	x19, x0
  74:	ldr	x21, [sp, #32]
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	ldr	x21, [sp, #32]
  8c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>

Disassembly of section .text._ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	mov	x25, x1
  1c:	mov	x26, x2
  20:	ldr	x23, [x0, #8]
  24:	ldr	x24, [x0]
  28:	sub	x1, x23, x24
  2c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  30:	cmp	x2, x1, asr #3
  34:	b.eq	e0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xe0>  // b.none
  38:	mov	x20, x0
  3c:	asr	x0, x1, #3
  40:	cmp	x0, #0x0
  44:	csinc	x3, x0, xzr, ne  // ne = any
  48:	adds	x3, x3, x0
  4c:	b.cs	118 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x118>  // b.hs, b.nlast
  50:	mov	x22, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	x3, x22
  58:	csel	x22, x3, x22, ls  // ls = plast
  5c:	sub	x19, x25, x24
  60:	mov	x21, #0x0                   	// #0
  64:	cbz	x3, 74 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x74>
  68:	lsl	x0, x22, #3
  6c:	bl	0 <_Znwm>
  70:	mov	x21, x0
  74:	ldr	x0, [x26]
  78:	str	x0, [x21, x19]
  7c:	cmp	x19, #0x0
  80:	b.gt	ec <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xec>
  84:	add	x19, x19, #0x8
  88:	add	x19, x21, x19
  8c:	sub	x23, x23, x25
  90:	cmp	x23, #0x0
  94:	b.le	a8 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xa8>
  98:	mov	x2, x23
  9c:	mov	x1, x25
  a0:	mov	x0, x19
  a4:	bl	0 <memcpy>
  a8:	add	x19, x19, x23
  ac:	cbz	x24, b8 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xb8>
  b0:	mov	x0, x24
  b4:	bl	0 <_ZdlPv>
  b8:	str	x21, [x20]
  bc:	str	x19, [x20, #8]
  c0:	add	x21, x21, x22, lsl #3
  c4:	str	x21, [x20, #16]
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x21, x22, [sp, #32]
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	ldp	x29, x30, [sp], #80
  dc:	ret
  e0:	adrp	x0, 0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>
  e4:	add	x0, x0, #0x0
  e8:	bl	0 <_ZSt20__throw_length_errorPKc>
  ec:	mov	x2, x19
  f0:	mov	x1, x24
  f4:	mov	x0, x21
  f8:	bl	0 <memmove>
  fc:	add	x19, x19, #0x8
 100:	add	x19, x21, x19
 104:	sub	x23, x23, x25
 108:	cmp	x23, #0x0
 10c:	b.gt	98 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x98>
 110:	add	x19, x19, x23
 114:	b	b0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xb0>
 118:	sub	x19, x25, x24
 11c:	mov	x22, #0xfffffffffffffff     	// #1152921504606846975
 120:	b	68 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x68>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x24, x0
  20:	mov	x19, x2
  24:	ldr	x21, [x0, #8]
  28:	ldr	x25, [x0]
  2c:	sub	x0, x21, x25
  30:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  34:	cmp	x2, x0, asr #3
  38:	b.eq	9c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.none
  3c:	mov	x22, x1
  40:	mov	x27, x1
  44:	asr	x1, x0, #3
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	150 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>  // b.hs, b.nlast
  58:	mov	x26, #0xfffffffffffffff     	// #1152921504606846975
  5c:	cmp	x0, x26
  60:	csel	x26, x0, x26, ls  // ls = plast
  64:	sub	x20, x22, x25
  68:	mov	x23, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  70:	lsl	x0, x26, #3
  74:	bl	0 <_Znwm>
  78:	mov	x23, x0
  7c:	ldr	x0, [x19]
  80:	str	xzr, [x19]
  84:	str	x0, [x23, x20]
  88:	cmp	x22, x25
  8c:	b.eq	148 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x148>  // b.none
  90:	mov	x20, x23
  94:	mov	x19, x25
  98:	b	b8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>
  9c:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  a0:	add	x0, x0, #0x0
  a4:	bl	0 <_ZSt20__throw_length_errorPKc>
  a8:	add	x19, x19, #0x8
  ac:	add	x20, x20, #0x8
  b0:	cmp	x27, x19
  b4:	b.eq	dc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>  // b.none
  b8:	ldr	x0, [x19]
  bc:	str	xzr, [x19]
  c0:	str	x0, [x20]
  c4:	ldr	x0, [x19]
  c8:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  cc:	ldr	x1, [x0]
  d0:	ldr	x1, [x1, #8]
  d4:	blr	x1
  d8:	b	a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  dc:	sub	x19, x22, x25
  e0:	add	x19, x23, x19
  e4:	add	x19, x19, #0x8
  e8:	cmp	x22, x21
  ec:	b.eq	110 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>  // b.none
  f0:	mov	x2, x22
  f4:	mov	x0, x19
  f8:	ldr	x1, [x2], #8
  fc:	str	x1, [x0], #8
 100:	cmp	x2, x21
 104:	b.ne	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.any
 108:	sub	x21, x21, x22
 10c:	add	x19, x19, x21
 110:	cbz	x25, 11c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x11c>
 114:	mov	x0, x25
 118:	bl	0 <_ZdlPv>
 11c:	str	x23, [x24]
 120:	str	x19, [x24, #8]
 124:	add	x23, x23, x26, lsl #3
 128:	str	x23, [x24, #16]
 12c:	ldp	x19, x20, [sp, #16]
 130:	ldp	x21, x22, [sp, #32]
 134:	ldp	x23, x24, [sp, #48]
 138:	ldp	x25, x26, [sp, #64]
 13c:	ldr	x27, [sp, #80]
 140:	ldp	x29, x30, [sp], #96
 144:	ret
 148:	mov	x19, x23
 14c:	b	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>
 150:	sub	x20, x22, x25
 154:	mov	x26, #0xfffffffffffffff     	// #1152921504606846975
 158:	b	70 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	ldr	x1, [x0, #8]
   8:	ldr	x3, [x0, #16]
   c:	cmp	x1, x3
  10:	b.eq	30 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x30>  // b.none
  14:	ldr	x3, [x2]
  18:	str	xzr, [x2]
  1c:	str	x3, [x1]
  20:	ldr	x1, [x0, #8]
  24:	add	x1, x1, #0x8
  28:	str	x1, [x0, #8]
  2c:	ret
  30:	stp	x29, x30, [sp, #-16]!
  34:	mov	x29, sp
  38:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  3c:	ldp	x29, x30, [sp], #16
  40:	ret

Disassembly of section .text._ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #8]
  24:	tbz	w0, #0, 80 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x80>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #8]
  3c:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x60>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	adrp	x3, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  64:	add	x3, x3, #0x0
  68:	mov	w2, #0x281                 	// #641
  6c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  70:	add	x1, x1, #0x0
  74:	adrp	x0, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <__assert_fail>
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  88:	add	x1, x1, #0x0
  8c:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  90:	b	5c <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x5c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x19, x0
  18:	ldr	w23, [x0, #24]
  1c:	ldr	x21, [x0, #8]
  20:	sub	w0, w1, #0x1
  24:	orr	x0, x0, x0, lsr #1
  28:	orr	x0, x0, x0, lsr #2
  2c:	orr	x0, x0, x0, lsr #4
  30:	orr	x0, x0, x0, lsr #8
  34:	orr	x0, x0, x0, lsr #16
  38:	add	x0, x0, #0x1
  3c:	cmp	w0, #0x40
  40:	mov	w1, #0x40                  	// #64
  44:	csel	w0, w0, w1, cs  // cs = hs, nlast
  48:	str	w0, [x19, #24]
  4c:	ubfiz	x0, x0, #5, #32
  50:	bl	0 <_Znwm>
  54:	str	x0, [x19, #8]
  58:	cbz	x21, c4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xc4>
  5c:	stp	x27, x28, [sp, #80]
  60:	ubfiz	x23, x23, #5, #32
  64:	add	x28, x21, x23
  68:	str	wzr, [x19, #16]
  6c:	str	wzr, [x19, #20]
  70:	ldr	w1, [x19, #24]
  74:	sub	w2, w1, #0x1
  78:	tst	w2, w1
  7c:	b.ne	130 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x130>  // b.any
  80:	ubfiz	x1, x1, #5, #32
  84:	add	x1, x0, x1
  88:	cmp	x0, x1
  8c:	b.eq	a8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xa8>  // b.none
  90:	mov	x2, #0xffffffffffffffff    	// #-1
  94:	str	x2, [x0]
  98:	str	xzr, [x0, #8]
  9c:	add	x0, x0, #0x20
  a0:	cmp	x1, x0
  a4:	b.ne	94 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x94>  // b.any
  a8:	cmp	x28, x21
  ac:	b.eq	1c0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1c0>  // b.none
  b0:	stp	x25, x26, [sp, #64]
  b4:	mov	x20, x21
  b8:	mov	w0, #0x1                   	// #1
  bc:	str	w0, [sp, #108]
  c0:	b	210 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x210>
  c4:	str	wzr, [x19, #16]
  c8:	str	wzr, [x19, #20]
  cc:	ldr	w1, [x19, #24]
  d0:	sub	w2, w1, #0x1
  d4:	tst	w2, w1
  d8:	b.ne	108 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x108>  // b.any
  dc:	ubfiz	x1, x1, #5, #32
  e0:	add	x1, x0, x1
  e4:	cmp	x0, x1
  e8:	b.eq	1d0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1d0>  // b.none
  ec:	mov	x2, #0xffffffffffffffff    	// #-1
  f0:	str	x2, [x0]
  f4:	str	xzr, [x0, #8]
  f8:	add	x0, x0, #0x20
  fc:	cmp	x1, x0
 100:	b.ne	f0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xf0>  // b.any
 104:	b	1d0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1d0>
 108:	stp	x25, x26, [sp, #64]
 10c:	stp	x27, x28, [sp, #80]
 110:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x15b                 	// #347
 11c:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 120:	add	x1, x1, #0x0
 124:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 128:	add	x0, x0, #0x0
 12c:	bl	0 <__assert_fail>
 130:	stp	x25, x26, [sp, #64]
 134:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 138:	add	x3, x3, #0x0
 13c:	mov	w2, #0x15b                 	// #347
 140:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 144:	add	x1, x1, #0x0
 148:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 14c:	add	x0, x0, #0x0
 150:	bl	0 <__assert_fail>
 154:	cmn	x0, #0x1
 158:	b.eq	28c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x28c>  // b.none
 15c:	cmp	x24, #0x0
 160:	ldr	x0, [sp, #96]
 164:	csel	x24, x24, x0, ne  // ne = any
 168:	b	1e8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1e8>
 16c:	cmn	x0, #0x2
 170:	cset	w1, eq  // eq = none
 174:	b	288 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x288>
 178:	ldr	w1, [sp, #108]
 17c:	cbz	x2, 288 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x288>
 180:	mov	x1, x26
 184:	bl	0 <memcmp>
 188:	cmp	w0, #0x0
 18c:	cset	w1, eq  // eq = none
 190:	b	288 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x288>
 194:	cmp	x24, #0x0
 198:	ccmn	x26, #0x2, #0x0, eq  // eq = none
 19c:	ldr	x0, [sp, #96]
 1a0:	csel	x24, x24, x0, ne  // ne = any
 1a4:	ldr	w0, [sp, #104]
 1a8:	add	w25, w25, w0
 1ac:	and	w25, w22, w25
 1b0:	add	w0, w0, #0x1
 1b4:	str	w0, [sp, #104]
 1b8:	b	24c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x24c>
 1bc:	ldp	x25, x26, [sp, #64]
 1c0:	mov	x1, x23
 1c4:	mov	x0, x21
 1c8:	bl	0 <_ZdlPvm>
 1cc:	ldp	x27, x28, [sp, #80]
 1d0:	ldp	x19, x20, [sp, #16]
 1d4:	ldp	x21, x22, [sp, #32]
 1d8:	ldp	x23, x24, [sp, #48]
 1dc:	ldp	x29, x30, [sp], #112
 1e0:	ret
 1e4:	mov	x24, #0x0                   	// #0
 1e8:	ldp	x0, x1, [x20]
 1ec:	stp	x0, x1, [x24]
 1f0:	ldp	x0, x1, [x20, #16]
 1f4:	stp	x0, x1, [x24, #16]
 1f8:	ldr	w0, [x19, #16]
 1fc:	add	w0, w0, #0x1
 200:	str	w0, [x19, #16]
 204:	add	x20, x20, #0x20
 208:	cmp	x28, x20
 20c:	b.eq	1bc <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1bc>  // b.none
 210:	ldr	x0, [x20]
 214:	cmn	x0, #0x1
 218:	b.eq	204 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x204>  // b.none
 21c:	cmn	x0, #0x2
 220:	b.eq	204 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x204>  // b.none
 224:	ldr	w22, [x19, #24]
 228:	cbz	w22, 1e4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1e4>
 22c:	ldr	x27, [x19, #8]
 230:	ldr	x1, [x20, #8]
 234:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
 238:	sub	w22, w22, #0x1
 23c:	and	w25, w22, w0
 240:	mov	w0, #0x1                   	// #1
 244:	str	w0, [sp, #104]
 248:	mov	x24, #0x0                   	// #0
 24c:	ubfiz	x1, x25, #5, #32
 250:	add	x0, x27, x1
 254:	str	x0, [sp, #96]
 258:	ldr	x0, [x20]
 25c:	ldr	x26, [x27, x1]
 260:	cmn	x26, #0x1
 264:	b.eq	154 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x154>  // b.none
 268:	cmn	x26, #0x2
 26c:	b.eq	16c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x16c>  // b.none
 270:	ldr	x1, [sp, #96]
 274:	ldr	x2, [x1, #8]
 278:	ldr	x3, [x20, #8]
 27c:	mov	w1, #0x0                   	// #0
 280:	cmp	x3, x2
 284:	b.eq	178 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x178>  // b.none
 288:	cbz	w1, 194 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x194>
 28c:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 290:	add	x3, x3, #0x0
 294:	mov	w2, #0x17a                 	// #378
 298:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 29c:	add	x1, x1, #0x0
 2a0:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 2a4:	add	x0, x0, #0x0
 2a8:	bl	0 <__assert_fail>

ErrorHandler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL12getSeparatorRKN4llvm5TwineE>:
       0:	stp	x29, x30, [sp, #-64]!
       4:	mov	x29, sp
       8:	stp	x19, x20, [sp, #16]
       c:	add	x8, sp, #0x20
      10:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
      14:	ldr	x20, [sp, #32]
      18:	ldr	x2, [sp, #40]
      1c:	cbz	x2, 54 <_ZL12getSeparatorRKN4llvm5TwineE+0x54>
      20:	mov	w1, #0xa                   	// #10
      24:	mov	x0, x20
      28:	bl	0 <memchr>
      2c:	cbz	x0, 54 <_ZL12getSeparatorRKN4llvm5TwineE+0x54>
      30:	sub	x19, x0, x20
      34:	add	x0, sp, #0x30
      38:	cmp	x20, x0
      3c:	b.ne	64 <_ZL12getSeparatorRKN4llvm5TwineE+0x64>  // b.any
      40:	b	6c <_ZL12getSeparatorRKN4llvm5TwineE+0x6c>
      44:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
      48:	add	x0, x0, #0x0
      4c:	mov	x1, #0x0                   	// #0
      50:	b	80 <_ZL12getSeparatorRKN4llvm5TwineE+0x80>
      54:	mov	x19, #0xffffffffffffffff    	// #-1
      58:	add	x0, sp, #0x30
      5c:	cmp	x20, x0
      60:	b.eq	44 <_ZL12getSeparatorRKN4llvm5TwineE+0x44>  // b.none
      64:	mov	x0, x20
      68:	bl	0 <_ZdlPv>
      6c:	cmn	x19, #0x1
      70:	b.eq	44 <_ZL12getSeparatorRKN4llvm5TwineE+0x44>  // b.none
      74:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
      78:	add	x0, x0, #0x0
      7c:	mov	x1, #0x1                   	// #1
      80:	ldp	x19, x20, [sp, #16]
      84:	ldp	x29, x30, [sp], #64
      88:	ret

000000000000008c <__tcf_0>:
      8c:	stp	x29, x30, [sp, #-64]!
      90:	mov	x29, sp
      94:	stp	x19, x20, [sp, #16]
      98:	stp	x21, x22, [sp, #32]
      9c:	str	x23, [sp, #48]
      a0:	adrp	x19, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
      a4:	add	x19, x19, #0x0
      a8:	add	x19, x19, #0x120
      ac:	adrp	x23, 0 <__pthread_key_create>
      b0:	ldr	x22, [x23]
      b4:	mov	x23, x22
      b8:	adrp	x21, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
      bc:	add	x21, x21, #0x0
      c0:	b	f0 <__tcf_0+0x64>
      c4:	add	x1, x20, #0x8
      c8:	ldaxr	w0, [x1]
      cc:	sub	w2, w0, #0x1
      d0:	stlxr	w3, w2, [x1]
      d4:	cbnz	w3, c8 <__tcf_0+0x3c>
      d8:	cmp	w0, #0x1
      dc:	b.eq	110 <__tcf_0+0x84>  // b.none
      e0:	add	x0, x19, #0x8
      e4:	bl	0 <_ZNSt6localeD1Ev>
      e8:	cmp	x19, x21
      ec:	b.eq	164 <__tcf_0+0xd8>  // b.none
      f0:	sub	x19, x19, #0x20
      f4:	ldr	x20, [x19, #24]
      f8:	cbz	x20, e0 <__tcf_0+0x54>
      fc:	cbnz	x22, c4 <__tcf_0+0x38>
     100:	ldr	w0, [x20, #8]
     104:	sub	w1, w0, #0x1
     108:	str	w1, [x20, #8]
     10c:	b	d8 <__tcf_0+0x4c>
     110:	ldr	x0, [x20]
     114:	ldr	x1, [x0, #16]
     118:	mov	x0, x20
     11c:	blr	x1
     120:	cbz	x23, 154 <__tcf_0+0xc8>
     124:	add	x1, x20, #0xc
     128:	ldaxr	w0, [x1]
     12c:	sub	w2, w0, #0x1
     130:	stlxr	w3, w2, [x1]
     134:	cbnz	w3, 128 <__tcf_0+0x9c>
     138:	cmp	w0, #0x1
     13c:	b.ne	e0 <__tcf_0+0x54>  // b.any
     140:	ldr	x0, [x20]
     144:	ldr	x1, [x0, #24]
     148:	mov	x0, x20
     14c:	blr	x1
     150:	b	e0 <__tcf_0+0x54>
     154:	ldr	w0, [x20, #12]
     158:	sub	w1, w0, #0x1
     15c:	str	w1, [x20, #12]
     160:	b	138 <__tcf_0+0xac>
     164:	ldp	x19, x20, [sp, #16]
     168:	ldp	x21, x22, [sp, #32]
     16c:	ldr	x23, [sp, #48]
     170:	ldp	x29, x30, [sp], #64
     174:	ret

0000000000000178 <_ZN3lld4outsEv>:
     178:	adrp	x0, 1a0 <_ZN3lld4errsEv>
     17c:	ldr	x0, [x0]
     180:	ldr	x0, [x0]
     184:	cbz	x0, 18c <_ZN3lld4outsEv+0x14>
     188:	ret
     18c:	stp	x29, x30, [sp, #-16]!
     190:	mov	x29, sp
     194:	bl	0 <_ZN4llvm4outsEv>
     198:	ldp	x29, x30, [sp], #16
     19c:	ret

00000000000001a0 <_ZN3lld4errsEv>:
     1a0:	adrp	x0, 198 <_ZN3lld4outsEv+0x20>
     1a4:	ldr	x0, [x0]
     1a8:	ldr	x0, [x0]
     1ac:	cbz	x0, 1b4 <_ZN3lld4errsEv+0x14>
     1b0:	ret
     1b4:	stp	x29, x30, [sp, #-16]!
     1b8:	mov	x29, sp
     1bc:	bl	0 <_ZN4llvm4errsEv>
     1c0:	ldp	x29, x30, [sp], #16
     1c4:	ret

00000000000001c8 <_ZN3lld12errorHandlerEv>:
     1c8:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     1cc:	add	x0, x0, #0x0
     1d0:	add	x0, x0, #0x120
     1d4:	ldarb	w0, [x0]
     1d8:	tbz	w0, #0, 1e8 <_ZN3lld12errorHandlerEv+0x20>
     1dc:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     1e0:	add	x0, x0, #0x0
     1e4:	ret
     1e8:	stp	x29, x30, [sp, #-16]!
     1ec:	mov	x29, sp
     1f0:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     1f4:	add	x0, x0, #0x0
     1f8:	add	x0, x0, #0x120
     1fc:	bl	0 <__cxa_guard_acquire>
     200:	cbnz	w0, 214 <_ZN3lld12errorHandlerEv+0x4c>
     204:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     208:	add	x0, x0, #0x0
     20c:	ldp	x29, x30, [sp], #16
     210:	ret
     214:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     218:	add	x0, x0, #0x0
     21c:	add	x0, x0, #0x120
     220:	bl	0 <__cxa_guard_release>
     224:	adrp	x2, 0 <__dso_handle>
     228:	add	x2, x2, #0x0
     22c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     230:	add	x1, x1, #0x0
     234:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     238:	add	x0, x0, #0x0
     23c:	bl	0 <__cxa_atexit>
     240:	b	204 <_ZN3lld12errorHandlerEv+0x3c>

0000000000000244 <_ZN3lld7exitLldEi>:
     244:	stp	x29, x30, [sp, #-32]!
     248:	mov	x29, sp
     24c:	str	x19, [sp, #16]
     250:	mov	w19, w0
     254:	bl	1c8 <_ZN3lld12errorHandlerEv>
     258:	ldr	x0, [x0, #56]
     25c:	cbz	x0, 274 <_ZN3lld7exitLldEi+0x30>
     260:	bl	1c8 <_ZN3lld12errorHandlerEv>
     264:	ldr	x0, [x0, #56]
     268:	ldr	x1, [x0]
     26c:	ldr	x1, [x1, #48]
     270:	blr	x1
     274:	bl	0 <_ZN4llvm13llvm_shutdownEv>
     278:	bl	178 <_ZN3lld4outsEv>
     27c:	ldr	x2, [x0, #24]
     280:	ldr	x1, [x0, #8]
     284:	cmp	x2, x1
     288:	b.eq	290 <_ZN3lld7exitLldEi+0x4c>  // b.none
     28c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     290:	bl	1a0 <_ZN3lld4errsEv>
     294:	ldr	x2, [x0, #24]
     298:	ldr	x1, [x0, #8]
     29c:	cmp	x2, x1
     2a0:	b.eq	2a8 <_ZN3lld7exitLldEi+0x64>  // b.none
     2a4:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     2a8:	mov	w0, w19
     2ac:	bl	0 <_exit>

00000000000002b0 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE>:
     2b0:	stp	x29, x30, [sp, #-48]!
     2b4:	mov	x29, sp
     2b8:	stp	x19, x20, [sp, #16]
     2bc:	mov	x20, x0
     2c0:	ldrb	w0, [x0, #50]
     2c4:	cbnz	w0, 2d4 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x24>
     2c8:	ldp	x19, x20, [sp, #16]
     2cc:	ldp	x29, x30, [sp], #48
     2d0:	ret
     2d4:	str	x21, [sp, #32]
     2d8:	mov	x21, x1
     2dc:	adrp	x0, 0 <__pthread_key_create>
     2e0:	ldr	x0, [x0]
     2e4:	cbz	x0, 2fc <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x4c>
     2e8:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     2ec:	add	x0, x0, #0x0
     2f0:	add	x0, x0, #0x128
     2f4:	bl	0 <pthread_mutex_lock>
     2f8:	cbnz	w0, 350 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xa0>
     2fc:	bl	1a0 <_ZN3lld4errsEv>
     300:	mov	x19, x0
     304:	ldr	x1, [x20, #32]
     308:	ldr	x20, [x20, #40]
     30c:	ldr	x0, [x0, #24]
     310:	ldr	x2, [x19, #16]
     314:	sub	x2, x2, x0
     318:	cmp	x2, x20
     31c:	b.cc	354 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xa4>  // b.lo, b.ul, b.last
     320:	cbnz	x20, 368 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xb8>
     324:	ldr	x1, [x19, #24]
     328:	ldr	x0, [x19, #16]
     32c:	sub	x0, x0, x1
     330:	cmp	x0, #0x1
     334:	b.ls	380 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xd0>  // b.plast
     338:	mov	w0, #0x203a                	// #8250
     33c:	strh	w0, [x1]
     340:	ldr	x0, [x19, #24]
     344:	add	x0, x0, #0x2
     348:	str	x0, [x19, #24]
     34c:	b	398 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xe8>
     350:	bl	0 <_ZSt20__throw_system_errori>
     354:	mov	x2, x20
     358:	mov	x0, x19
     35c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     360:	mov	x19, x0
     364:	b	324 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x74>
     368:	mov	x2, x20
     36c:	bl	0 <memcpy>
     370:	ldr	x0, [x19, #24]
     374:	add	x20, x0, x20
     378:	str	x20, [x19, #24]
     37c:	b	324 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x74>
     380:	mov	x2, #0x2                   	// #2
     384:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     388:	add	x1, x1, #0x0
     38c:	mov	x0, x19
     390:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     394:	mov	x19, x0
     398:	mov	x1, x19
     39c:	mov	x0, x21
     3a0:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     3a4:	ldr	x0, [x19, #24]
     3a8:	ldr	x1, [x19, #16]
     3ac:	cmp	x1, x0
     3b0:	b.eq	3cc <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x11c>  // b.none
     3b4:	mov	w1, #0xa                   	// #10
     3b8:	strb	w1, [x0]
     3bc:	ldr	x0, [x19, #24]
     3c0:	add	x0, x0, #0x1
     3c4:	str	x0, [x19, #24]
     3c8:	b	3e0 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x130>
     3cc:	mov	x2, #0x1                   	// #1
     3d0:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     3d4:	add	x1, x1, #0x0
     3d8:	mov	x0, x19
     3dc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     3e0:	adrp	x0, 0 <__pthread_key_create>
     3e4:	ldr	x0, [x0]
     3e8:	cbz	x0, 404 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x154>
     3ec:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     3f0:	add	x0, x0, #0x0
     3f4:	add	x0, x0, #0x128
     3f8:	bl	0 <pthread_mutex_unlock>
     3fc:	ldr	x21, [sp, #32]
     400:	b	2c8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x18>
     404:	ldr	x21, [sp, #32]
     408:	b	2c8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x18>

000000000000040c <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>:
     40c:	stp	x29, x30, [sp, #-32]!
     410:	mov	x29, sp
     414:	stp	x19, x20, [sp, #16]
     418:	mov	x20, x1
     41c:	adrp	x0, 0 <__pthread_key_create>
     420:	ldr	x0, [x0]
     424:	cbz	x0, 43c <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x30>
     428:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     42c:	add	x0, x0, #0x0
     430:	add	x0, x0, #0x128
     434:	bl	0 <pthread_mutex_lock>
     438:	cbnz	w0, 478 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x6c>
     43c:	bl	178 <_ZN3lld4outsEv>
     440:	mov	x19, x0
     444:	mov	x1, x0
     448:	mov	x0, x20
     44c:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     450:	ldr	x0, [x19, #24]
     454:	ldr	x1, [x19, #16]
     458:	cmp	x1, x0
     45c:	b.eq	47c <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x70>  // b.none
     460:	mov	w1, #0xa                   	// #10
     464:	strb	w1, [x0]
     468:	ldr	x0, [x19, #24]
     46c:	add	x0, x0, #0x1
     470:	str	x0, [x19, #24]
     474:	b	490 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x84>
     478:	bl	0 <_ZSt20__throw_system_errori>
     47c:	mov	x2, #0x1                   	// #1
     480:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     484:	add	x1, x1, #0x0
     488:	mov	x0, x19
     48c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     490:	bl	178 <_ZN3lld4outsEv>
     494:	ldr	x2, [x0, #24]
     498:	ldr	x1, [x0, #8]
     49c:	cmp	x2, x1
     4a0:	b.eq	4a8 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x9c>  // b.none
     4a4:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     4a8:	adrp	x0, 0 <__pthread_key_create>
     4ac:	ldr	x0, [x0]
     4b0:	cbz	x0, 4c4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xb8>
     4b4:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     4b8:	add	x0, x0, #0x0
     4bc:	add	x0, x0, #0x128
     4c0:	bl	0 <pthread_mutex_unlock>
     4c4:	ldp	x19, x20, [sp, #16]
     4c8:	ldp	x29, x30, [sp], #32
     4cc:	ret

00000000000004d0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>:
     4d0:	sub	sp, sp, #0x2d0
     4d4:	stp	x29, x30, [sp]
     4d8:	mov	x29, sp
     4dc:	stp	x19, x20, [sp, #16]
     4e0:	mov	x19, x8
     4e4:	mov	x20, x0
     4e8:	ldrb	w0, [x0, #51]
     4ec:	cbnz	w0, 53c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6c>
     4f0:	ldr	x1, [x20, #32]
     4f4:	cbz	x1, 528 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x58>
     4f8:	ldr	x2, [x20, #40]
     4fc:	add	x0, x8, #0x10
     500:	str	x0, [x8]
     504:	mov	w3, #0x0                   	// #0
     508:	add	x2, x1, x2
     50c:	mov	x0, x8
     510:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     514:	mov	x0, x19
     518:	ldp	x19, x20, [sp, #16]
     51c:	ldp	x29, x30, [sp]
     520:	add	sp, sp, #0x2d0
     524:	ret
     528:	add	x0, x8, #0x10
     52c:	str	x0, [x8]
     530:	str	xzr, [x8, #8]
     534:	strb	wzr, [x8, #16]
     538:	b	514 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x44>
     53c:	stp	x21, x22, [sp, #32]
     540:	stp	x23, x24, [sp, #48]
     544:	mov	x21, x1
     548:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     54c:	add	x0, x0, #0x0
     550:	add	x0, x0, #0x158
     554:	ldarb	w0, [x0]
     558:	tbz	w0, #0, 814 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x344>
     55c:	add	x8, sp, #0x268
     560:	mov	x0, x21
     564:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     568:	adrp	x21, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     56c:	add	x21, x21, #0x0
     570:	add	x23, x21, #0x120
     574:	add	x22, sp, #0x58
     578:	str	xzr, [sp, #88]
     57c:	str	xzr, [sp, #96]
     580:	str	xzr, [sp, #104]
     584:	str	xzr, [sp, #112]
     588:	ldr	x0, [sp, #616]
     58c:	mov	w4, #0x0                   	// #0
     590:	mov	x3, x21
     594:	mov	x2, x22
     598:	ldr	x1, [sp, #624]
     59c:	add	x1, x0, x1
     5a0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     5a4:	and	w0, w0, #0xff
     5a8:	cbz	w0, 1378 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xea8>
     5ac:	ldr	x2, [sp, #88]
     5b0:	ldr	x0, [sp, #96]
     5b4:	cmp	x2, x0
     5b8:	b.eq	13b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xee8>  // b.none
     5bc:	sub	x0, x0, x2
     5c0:	cmp	x0, #0x78
     5c4:	b.eq	14b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfe4>  // b.none
     5c8:	cmp	x0, #0x90
     5cc:	b.ne	13b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xee8>  // b.any
     5d0:	asr	x1, x0, #3
     5d4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     5d8:	movk	x3, #0xaaab
     5dc:	mul	x1, x1, x3
     5e0:	sub	x1, x1, #0x3
     5e4:	sub	x0, x0, #0x48
     5e8:	add	x0, x2, x0
     5ec:	add	x2, x2, #0x18
     5f0:	cmp	x1, #0x1
     5f4:	csel	x2, x2, x0, hi  // hi = pmore
     5f8:	ldrb	w0, [x2, #16]
     5fc:	cbnz	w0, 13fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf2c>
     600:	add	x0, sp, #0x88
     604:	str	x0, [sp, #120]
     608:	str	xzr, [sp, #128]
     60c:	strb	wzr, [sp, #136]
     610:	mov	x2, #0x1                   	// #1
     614:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     618:	add	x1, x1, #0x0
     61c:	add	x0, sp, #0x78
     620:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     624:	add	x1, sp, #0xa8
     628:	str	x1, [sp, #152]
     62c:	mov	x1, x0
     630:	ldr	x2, [x1], #16
     634:	cmp	x2, x1
     638:	b.eq	1438 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf68>  // b.none
     63c:	str	x2, [sp, #152]
     640:	ldr	x2, [x0, #16]
     644:	str	x2, [sp, #168]
     648:	ldr	x2, [x0, #8]
     64c:	str	x2, [sp, #160]
     650:	str	x1, [x0]
     654:	str	xzr, [x0, #8]
     658:	strb	wzr, [x0, #16]
     65c:	ldr	x2, [sp, #88]
     660:	ldr	x0, [sp, #96]
     664:	cmp	x2, x0
     668:	b.eq	690 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1c0>  // b.none
     66c:	sub	x1, x0, x2
     670:	asr	x1, x1, #3
     674:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     678:	movk	x3, #0xaaab
     67c:	mul	x1, x1, x3
     680:	sub	x1, x1, #0x3
     684:	add	x2, x2, #0x30
     688:	cmp	x1, #0x2
     68c:	b.hi	694 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1c4>  // b.pmore
     690:	sub	x2, x0, #0x48
     694:	ldrb	w0, [x2, #16]
     698:	cbnz	w0, 1444 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf74>
     69c:	add	x0, sp, #0xc8
     6a0:	str	x0, [sp, #184]
     6a4:	str	xzr, [sp, #192]
     6a8:	strb	wzr, [sp, #200]
     6ac:	ldr	x4, [sp, #160]
     6b0:	ldr	x2, [sp, #192]
     6b4:	add	x1, x4, x2
     6b8:	ldr	x3, [sp, #152]
     6bc:	add	x0, sp, #0xa8
     6c0:	cmp	x3, x0
     6c4:	ldr	x0, [sp, #168]
     6c8:	mov	x5, #0xf                   	// #15
     6cc:	csel	x0, x0, x5, ne  // ne = any
     6d0:	cmp	x1, x0
     6d4:	b.ls	6f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x228>  // b.plast
     6d8:	add	x0, sp, #0xc8
     6dc:	ldr	x5, [sp, #184]
     6e0:	cmp	x5, x0
     6e4:	ldr	x0, [sp, #200]
     6e8:	mov	x5, #0xf                   	// #15
     6ec:	csel	x0, x0, x5, ne  // ne = any
     6f0:	cmp	x1, x0
     6f4:	b.ls	1464 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf94>  // b.plast
     6f8:	ldr	x1, [sp, #184]
     6fc:	add	x0, sp, #0x98
     700:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     704:	add	x1, sp, #0xe8
     708:	str	x1, [sp, #216]
     70c:	mov	x1, x0
     710:	ldr	x2, [x1], #16
     714:	cmp	x2, x1
     718:	b.eq	1478 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfa8>  // b.none
     71c:	str	x2, [sp, #216]
     720:	ldr	x2, [x0, #16]
     724:	str	x2, [sp, #232]
     728:	ldr	x2, [x0, #8]
     72c:	str	x2, [sp, #224]
     730:	str	x1, [x0]
     734:	str	xzr, [x0, #8]
     738:	strb	wzr, [x0, #16]
     73c:	ldr	x1, [sp, #224]
     740:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
     744:	cmp	x1, x0
     748:	b.eq	1484 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfb4>  // b.none
     74c:	mov	x2, #0x1                   	// #1
     750:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     754:	add	x1, x1, #0x0
     758:	add	x0, sp, #0xd8
     75c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     760:	add	x1, x19, #0x10
     764:	str	x1, [x19]
     768:	mov	x1, x0
     76c:	ldr	x2, [x1], #16
     770:	cmp	x2, x1
     774:	b.eq	1494 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfc4>  // b.none
     778:	str	x2, [x19]
     77c:	ldr	x2, [x0, #16]
     780:	str	x2, [x19, #16]
     784:	ldr	x2, [x0, #8]
     788:	str	x2, [x19, #8]
     78c:	str	x1, [x0]
     790:	str	xzr, [x0, #8]
     794:	strb	wzr, [x0, #16]
     798:	ldr	x0, [sp, #216]
     79c:	add	x1, sp, #0xe8
     7a0:	cmp	x0, x1
     7a4:	b.eq	7ac <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2dc>  // b.none
     7a8:	bl	0 <_ZdlPv>
     7ac:	ldr	x0, [sp, #184]
     7b0:	add	x1, sp, #0xc8
     7b4:	cmp	x0, x1
     7b8:	b.eq	7c0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2f0>  // b.none
     7bc:	bl	0 <_ZdlPv>
     7c0:	ldr	x0, [sp, #152]
     7c4:	add	x1, sp, #0xa8
     7c8:	cmp	x0, x1
     7cc:	b.eq	7d4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x304>  // b.none
     7d0:	bl	0 <_ZdlPv>
     7d4:	ldr	x0, [sp, #120]
     7d8:	add	x1, sp, #0x88
     7dc:	cmp	x0, x1
     7e0:	b.eq	7e8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x318>  // b.none
     7e4:	bl	0 <_ZdlPv>
     7e8:	ldr	x0, [sp, #88]
     7ec:	cbz	x0, 7f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x324>
     7f0:	bl	0 <_ZdlPv>
     7f4:	ldr	x0, [sp, #616]
     7f8:	add	x1, sp, #0x278
     7fc:	cmp	x0, x1
     800:	b.eq	14d0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1000>  // b.none
     804:	bl	0 <_ZdlPv>
     808:	ldp	x21, x22, [sp, #32]
     80c:	ldp	x23, x24, [sp, #48]
     810:	b	514 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x44>
     814:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     818:	add	x0, x0, #0x0
     81c:	add	x0, x0, #0x158
     820:	bl	0 <__cxa_guard_acquire>
     824:	cbz	w0, 55c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8c>
     828:	str	x25, [sp, #64]
     82c:	add	x22, sp, #0x288
     830:	mov	x0, x22
     834:	bl	0 <_ZNSt6localeC1Ev>
     838:	adrp	x24, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     83c:	add	x23, x24, #0x0
     840:	mov	w0, #0x10                  	// #16
     844:	str	w0, [x24]
     848:	add	x25, x23, #0x8
     84c:	mov	x1, x22
     850:	mov	x0, x25
     854:	bl	0 <_ZNSt6localeC1ERKS_>
     858:	add	x22, sp, #0xd8
     85c:	ldr	w4, [x24]
     860:	mov	x3, x25
     864:	adrp	x2, 18 <_ZL12getSeparatorRKN4llvm5TwineE+0x18>
     868:	add	x2, x2, #0x0
     86c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     870:	add	x1, x1, #0x0
     874:	mov	x0, x22
     878:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     87c:	ldr	x0, [sp, #472]
     880:	str	x0, [x23, #16]
     884:	ldr	x0, [sp, #480]
     888:	str	xzr, [sp, #480]
     88c:	str	x0, [x23, #24]
     890:	str	xzr, [sp, #472]
     894:	add	x0, x22, #0x130
     898:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     89c:	ldr	x0, [sp, #488]
     8a0:	add	x22, x22, #0x120
     8a4:	cmp	x0, x22
     8a8:	b.eq	8b0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3e0>  // b.none
     8ac:	bl	0 <_ZdlPv>
     8b0:	ldr	x22, [sp, #480]
     8b4:	cbz	x22, 8e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x410>
     8b8:	adrp	x0, 0 <__pthread_key_create>
     8bc:	ldr	x0, [x0]
     8c0:	cbz	x0, fac <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xadc>
     8c4:	add	x1, x22, #0x8
     8c8:	ldaxr	w0, [x1]
     8cc:	sub	w2, w0, #0x1
     8d0:	stlxr	w3, w2, [x1]
     8d4:	cbnz	w3, 8c8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3f8>
     8d8:	cmp	w0, #0x1
     8dc:	b.eq	fbc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaec>  // b.none
     8e0:	ldr	x0, [sp, #424]
     8e4:	add	x1, sp, #0x1b8
     8e8:	cmp	x0, x1
     8ec:	b.eq	8f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x424>  // b.none
     8f0:	bl	0 <_ZdlPv>
     8f4:	add	x0, sp, #0x288
     8f8:	bl	0 <_ZNSt6localeD1Ev>
     8fc:	add	x22, sp, #0x290
     900:	mov	x0, x22
     904:	bl	0 <_ZNSt6localeC1Ev>
     908:	adrp	x23, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     90c:	add	x23, x23, #0x0
     910:	mov	w0, #0x10                  	// #16
     914:	str	w0, [x23, #32]
     918:	add	x24, x23, #0x28
     91c:	mov	x1, x22
     920:	mov	x0, x24
     924:	bl	0 <_ZNSt6localeC1ERKS_>
     928:	add	x22, sp, #0xd8
     92c:	ldr	w4, [x23, #32]
     930:	mov	x3, x24
     934:	adrp	x2, 60 <_ZL12getSeparatorRKN4llvm5TwineE+0x60>
     938:	add	x2, x2, #0x0
     93c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     940:	add	x1, x1, #0x0
     944:	mov	x0, x22
     948:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     94c:	ldr	x0, [sp, #472]
     950:	str	x0, [x23, #48]
     954:	ldr	x0, [sp, #480]
     958:	str	xzr, [sp, #480]
     95c:	str	x0, [x23, #56]
     960:	str	xzr, [sp, #472]
     964:	add	x0, x22, #0x130
     968:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     96c:	ldr	x0, [sp, #488]
     970:	add	x22, x22, #0x120
     974:	cmp	x0, x22
     978:	b.eq	980 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4b0>  // b.none
     97c:	bl	0 <_ZdlPv>
     980:	ldr	x22, [sp, #480]
     984:	cbz	x22, 9b0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4e0>
     988:	adrp	x0, 0 <__pthread_key_create>
     98c:	ldr	x0, [x0]
     990:	cbz	x0, 1018 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb48>
     994:	add	x1, x22, #0x8
     998:	ldaxr	w0, [x1]
     99c:	sub	w2, w0, #0x1
     9a0:	stlxr	w3, w2, [x1]
     9a4:	cbnz	w3, 998 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4c8>
     9a8:	cmp	w0, #0x1
     9ac:	b.eq	1028 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb58>  // b.none
     9b0:	ldr	x0, [sp, #424]
     9b4:	add	x1, sp, #0x1b8
     9b8:	cmp	x0, x1
     9bc:	b.eq	9c4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4f4>  // b.none
     9c0:	bl	0 <_ZdlPv>
     9c4:	add	x0, sp, #0x290
     9c8:	bl	0 <_ZNSt6localeD1Ev>
     9cc:	add	x22, sp, #0x298
     9d0:	mov	x0, x22
     9d4:	bl	0 <_ZNSt6localeC1Ev>
     9d8:	adrp	x23, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     9dc:	add	x23, x23, #0x0
     9e0:	mov	w0, #0x10                  	// #16
     9e4:	str	w0, [x23, #64]
     9e8:	add	x24, x23, #0x48
     9ec:	mov	x1, x22
     9f0:	mov	x0, x24
     9f4:	bl	0 <_ZNSt6localeC1ERKS_>
     9f8:	add	x22, sp, #0xd8
     9fc:	ldr	w4, [x23, #64]
     a00:	mov	x3, x24
     a04:	adrp	x2, a0 <__tcf_0+0x14>
     a08:	add	x2, x2, #0x0
     a0c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     a10:	add	x1, x1, #0x0
     a14:	mov	x0, x22
     a18:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     a1c:	ldr	x0, [sp, #472]
     a20:	str	x0, [x23, #80]
     a24:	ldr	x0, [sp, #480]
     a28:	str	xzr, [sp, #480]
     a2c:	str	x0, [x23, #88]
     a30:	str	xzr, [sp, #472]
     a34:	add	x0, x22, #0x130
     a38:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     a3c:	ldr	x0, [sp, #488]
     a40:	add	x22, x22, #0x120
     a44:	cmp	x0, x22
     a48:	b.eq	a50 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x580>  // b.none
     a4c:	bl	0 <_ZdlPv>
     a50:	ldr	x22, [sp, #480]
     a54:	cbz	x22, a80 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5b0>
     a58:	adrp	x0, 0 <__pthread_key_create>
     a5c:	ldr	x0, [x0]
     a60:	cbz	x0, 1084 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbb4>
     a64:	add	x1, x22, #0x8
     a68:	ldaxr	w0, [x1]
     a6c:	sub	w2, w0, #0x1
     a70:	stlxr	w3, w2, [x1]
     a74:	cbnz	w3, a68 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x598>
     a78:	cmp	w0, #0x1
     a7c:	b.eq	1094 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbc4>  // b.none
     a80:	ldr	x0, [sp, #424]
     a84:	add	x1, sp, #0x1b8
     a88:	cmp	x0, x1
     a8c:	b.eq	a94 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5c4>  // b.none
     a90:	bl	0 <_ZdlPv>
     a94:	add	x0, sp, #0x298
     a98:	bl	0 <_ZNSt6localeD1Ev>
     a9c:	add	x22, sp, #0x2a0
     aa0:	mov	x0, x22
     aa4:	bl	0 <_ZNSt6localeC1Ev>
     aa8:	adrp	x23, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     aac:	add	x23, x23, #0x0
     ab0:	mov	w0, #0x10                  	// #16
     ab4:	str	w0, [x23, #96]
     ab8:	add	x24, x23, #0x68
     abc:	mov	x1, x22
     ac0:	mov	x0, x24
     ac4:	bl	0 <_ZNSt6localeC1ERKS_>
     ac8:	add	x22, sp, #0xd8
     acc:	ldr	w4, [x23, #96]
     ad0:	mov	x3, x24
     ad4:	adrp	x2, d0 <__tcf_0+0x44>
     ad8:	add	x2, x2, #0x0
     adc:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     ae0:	add	x1, x1, #0x0
     ae4:	mov	x0, x22
     ae8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     aec:	ldr	x0, [sp, #472]
     af0:	str	x0, [x23, #112]
     af4:	ldr	x0, [sp, #480]
     af8:	str	xzr, [sp, #480]
     afc:	str	x0, [x23, #120]
     b00:	str	xzr, [sp, #472]
     b04:	add	x0, x22, #0x130
     b08:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     b0c:	ldr	x0, [sp, #488]
     b10:	add	x22, x22, #0x120
     b14:	cmp	x0, x22
     b18:	b.eq	b20 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x650>  // b.none
     b1c:	bl	0 <_ZdlPv>
     b20:	ldr	x22, [sp, #480]
     b24:	cbz	x22, b50 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x680>
     b28:	adrp	x0, 0 <__pthread_key_create>
     b2c:	ldr	x0, [x0]
     b30:	cbz	x0, 10f0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc20>
     b34:	add	x1, x22, #0x8
     b38:	ldaxr	w0, [x1]
     b3c:	sub	w2, w0, #0x1
     b40:	stlxr	w3, w2, [x1]
     b44:	cbnz	w3, b38 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x668>
     b48:	cmp	w0, #0x1
     b4c:	b.eq	1100 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc30>  // b.none
     b50:	ldr	x0, [sp, #424]
     b54:	add	x1, sp, #0x1b8
     b58:	cmp	x0, x1
     b5c:	b.eq	b64 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x694>  // b.none
     b60:	bl	0 <_ZdlPv>
     b64:	add	x0, sp, #0x2a0
     b68:	bl	0 <_ZNSt6localeD1Ev>
     b6c:	add	x22, sp, #0x2a8
     b70:	mov	x0, x22
     b74:	bl	0 <_ZNSt6localeC1Ev>
     b78:	adrp	x23, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     b7c:	add	x23, x23, #0x0
     b80:	mov	w0, #0x10                  	// #16
     b84:	str	w0, [x23, #128]
     b88:	add	x24, x23, #0x88
     b8c:	mov	x1, x22
     b90:	mov	x0, x24
     b94:	bl	0 <_ZNSt6localeC1ERKS_>
     b98:	add	x22, sp, #0xd8
     b9c:	ldr	w4, [x23, #128]
     ba0:	mov	x3, x24
     ba4:	adrp	x2, 110 <__tcf_0+0x84>
     ba8:	add	x2, x2, #0x0
     bac:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     bb0:	add	x1, x1, #0x0
     bb4:	mov	x0, x22
     bb8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     bbc:	ldr	x0, [sp, #472]
     bc0:	str	x0, [x23, #144]
     bc4:	ldr	x0, [sp, #480]
     bc8:	str	xzr, [sp, #480]
     bcc:	str	x0, [x23, #152]
     bd0:	str	xzr, [sp, #472]
     bd4:	add	x0, x22, #0x130
     bd8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     bdc:	ldr	x0, [sp, #488]
     be0:	add	x22, x22, #0x120
     be4:	cmp	x0, x22
     be8:	b.eq	bf0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x720>  // b.none
     bec:	bl	0 <_ZdlPv>
     bf0:	ldr	x22, [sp, #480]
     bf4:	cbz	x22, c20 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x750>
     bf8:	adrp	x0, 0 <__pthread_key_create>
     bfc:	ldr	x0, [x0]
     c00:	cbz	x0, 115c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc8c>
     c04:	add	x1, x22, #0x8
     c08:	ldaxr	w0, [x1]
     c0c:	sub	w2, w0, #0x1
     c10:	stlxr	w3, w2, [x1]
     c14:	cbnz	w3, c08 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x738>
     c18:	cmp	w0, #0x1
     c1c:	b.eq	116c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc9c>  // b.none
     c20:	ldr	x0, [sp, #424]
     c24:	add	x1, sp, #0x1b8
     c28:	cmp	x0, x1
     c2c:	b.eq	c34 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x764>  // b.none
     c30:	bl	0 <_ZdlPv>
     c34:	add	x0, sp, #0x2a8
     c38:	bl	0 <_ZNSt6localeD1Ev>
     c3c:	add	x22, sp, #0x2b0
     c40:	mov	x0, x22
     c44:	bl	0 <_ZNSt6localeC1Ev>
     c48:	adrp	x23, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     c4c:	add	x23, x23, #0x0
     c50:	mov	w0, #0x10                  	// #16
     c54:	str	w0, [x23, #160]
     c58:	add	x24, x23, #0xa8
     c5c:	mov	x1, x22
     c60:	mov	x0, x24
     c64:	bl	0 <_ZNSt6localeC1ERKS_>
     c68:	add	x22, sp, #0xd8
     c6c:	ldr	w4, [x23, #160]
     c70:	mov	x3, x24
     c74:	adrp	x2, 148 <__tcf_0+0xbc>
     c78:	add	x2, x2, #0x0
     c7c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     c80:	add	x1, x1, #0x0
     c84:	mov	x0, x22
     c88:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     c8c:	ldr	x0, [sp, #472]
     c90:	str	x0, [x23, #176]
     c94:	ldr	x0, [sp, #480]
     c98:	str	xzr, [sp, #480]
     c9c:	str	x0, [x23, #184]
     ca0:	str	xzr, [sp, #472]
     ca4:	add	x0, x22, #0x130
     ca8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     cac:	ldr	x0, [sp, #488]
     cb0:	add	x22, x22, #0x120
     cb4:	cmp	x0, x22
     cb8:	b.eq	cc0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7f0>  // b.none
     cbc:	bl	0 <_ZdlPv>
     cc0:	ldr	x22, [sp, #480]
     cc4:	cbz	x22, cf0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x820>
     cc8:	adrp	x0, 0 <__pthread_key_create>
     ccc:	ldr	x0, [x0]
     cd0:	cbz	x0, 11c8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xcf8>
     cd4:	add	x1, x22, #0x8
     cd8:	ldaxr	w0, [x1]
     cdc:	sub	w2, w0, #0x1
     ce0:	stlxr	w3, w2, [x1]
     ce4:	cbnz	w3, cd8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x808>
     ce8:	cmp	w0, #0x1
     cec:	b.eq	11d8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd08>  // b.none
     cf0:	ldr	x0, [sp, #424]
     cf4:	add	x1, sp, #0x1b8
     cf8:	cmp	x0, x1
     cfc:	b.eq	d04 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x834>  // b.none
     d00:	bl	0 <_ZdlPv>
     d04:	add	x0, sp, #0x2b0
     d08:	bl	0 <_ZNSt6localeD1Ev>
     d0c:	add	x22, sp, #0x2b8
     d10:	mov	x0, x22
     d14:	bl	0 <_ZNSt6localeC1Ev>
     d18:	adrp	x23, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     d1c:	add	x23, x23, #0x0
     d20:	mov	w0, #0x10                  	// #16
     d24:	str	w0, [x23, #192]
     d28:	add	x24, x23, #0xc8
     d2c:	mov	x1, x22
     d30:	mov	x0, x24
     d34:	bl	0 <_ZNSt6localeC1ERKS_>
     d38:	add	x22, sp, #0xd8
     d3c:	ldr	w4, [x23, #192]
     d40:	mov	x3, x24
     d44:	adrp	x2, 180 <_ZN3lld4outsEv+0x8>
     d48:	add	x2, x2, #0x0
     d4c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     d50:	add	x1, x1, #0x0
     d54:	mov	x0, x22
     d58:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     d5c:	ldr	x0, [sp, #472]
     d60:	str	x0, [x23, #208]
     d64:	ldr	x0, [sp, #480]
     d68:	str	xzr, [sp, #480]
     d6c:	str	x0, [x23, #216]
     d70:	str	xzr, [sp, #472]
     d74:	add	x0, x22, #0x130
     d78:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     d7c:	ldr	x0, [sp, #488]
     d80:	add	x22, x22, #0x120
     d84:	cmp	x0, x22
     d88:	b.eq	d90 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8c0>  // b.none
     d8c:	bl	0 <_ZdlPv>
     d90:	ldr	x22, [sp, #480]
     d94:	cbz	x22, dc0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8f0>
     d98:	adrp	x0, 0 <__pthread_key_create>
     d9c:	ldr	x0, [x0]
     da0:	cbz	x0, 1234 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd64>
     da4:	add	x1, x22, #0x8
     da8:	ldaxr	w0, [x1]
     dac:	sub	w2, w0, #0x1
     db0:	stlxr	w3, w2, [x1]
     db4:	cbnz	w3, da8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8d8>
     db8:	cmp	w0, #0x1
     dbc:	b.eq	1244 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd74>  // b.none
     dc0:	ldr	x0, [sp, #424]
     dc4:	add	x1, sp, #0x1b8
     dc8:	cmp	x0, x1
     dcc:	b.eq	dd4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x904>  // b.none
     dd0:	bl	0 <_ZdlPv>
     dd4:	add	x0, sp, #0x2b8
     dd8:	bl	0 <_ZNSt6localeD1Ev>
     ddc:	add	x22, sp, #0x2c0
     de0:	mov	x0, x22
     de4:	bl	0 <_ZNSt6localeC1Ev>
     de8:	adrp	x23, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     dec:	add	x23, x23, #0x0
     df0:	mov	w0, #0x10                  	// #16
     df4:	str	w0, [x23, #224]
     df8:	add	x24, x23, #0xe8
     dfc:	mov	x1, x22
     e00:	mov	x0, x24
     e04:	bl	0 <_ZNSt6localeC1ERKS_>
     e08:	add	x22, sp, #0xd8
     e0c:	ldr	w4, [x23, #224]
     e10:	mov	x3, x24
     e14:	adrp	x2, 1c0 <_ZN3lld4errsEv+0x20>
     e18:	add	x2, x2, #0x0
     e1c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     e20:	add	x1, x1, #0x0
     e24:	mov	x0, x22
     e28:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     e2c:	ldr	x0, [sp, #472]
     e30:	str	x0, [x23, #240]
     e34:	ldr	x0, [sp, #480]
     e38:	str	xzr, [sp, #480]
     e3c:	str	x0, [x23, #248]
     e40:	str	xzr, [sp, #472]
     e44:	add	x0, x22, #0x130
     e48:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     e4c:	ldr	x0, [sp, #488]
     e50:	add	x22, x22, #0x120
     e54:	cmp	x0, x22
     e58:	b.eq	e60 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x990>  // b.none
     e5c:	bl	0 <_ZdlPv>
     e60:	ldr	x22, [sp, #480]
     e64:	cbz	x22, e90 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9c0>
     e68:	adrp	x0, 0 <__pthread_key_create>
     e6c:	ldr	x0, [x0]
     e70:	cbz	x0, 12a0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdd0>
     e74:	add	x1, x22, #0x8
     e78:	ldaxr	w0, [x1]
     e7c:	sub	w2, w0, #0x1
     e80:	stlxr	w3, w2, [x1]
     e84:	cbnz	w3, e78 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9a8>
     e88:	cmp	w0, #0x1
     e8c:	b.eq	12b0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xde0>  // b.none
     e90:	ldr	x0, [sp, #424]
     e94:	add	x1, sp, #0x1b8
     e98:	cmp	x0, x1
     e9c:	b.eq	ea4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9d4>  // b.none
     ea0:	bl	0 <_ZdlPv>
     ea4:	add	x0, sp, #0x2c0
     ea8:	bl	0 <_ZNSt6localeD1Ev>
     eac:	add	x22, sp, #0x2c8
     eb0:	mov	x0, x22
     eb4:	bl	0 <_ZNSt6localeC1Ev>
     eb8:	adrp	x23, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     ebc:	add	x23, x23, #0x0
     ec0:	mov	w0, #0x10                  	// #16
     ec4:	str	w0, [x23, #256]
     ec8:	add	x24, x23, #0x108
     ecc:	mov	x1, x22
     ed0:	mov	x0, x24
     ed4:	bl	0 <_ZNSt6localeC1ERKS_>
     ed8:	add	x22, sp, #0xd8
     edc:	ldr	w4, [x23, #256]
     ee0:	mov	x3, x24
     ee4:	adrp	x2, 1f8 <_ZN3lld12errorHandlerEv+0x30>
     ee8:	add	x2, x2, #0x0
     eec:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     ef0:	add	x1, x1, #0x0
     ef4:	mov	x0, x22
     ef8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     efc:	ldr	x0, [sp, #472]
     f00:	str	x0, [x23, #272]
     f04:	ldr	x0, [sp, #480]
     f08:	str	xzr, [sp, #480]
     f0c:	str	x0, [x23, #280]
     f10:	str	xzr, [sp, #472]
     f14:	add	x0, x22, #0x130
     f18:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     f1c:	ldr	x0, [sp, #488]
     f20:	add	x22, x22, #0x120
     f24:	cmp	x0, x22
     f28:	b.eq	f30 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa60>  // b.none
     f2c:	bl	0 <_ZdlPv>
     f30:	ldr	x22, [sp, #480]
     f34:	cbz	x22, f60 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa90>
     f38:	adrp	x0, 0 <__pthread_key_create>
     f3c:	ldr	x0, [x0]
     f40:	cbz	x0, 130c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe3c>
     f44:	add	x1, x22, #0x8
     f48:	ldaxr	w0, [x1]
     f4c:	sub	w2, w0, #0x1
     f50:	stlxr	w3, w2, [x1]
     f54:	cbnz	w3, f48 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa78>
     f58:	cmp	w0, #0x1
     f5c:	b.eq	131c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe4c>  // b.none
     f60:	ldr	x0, [sp, #424]
     f64:	add	x1, sp, #0x1b8
     f68:	cmp	x0, x1
     f6c:	b.eq	f74 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaa4>  // b.none
     f70:	bl	0 <_ZdlPv>
     f74:	add	x0, sp, #0x2c8
     f78:	bl	0 <_ZNSt6localeD1Ev>
     f7c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     f80:	add	x0, x0, #0x0
     f84:	add	x0, x0, #0x158
     f88:	bl	0 <__cxa_guard_release>
     f8c:	adrp	x2, 0 <__dso_handle>
     f90:	add	x2, x2, #0x0
     f94:	mov	x1, #0x0                   	// #0
     f98:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     f9c:	add	x0, x0, #0x0
     fa0:	bl	0 <__cxa_atexit>
     fa4:	ldr	x25, [sp, #64]
     fa8:	b	55c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8c>
     fac:	ldr	w0, [x22, #8]
     fb0:	sub	w1, w0, #0x1
     fb4:	str	w1, [x22, #8]
     fb8:	b	8d8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x408>
     fbc:	ldr	x0, [x22]
     fc0:	ldr	x1, [x0, #16]
     fc4:	mov	x0, x22
     fc8:	blr	x1
     fcc:	adrp	x0, 0 <__pthread_key_create>
     fd0:	ldr	x0, [x0]
     fd4:	cbz	x0, 1008 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb38>
     fd8:	add	x1, x22, #0xc
     fdc:	ldaxr	w0, [x1]
     fe0:	sub	w2, w0, #0x1
     fe4:	stlxr	w3, w2, [x1]
     fe8:	cbnz	w3, fdc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb0c>
     fec:	cmp	w0, #0x1
     ff0:	b.ne	8e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x410>  // b.any
     ff4:	ldr	x0, [x22]
     ff8:	ldr	x1, [x0, #24]
     ffc:	mov	x0, x22
    1000:	blr	x1
    1004:	b	8e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x410>
    1008:	ldr	w0, [x22, #12]
    100c:	sub	w1, w0, #0x1
    1010:	str	w1, [x22, #12]
    1014:	b	fec <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb1c>
    1018:	ldr	w0, [x22, #8]
    101c:	sub	w1, w0, #0x1
    1020:	str	w1, [x22, #8]
    1024:	b	9a8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4d8>
    1028:	ldr	x0, [x22]
    102c:	ldr	x1, [x0, #16]
    1030:	mov	x0, x22
    1034:	blr	x1
    1038:	adrp	x0, 0 <__pthread_key_create>
    103c:	ldr	x0, [x0]
    1040:	cbz	x0, 1074 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xba4>
    1044:	add	x1, x22, #0xc
    1048:	ldaxr	w0, [x1]
    104c:	sub	w2, w0, #0x1
    1050:	stlxr	w3, w2, [x1]
    1054:	cbnz	w3, 1048 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb78>
    1058:	cmp	w0, #0x1
    105c:	b.ne	9b0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4e0>  // b.any
    1060:	ldr	x0, [x22]
    1064:	ldr	x1, [x0, #24]
    1068:	mov	x0, x22
    106c:	blr	x1
    1070:	b	9b0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4e0>
    1074:	ldr	w0, [x22, #12]
    1078:	sub	w1, w0, #0x1
    107c:	str	w1, [x22, #12]
    1080:	b	1058 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb88>
    1084:	ldr	w0, [x22, #8]
    1088:	sub	w1, w0, #0x1
    108c:	str	w1, [x22, #8]
    1090:	b	a78 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5a8>
    1094:	ldr	x0, [x22]
    1098:	ldr	x1, [x0, #16]
    109c:	mov	x0, x22
    10a0:	blr	x1
    10a4:	adrp	x0, 0 <__pthread_key_create>
    10a8:	ldr	x0, [x0]
    10ac:	cbz	x0, 10e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc10>
    10b0:	add	x1, x22, #0xc
    10b4:	ldaxr	w0, [x1]
    10b8:	sub	w2, w0, #0x1
    10bc:	stlxr	w3, w2, [x1]
    10c0:	cbnz	w3, 10b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbe4>
    10c4:	cmp	w0, #0x1
    10c8:	b.ne	a80 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5b0>  // b.any
    10cc:	ldr	x0, [x22]
    10d0:	ldr	x1, [x0, #24]
    10d4:	mov	x0, x22
    10d8:	blr	x1
    10dc:	b	a80 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5b0>
    10e0:	ldr	w0, [x22, #12]
    10e4:	sub	w1, w0, #0x1
    10e8:	str	w1, [x22, #12]
    10ec:	b	10c4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbf4>
    10f0:	ldr	w0, [x22, #8]
    10f4:	sub	w1, w0, #0x1
    10f8:	str	w1, [x22, #8]
    10fc:	b	b48 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x678>
    1100:	ldr	x0, [x22]
    1104:	ldr	x1, [x0, #16]
    1108:	mov	x0, x22
    110c:	blr	x1
    1110:	adrp	x0, 0 <__pthread_key_create>
    1114:	ldr	x0, [x0]
    1118:	cbz	x0, 114c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc7c>
    111c:	add	x1, x22, #0xc
    1120:	ldaxr	w0, [x1]
    1124:	sub	w2, w0, #0x1
    1128:	stlxr	w3, w2, [x1]
    112c:	cbnz	w3, 1120 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc50>
    1130:	cmp	w0, #0x1
    1134:	b.ne	b50 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x680>  // b.any
    1138:	ldr	x0, [x22]
    113c:	ldr	x1, [x0, #24]
    1140:	mov	x0, x22
    1144:	blr	x1
    1148:	b	b50 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x680>
    114c:	ldr	w0, [x22, #12]
    1150:	sub	w1, w0, #0x1
    1154:	str	w1, [x22, #12]
    1158:	b	1130 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc60>
    115c:	ldr	w0, [x22, #8]
    1160:	sub	w1, w0, #0x1
    1164:	str	w1, [x22, #8]
    1168:	b	c18 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x748>
    116c:	ldr	x0, [x22]
    1170:	ldr	x1, [x0, #16]
    1174:	mov	x0, x22
    1178:	blr	x1
    117c:	adrp	x0, 0 <__pthread_key_create>
    1180:	ldr	x0, [x0]
    1184:	cbz	x0, 11b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xce8>
    1188:	add	x1, x22, #0xc
    118c:	ldaxr	w0, [x1]
    1190:	sub	w2, w0, #0x1
    1194:	stlxr	w3, w2, [x1]
    1198:	cbnz	w3, 118c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xcbc>
    119c:	cmp	w0, #0x1
    11a0:	b.ne	c20 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x750>  // b.any
    11a4:	ldr	x0, [x22]
    11a8:	ldr	x1, [x0, #24]
    11ac:	mov	x0, x22
    11b0:	blr	x1
    11b4:	b	c20 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x750>
    11b8:	ldr	w0, [x22, #12]
    11bc:	sub	w1, w0, #0x1
    11c0:	str	w1, [x22, #12]
    11c4:	b	119c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xccc>
    11c8:	ldr	w0, [x22, #8]
    11cc:	sub	w1, w0, #0x1
    11d0:	str	w1, [x22, #8]
    11d4:	b	ce8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x818>
    11d8:	ldr	x0, [x22]
    11dc:	ldr	x1, [x0, #16]
    11e0:	mov	x0, x22
    11e4:	blr	x1
    11e8:	adrp	x0, 0 <__pthread_key_create>
    11ec:	ldr	x0, [x0]
    11f0:	cbz	x0, 1224 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd54>
    11f4:	add	x1, x22, #0xc
    11f8:	ldaxr	w0, [x1]
    11fc:	sub	w2, w0, #0x1
    1200:	stlxr	w3, w2, [x1]
    1204:	cbnz	w3, 11f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd28>
    1208:	cmp	w0, #0x1
    120c:	b.ne	cf0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x820>  // b.any
    1210:	ldr	x0, [x22]
    1214:	ldr	x1, [x0, #24]
    1218:	mov	x0, x22
    121c:	blr	x1
    1220:	b	cf0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x820>
    1224:	ldr	w0, [x22, #12]
    1228:	sub	w1, w0, #0x1
    122c:	str	w1, [x22, #12]
    1230:	b	1208 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd38>
    1234:	ldr	w0, [x22, #8]
    1238:	sub	w1, w0, #0x1
    123c:	str	w1, [x22, #8]
    1240:	b	db8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8e8>
    1244:	ldr	x0, [x22]
    1248:	ldr	x1, [x0, #16]
    124c:	mov	x0, x22
    1250:	blr	x1
    1254:	adrp	x0, 0 <__pthread_key_create>
    1258:	ldr	x0, [x0]
    125c:	cbz	x0, 1290 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdc0>
    1260:	add	x1, x22, #0xc
    1264:	ldaxr	w0, [x1]
    1268:	sub	w2, w0, #0x1
    126c:	stlxr	w3, w2, [x1]
    1270:	cbnz	w3, 1264 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd94>
    1274:	cmp	w0, #0x1
    1278:	b.ne	dc0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8f0>  // b.any
    127c:	ldr	x0, [x22]
    1280:	ldr	x1, [x0, #24]
    1284:	mov	x0, x22
    1288:	blr	x1
    128c:	b	dc0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8f0>
    1290:	ldr	w0, [x22, #12]
    1294:	sub	w1, w0, #0x1
    1298:	str	w1, [x22, #12]
    129c:	b	1274 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xda4>
    12a0:	ldr	w0, [x22, #8]
    12a4:	sub	w1, w0, #0x1
    12a8:	str	w1, [x22, #8]
    12ac:	b	e88 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9b8>
    12b0:	ldr	x0, [x22]
    12b4:	ldr	x1, [x0, #16]
    12b8:	mov	x0, x22
    12bc:	blr	x1
    12c0:	adrp	x0, 0 <__pthread_key_create>
    12c4:	ldr	x0, [x0]
    12c8:	cbz	x0, 12fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe2c>
    12cc:	add	x1, x22, #0xc
    12d0:	ldaxr	w0, [x1]
    12d4:	sub	w2, w0, #0x1
    12d8:	stlxr	w3, w2, [x1]
    12dc:	cbnz	w3, 12d0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe00>
    12e0:	cmp	w0, #0x1
    12e4:	b.ne	e90 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9c0>  // b.any
    12e8:	ldr	x0, [x22]
    12ec:	ldr	x1, [x0, #24]
    12f0:	mov	x0, x22
    12f4:	blr	x1
    12f8:	b	e90 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9c0>
    12fc:	ldr	w0, [x22, #12]
    1300:	sub	w1, w0, #0x1
    1304:	str	w1, [x22, #12]
    1308:	b	12e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe10>
    130c:	ldr	w0, [x22, #8]
    1310:	sub	w1, w0, #0x1
    1314:	str	w1, [x22, #8]
    1318:	b	f58 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa88>
    131c:	ldr	x0, [x22]
    1320:	ldr	x1, [x0, #16]
    1324:	mov	x0, x22
    1328:	blr	x1
    132c:	adrp	x0, 0 <__pthread_key_create>
    1330:	ldr	x0, [x0]
    1334:	cbz	x0, 1368 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe98>
    1338:	add	x1, x22, #0xc
    133c:	ldaxr	w0, [x1]
    1340:	sub	w2, w0, #0x1
    1344:	stlxr	w3, w2, [x1]
    1348:	cbnz	w3, 133c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe6c>
    134c:	cmp	w0, #0x1
    1350:	b.ne	f60 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa90>  // b.any
    1354:	ldr	x0, [x22]
    1358:	ldr	x1, [x0, #24]
    135c:	mov	x0, x22
    1360:	blr	x1
    1364:	b	f60 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa90>
    1368:	ldr	w0, [x22, #12]
    136c:	sub	w1, w0, #0x1
    1370:	str	w1, [x22, #12]
    1374:	b	134c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe7c>
    1378:	ldr	x0, [sp, #88]
    137c:	cbz	x0, 1384 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xeb4>
    1380:	bl	0 <_ZdlPv>
    1384:	add	x21, x21, #0x20
    1388:	cmp	x21, x23
    138c:	b.ne	578 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa8>  // b.any
    1390:	ldr	x1, [x20, #32]
    1394:	cbz	x1, 14a0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfd0>
    1398:	ldr	x2, [x20, #40]
    139c:	add	x0, x19, #0x10
    13a0:	str	x0, [x19]
    13a4:	mov	w3, #0x0                   	// #0
    13a8:	add	x2, x1, x2
    13ac:	mov	x0, x19
    13b0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    13b4:	b	7f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x324>
    13b8:	str	x25, [sp, #64]
    13bc:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    13c0:	add	x3, x3, #0x0
    13c4:	mov	w2, #0x8f                  	// #143
    13c8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    13cc:	add	x1, x1, #0x0
    13d0:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    13d4:	add	x0, x0, #0x0
    13d8:	bl	0 <__assert_fail>
    13dc:	ldr	x1, [x2, #24]
    13e0:	ldr	x2, [x2, #32]
    13e4:	add	x0, x19, #0x10
    13e8:	str	x0, [x19]
    13ec:	mov	w3, #0x0                   	// #0
    13f0:	mov	x0, x19
    13f4:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    13f8:	b	7e8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x318>
    13fc:	ldr	x1, [x2]
    1400:	add	x0, sp, #0x78
    1404:	add	x3, x0, #0x10
    1408:	str	x3, [sp, #120]
    140c:	mov	w3, #0x0                   	// #0
    1410:	ldr	x2, [x2, #8]
    1414:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1418:	ldr	x1, [sp, #128]
    141c:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
    1420:	cmp	x1, x0
    1424:	b.ne	610 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x140>  // b.any
    1428:	str	x25, [sp, #64]
    142c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1430:	add	x0, x0, #0x0
    1434:	bl	0 <_ZSt20__throw_length_errorPKc>
    1438:	ldp	x2, x3, [x0, #16]
    143c:	stp	x2, x3, [sp, #168]
    1440:	b	648 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x178>
    1444:	ldr	x1, [x2]
    1448:	add	x0, sp, #0xb8
    144c:	add	x3, x0, #0x10
    1450:	str	x3, [sp, #184]
    1454:	mov	w3, #0x0                   	// #0
    1458:	ldr	x2, [x2, #8]
    145c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1460:	b	6ac <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1dc>
    1464:	mov	x2, #0x0                   	// #0
    1468:	mov	x1, #0x0                   	// #0
    146c:	add	x0, sp, #0xb8
    1470:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    1474:	b	704 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x234>
    1478:	ldp	x2, x3, [x0, #16]
    147c:	stp	x2, x3, [sp, #232]
    1480:	b	728 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x258>
    1484:	str	x25, [sp, #64]
    1488:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    148c:	add	x0, x0, #0x0
    1490:	bl	0 <_ZSt20__throw_length_errorPKc>
    1494:	ldp	x2, x3, [x0, #16]
    1498:	stp	x2, x3, [x19, #16]
    149c:	b	784 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2b4>
    14a0:	add	x0, x19, #0x10
    14a4:	str	x0, [x19]
    14a8:	str	xzr, [x19, #8]
    14ac:	strb	wzr, [x19, #16]
    14b0:	b	7f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x324>
    14b4:	ldrb	w0, [x2, #40]
    14b8:	cbnz	w0, 13dc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf0c>
    14bc:	add	x0, x19, #0x10
    14c0:	str	x0, [x19]
    14c4:	str	xzr, [x19, #8]
    14c8:	strb	wzr, [x19, #16]
    14cc:	b	7e8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x318>
    14d0:	ldp	x21, x22, [sp, #32]
    14d4:	ldp	x23, x24, [sp, #48]
    14d8:	b	514 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x44>

00000000000014dc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>:
    14dc:	sub	sp, sp, #0x290
    14e0:	stp	x29, x30, [sp]
    14e4:	mov	x29, sp
    14e8:	stp	x19, x20, [sp, #16]
    14ec:	mov	x19, x0
    14f0:	mov	x20, x1
    14f4:	ldrb	w0, [x0, #51]
    14f8:	cbz	w0, 1578 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9c>
    14fc:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1500:	add	x0, x0, #0x0
    1504:	add	x0, x0, #0x160
    1508:	ldarb	w0, [x0]
    150c:	tbz	w0, #0, 162c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x150>
    1510:	add	x8, sp, #0x48
    1514:	mov	x0, x20
    1518:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    151c:	str	xzr, [sp, #104]
    1520:	str	xzr, [sp, #112]
    1524:	str	xzr, [sp, #120]
    1528:	str	xzr, [sp, #128]
    152c:	ldr	x0, [sp, #72]
    1530:	mov	w4, #0x0                   	// #0
    1534:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1538:	add	x3, x3, #0x0
    153c:	add	x3, x3, #0x168
    1540:	add	x2, sp, #0x68
    1544:	ldr	x1, [sp, #80]
    1548:	add	x1, x0, x1
    154c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1550:	and	w0, w0, #0xff
    1554:	cbnz	w0, 17b8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2dc>
    1558:	ldr	x0, [sp, #104]
    155c:	cbz	x0, 1564 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x88>
    1560:	bl	0 <_ZdlPv>
    1564:	ldr	x0, [sp, #72]
    1568:	add	x1, sp, #0x58
    156c:	cmp	x0, x1
    1570:	b.eq	1578 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9c>  // b.none
    1574:	bl	0 <_ZdlPv>
    1578:	adrp	x0, 0 <__pthread_key_create>
    157c:	ldr	x0, [x0]
    1580:	cbz	x0, 1598 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xbc>
    1584:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1588:	add	x0, x0, #0x0
    158c:	add	x0, x0, #0x128
    1590:	bl	0 <pthread_mutex_lock>
    1594:	cbnz	w0, 1bd4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6f8>
    1598:	ldr	x0, [x19, #8]
    159c:	cbz	x0, 15ac <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xd0>
    15a0:	ldr	x1, [x19]
    15a4:	cmp	x0, x1
    15a8:	b.ls	1d34 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x858>  // b.plast
    15ac:	stp	x21, x22, [sp, #32]
    15b0:	bl	1a0 <_ZN3lld4errsEv>
    15b4:	mov	x21, x0
    15b8:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    15bc:	add	x0, x0, #0x0
    15c0:	ldr	x1, [x0, #392]
    15c4:	ldr	x22, [x0, #400]
    15c8:	ldr	x0, [x21, #24]
    15cc:	ldr	x2, [x21, #16]
    15d0:	sub	x2, x2, x0
    15d4:	cmp	x2, x22
    15d8:	b.cc	1be0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x704>  // b.lo, b.ul, b.last
    15dc:	cbnz	x22, 1bf4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x718>
    15e0:	add	x8, sp, #0xc8
    15e4:	mov	x1, x20
    15e8:	mov	x0, x19
    15ec:	bl	4d0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    15f0:	ldr	x2, [sp, #208]
    15f4:	ldr	x1, [sp, #200]
    15f8:	mov	x0, x21
    15fc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1600:	ldr	x2, [x0, #24]
    1604:	ldr	x1, [x0, #16]
    1608:	sub	x1, x1, x2
    160c:	cmp	x1, #0x1
    1610:	b.ls	1c0c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x730>  // b.plast
    1614:	mov	w1, #0x203a                	// #8250
    1618:	strh	w1, [x2]
    161c:	ldr	x1, [x0, #24]
    1620:	add	x1, x1, #0x2
    1624:	str	x1, [x0, #24]
    1628:	b	1c1c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x740>
    162c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1630:	add	x0, x0, #0x0
    1634:	add	x0, x0, #0x160
    1638:	bl	0 <__cxa_guard_acquire>
    163c:	cbz	w0, 1510 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x34>
    1640:	stp	x21, x22, [sp, #32]
    1644:	stp	x23, x24, [sp, #48]
    1648:	add	x21, sp, #0x288
    164c:	mov	x0, x21
    1650:	bl	0 <_ZNSt6localeC1Ev>
    1654:	adrp	x22, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1658:	add	x22, x22, #0x0
    165c:	mov	w0, #0x10                  	// #16
    1660:	str	w0, [x22, #360]
    1664:	add	x23, x22, #0x170
    1668:	mov	x1, x21
    166c:	mov	x0, x23
    1670:	bl	0 <_ZNSt6localeC1ERKS_>
    1674:	add	x21, sp, #0xc8
    1678:	ldr	w4, [x22, #360]
    167c:	mov	x3, x23
    1680:	adrp	x2, 2e0 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x30>
    1684:	add	x2, x2, #0x0
    1688:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    168c:	add	x1, x1, #0x0
    1690:	mov	x0, x21
    1694:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1698:	ldr	x0, [sp, #456]
    169c:	str	x0, [x22, #376]
    16a0:	ldr	x0, [sp, #464]
    16a4:	str	xzr, [sp, #464]
    16a8:	str	x0, [x22, #384]
    16ac:	str	xzr, [sp, #456]
    16b0:	add	x0, x21, #0x130
    16b4:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    16b8:	ldr	x0, [sp, #472]
    16bc:	add	x21, x21, #0x120
    16c0:	cmp	x0, x21
    16c4:	b.eq	16cc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1f0>  // b.none
    16c8:	bl	0 <_ZdlPv>
    16cc:	ldr	x21, [sp, #464]
    16d0:	cbz	x21, 16fc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x220>
    16d4:	adrp	x0, 0 <__pthread_key_create>
    16d8:	ldr	x0, [x0]
    16dc:	cbz	x0, 174c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x270>
    16e0:	add	x1, x21, #0x8
    16e4:	ldaxr	w0, [x1]
    16e8:	sub	w2, w0, #0x1
    16ec:	stlxr	w3, w2, [x1]
    16f0:	cbnz	w3, 16e4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x208>
    16f4:	cmp	w0, #0x1
    16f8:	b.eq	175c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x280>  // b.none
    16fc:	ldr	x0, [sp, #408]
    1700:	add	x1, sp, #0x1a8
    1704:	cmp	x0, x1
    1708:	b.eq	1710 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x234>  // b.none
    170c:	bl	0 <_ZdlPv>
    1710:	add	x0, sp, #0x288
    1714:	bl	0 <_ZNSt6localeD1Ev>
    1718:	adrp	x21, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    171c:	add	x21, x21, #0x0
    1720:	add	x0, x21, #0x160
    1724:	bl	0 <__cxa_guard_release>
    1728:	adrp	x2, 0 <__dso_handle>
    172c:	add	x2, x2, #0x0
    1730:	add	x1, x21, #0x168
    1734:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1738:	ldr	x0, [x0]
    173c:	bl	0 <__cxa_atexit>
    1740:	ldp	x21, x22, [sp, #32]
    1744:	ldp	x23, x24, [sp, #48]
    1748:	b	1510 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x34>
    174c:	ldr	w0, [x21, #8]
    1750:	sub	w1, w0, #0x1
    1754:	str	w1, [x21, #8]
    1758:	b	16f4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x218>
    175c:	ldr	x0, [x21]
    1760:	ldr	x1, [x0, #16]
    1764:	mov	x0, x21
    1768:	blr	x1
    176c:	adrp	x0, 0 <__pthread_key_create>
    1770:	ldr	x0, [x0]
    1774:	cbz	x0, 17a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2cc>
    1778:	add	x1, x21, #0xc
    177c:	ldaxr	w0, [x1]
    1780:	sub	w2, w0, #0x1
    1784:	stlxr	w3, w2, [x1]
    1788:	cbnz	w3, 177c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2a0>
    178c:	cmp	w0, #0x1
    1790:	b.ne	16fc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x220>  // b.any
    1794:	ldr	x0, [x21]
    1798:	ldr	x1, [x0, #24]
    179c:	mov	x0, x21
    17a0:	blr	x1
    17a4:	b	16fc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x220>
    17a8:	ldr	w0, [x21, #12]
    17ac:	sub	w1, w0, #0x1
    17b0:	str	w1, [x21, #12]
    17b4:	b	178c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2b0>
    17b8:	ldr	x2, [sp, #104]
    17bc:	ldr	x0, [sp, #112]
    17c0:	cmp	x2, x0
    17c4:	b.eq	1af4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x618>  // b.none
    17c8:	sub	x1, x0, x2
    17cc:	asr	x1, x1, #3
    17d0:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    17d4:	movk	x3, #0xaaab
    17d8:	mul	x1, x1, x3
    17dc:	sub	x1, x1, #0x3
    17e0:	cmp	x1, #0x1
    17e4:	b.ls	1af4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x618>  // b.plast
    17e8:	add	x0, x2, #0x18
    17ec:	ldrb	w1, [x0, #16]
    17f0:	cbnz	w1, 1afc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x620>
    17f4:	add	x0, sp, #0x98
    17f8:	str	x0, [sp, #136]
    17fc:	str	xzr, [sp, #144]
    1800:	strb	wzr, [sp, #152]
    1804:	ldr	x2, [sp, #104]
    1808:	ldr	x0, [sp, #112]
    180c:	cmp	x2, x0
    1810:	b.eq	1b1c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x640>  // b.none
    1814:	sub	x1, x0, x2
    1818:	asr	x1, x1, #3
    181c:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1820:	movk	x3, #0xaaab
    1824:	mul	x1, x1, x3
    1828:	sub	x1, x1, #0x3
    182c:	cmp	x1, #0x2
    1830:	b.ls	1b1c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x640>  // b.plast
    1834:	add	x0, x2, #0x30
    1838:	ldrb	w1, [x0, #16]
    183c:	cbnz	w1, 1b24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x648>
    1840:	add	x0, sp, #0xb8
    1844:	str	x0, [sp, #168]
    1848:	str	xzr, [sp, #176]
    184c:	strb	wzr, [sp, #184]
    1850:	ldr	x4, [sp, #144]
    1854:	ldr	x2, [sp, #176]
    1858:	add	x1, x4, x2
    185c:	ldr	x3, [sp, #136]
    1860:	add	x0, sp, #0x98
    1864:	cmp	x3, x0
    1868:	ldr	x0, [sp, #152]
    186c:	mov	x5, #0xf                   	// #15
    1870:	csel	x0, x0, x5, ne  // ne = any
    1874:	cmp	x1, x0
    1878:	b.ls	189c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3c0>  // b.plast
    187c:	add	x0, sp, #0xb8
    1880:	ldr	x5, [sp, #168]
    1884:	cmp	x5, x0
    1888:	ldr	x0, [sp, #184]
    188c:	mov	x5, #0xf                   	// #15
    1890:	csel	x0, x0, x5, ne  // ne = any
    1894:	cmp	x1, x0
    1898:	b.ls	1b44 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x668>  // b.plast
    189c:	ldr	x1, [sp, #168]
    18a0:	add	x0, sp, #0x88
    18a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    18a8:	add	x1, sp, #0xd8
    18ac:	str	x1, [sp, #200]
    18b0:	mov	x1, x0
    18b4:	ldr	x2, [x1], #16
    18b8:	cmp	x2, x1
    18bc:	b.eq	1b58 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x67c>  // b.none
    18c0:	str	x2, [sp, #200]
    18c4:	ldr	x2, [x0, #16]
    18c8:	str	x2, [sp, #216]
    18cc:	ldr	x2, [x0, #8]
    18d0:	str	x2, [sp, #208]
    18d4:	str	x1, [x0]
    18d8:	str	xzr, [x0, #8]
    18dc:	strb	wzr, [x0, #16]
    18e0:	str	xzr, [sp, #608]
    18e4:	mov	w0, #0x4                   	// #4
    18e8:	strb	w0, [sp, #616]
    18ec:	mov	w0, #0x1                   	// #1
    18f0:	strb	w0, [sp, #617]
    18f4:	add	x20, sp, #0xc8
    18f8:	str	x20, [sp, #600]
    18fc:	add	x1, sp, #0x258
    1900:	mov	x0, x19
    1904:	bl	14dc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1908:	ldr	x0, [sp, #200]
    190c:	add	x20, x20, #0x10
    1910:	cmp	x0, x20
    1914:	b.eq	191c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x440>  // b.none
    1918:	bl	0 <_ZdlPv>
    191c:	ldr	x0, [sp, #168]
    1920:	add	x1, sp, #0xb8
    1924:	cmp	x0, x1
    1928:	b.eq	1930 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x454>  // b.none
    192c:	bl	0 <_ZdlPv>
    1930:	ldr	x0, [sp, #136]
    1934:	add	x1, sp, #0x98
    1938:	cmp	x0, x1
    193c:	b.eq	1944 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x468>  // b.none
    1940:	bl	0 <_ZdlPv>
    1944:	ldr	x2, [sp, #104]
    1948:	ldr	x0, [sp, #112]
    194c:	cmp	x2, x0
    1950:	b.eq	1b64 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x688>  // b.none
    1954:	sub	x1, x0, x2
    1958:	asr	x1, x1, #3
    195c:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1960:	movk	x3, #0xaaab
    1964:	mul	x1, x1, x3
    1968:	sub	x1, x1, #0x3
    196c:	cmp	x1, #0x1
    1970:	b.ls	1b64 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x688>  // b.plast
    1974:	add	x0, x2, #0x18
    1978:	ldrb	w1, [x0, #16]
    197c:	cbnz	w1, 1b6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x690>
    1980:	add	x0, sp, #0x98
    1984:	str	x0, [sp, #136]
    1988:	str	xzr, [sp, #144]
    198c:	strb	wzr, [sp, #152]
    1990:	ldr	x2, [sp, #104]
    1994:	ldr	x0, [sp, #112]
    1998:	cmp	x2, x0
    199c:	b.eq	1b8c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6b0>  // b.none
    19a0:	sub	x1, x0, x2
    19a4:	asr	x1, x1, #3
    19a8:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    19ac:	movk	x3, #0xaaab
    19b0:	mul	x1, x1, x3
    19b4:	sub	x1, x1, #0x3
    19b8:	cmp	x1, #0x3
    19bc:	b.ls	1b8c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6b0>  // b.plast
    19c0:	add	x0, x2, #0x48
    19c4:	ldrb	w1, [x0, #16]
    19c8:	cbnz	w1, 1b94 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6b8>
    19cc:	add	x0, sp, #0xb8
    19d0:	str	x0, [sp, #168]
    19d4:	str	xzr, [sp, #176]
    19d8:	strb	wzr, [sp, #184]
    19dc:	ldr	x4, [sp, #144]
    19e0:	ldr	x2, [sp, #176]
    19e4:	add	x1, x4, x2
    19e8:	ldr	x3, [sp, #136]
    19ec:	add	x0, sp, #0x98
    19f0:	cmp	x3, x0
    19f4:	ldr	x0, [sp, #152]
    19f8:	mov	x5, #0xf                   	// #15
    19fc:	csel	x0, x0, x5, ne  // ne = any
    1a00:	cmp	x1, x0
    1a04:	b.ls	1a28 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x54c>  // b.plast
    1a08:	add	x0, sp, #0xb8
    1a0c:	ldr	x5, [sp, #168]
    1a10:	cmp	x5, x0
    1a14:	ldr	x0, [sp, #184]
    1a18:	mov	x5, #0xf                   	// #15
    1a1c:	csel	x0, x0, x5, ne  // ne = any
    1a20:	cmp	x1, x0
    1a24:	b.ls	1bb4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6d8>  // b.plast
    1a28:	ldr	x1, [sp, #168]
    1a2c:	add	x0, sp, #0x88
    1a30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    1a34:	add	x1, sp, #0xd8
    1a38:	str	x1, [sp, #200]
    1a3c:	mov	x1, x0
    1a40:	ldr	x2, [x1], #16
    1a44:	cmp	x2, x1
    1a48:	b.eq	1bc8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6ec>  // b.none
    1a4c:	str	x2, [sp, #200]
    1a50:	ldr	x2, [x0, #16]
    1a54:	str	x2, [sp, #216]
    1a58:	ldr	x2, [x0, #8]
    1a5c:	str	x2, [sp, #208]
    1a60:	str	x1, [x0]
    1a64:	str	xzr, [x0, #8]
    1a68:	strb	wzr, [x0, #16]
    1a6c:	str	xzr, [sp, #632]
    1a70:	mov	w0, #0x4                   	// #4
    1a74:	strb	w0, [sp, #640]
    1a78:	mov	w0, #0x1                   	// #1
    1a7c:	strb	w0, [sp, #641]
    1a80:	add	x20, sp, #0xc8
    1a84:	str	x20, [sp, #624]
    1a88:	add	x1, sp, #0x270
    1a8c:	mov	x0, x19
    1a90:	bl	14dc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1a94:	ldr	x0, [sp, #200]
    1a98:	add	x20, x20, #0x10
    1a9c:	cmp	x0, x20
    1aa0:	b.eq	1aa8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5cc>  // b.none
    1aa4:	bl	0 <_ZdlPv>
    1aa8:	ldr	x0, [sp, #168]
    1aac:	add	x1, sp, #0xb8
    1ab0:	cmp	x0, x1
    1ab4:	b.eq	1abc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5e0>  // b.none
    1ab8:	bl	0 <_ZdlPv>
    1abc:	ldr	x0, [sp, #136]
    1ac0:	add	x1, sp, #0x98
    1ac4:	cmp	x0, x1
    1ac8:	b.eq	1ad0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5f4>  // b.none
    1acc:	bl	0 <_ZdlPv>
    1ad0:	ldr	x0, [sp, #104]
    1ad4:	cbz	x0, 1adc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x600>
    1ad8:	bl	0 <_ZdlPv>
    1adc:	ldr	x0, [sp, #72]
    1ae0:	add	x1, sp, #0x58
    1ae4:	cmp	x0, x1
    1ae8:	b.eq	1d24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x848>  // b.none
    1aec:	bl	0 <_ZdlPv>
    1af0:	b	1d24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x848>
    1af4:	sub	x0, x0, #0x48
    1af8:	b	17ec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x310>
    1afc:	ldr	x1, [x0]
    1b00:	ldr	x2, [x0, #8]
    1b04:	add	x0, sp, #0x88
    1b08:	add	x3, x0, #0x10
    1b0c:	str	x3, [sp, #136]
    1b10:	mov	w3, #0x0                   	// #0
    1b14:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1b18:	b	1804 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x328>
    1b1c:	sub	x0, x0, #0x48
    1b20:	b	1838 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x35c>
    1b24:	ldr	x1, [x0]
    1b28:	ldr	x2, [x0, #8]
    1b2c:	add	x0, sp, #0xa8
    1b30:	add	x3, x0, #0x10
    1b34:	str	x3, [sp, #168]
    1b38:	mov	w3, #0x0                   	// #0
    1b3c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1b40:	b	1850 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x374>
    1b44:	mov	x2, #0x0                   	// #0
    1b48:	mov	x1, #0x0                   	// #0
    1b4c:	add	x0, sp, #0xa8
    1b50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    1b54:	b	18a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3cc>
    1b58:	ldp	x2, x3, [x0, #16]
    1b5c:	stp	x2, x3, [sp, #216]
    1b60:	b	18cc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3f0>
    1b64:	sub	x0, x0, #0x48
    1b68:	b	1978 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x49c>
    1b6c:	ldr	x1, [x0]
    1b70:	ldr	x2, [x0, #8]
    1b74:	add	x0, sp, #0x88
    1b78:	add	x3, x0, #0x10
    1b7c:	str	x3, [sp, #136]
    1b80:	mov	w3, #0x0                   	// #0
    1b84:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1b88:	b	1990 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4b4>
    1b8c:	sub	x0, x0, #0x48
    1b90:	b	19c4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4e8>
    1b94:	ldr	x1, [x0]
    1b98:	ldr	x2, [x0, #8]
    1b9c:	add	x0, sp, #0xa8
    1ba0:	add	x3, x0, #0x10
    1ba4:	str	x3, [sp, #168]
    1ba8:	mov	w3, #0x0                   	// #0
    1bac:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1bb0:	b	19dc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x500>
    1bb4:	mov	x2, #0x0                   	// #0
    1bb8:	mov	x1, #0x0                   	// #0
    1bbc:	add	x0, sp, #0xa8
    1bc0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    1bc4:	b	1a34 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x558>
    1bc8:	ldp	x2, x3, [x0, #16]
    1bcc:	stp	x2, x3, [sp, #216]
    1bd0:	b	1a58 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x57c>
    1bd4:	stp	x21, x22, [sp, #32]
    1bd8:	stp	x23, x24, [sp, #48]
    1bdc:	bl	0 <_ZSt20__throw_system_errori>
    1be0:	mov	x2, x22
    1be4:	mov	x0, x21
    1be8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1bec:	mov	x21, x0
    1bf0:	b	15e0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x104>
    1bf4:	mov	x2, x22
    1bf8:	bl	0 <memcpy>
    1bfc:	ldr	x0, [x21, #24]
    1c00:	add	x22, x0, x22
    1c04:	str	x22, [x21, #24]
    1c08:	b	15e0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x104>
    1c0c:	mov	x2, #0x2                   	// #2
    1c10:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1c14:	add	x1, x1, #0x0
    1c18:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1c1c:	mov	w1, #0x1                   	// #1
    1c20:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1c24:	ldr	x2, [x0, #24]
    1c28:	ldr	x1, [x0, #16]
    1c2c:	sub	x1, x1, x2
    1c30:	cmp	x1, #0x6
    1c34:	b.ls	1c60 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x784>  // b.plast
    1c38:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1c3c:	add	x1, x1, #0x0
    1c40:	ldr	w3, [x1]
    1c44:	str	w3, [x2]
    1c48:	ldur	w1, [x1, #3]
    1c4c:	stur	w1, [x2, #3]
    1c50:	ldr	x1, [x0, #24]
    1c54:	add	x1, x1, #0x7
    1c58:	str	x1, [x0, #24]
    1c5c:	b	1c70 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x794>
    1c60:	mov	x2, #0x7                   	// #7
    1c64:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1c68:	add	x1, x1, #0x0
    1c6c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1c70:	mov	w1, #0x9                   	// #9
    1c74:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1c78:	mov	x21, x0
    1c7c:	mov	x1, x0
    1c80:	mov	x0, x20
    1c84:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    1c88:	ldr	x0, [x21, #24]
    1c8c:	ldr	x1, [x21, #16]
    1c90:	cmp	x1, x0
    1c94:	b.eq	1cb0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7d4>  // b.none
    1c98:	mov	w1, #0xa                   	// #10
    1c9c:	strb	w1, [x0]
    1ca0:	ldr	x0, [x21, #24]
    1ca4:	add	x0, x0, #0x1
    1ca8:	str	x0, [x21, #24]
    1cac:	b	1cc4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7e8>
    1cb0:	mov	x2, #0x1                   	// #1
    1cb4:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1cb8:	add	x1, x1, #0x0
    1cbc:	mov	x0, x21
    1cc0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1cc4:	ldr	x0, [sp, #200]
    1cc8:	add	x1, sp, #0xd8
    1ccc:	cmp	x0, x1
    1cd0:	b.eq	1f0c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa30>  // b.none
    1cd4:	bl	0 <_ZdlPv>
    1cd8:	ldp	x21, x22, [sp, #32]
    1cdc:	mov	x0, x20
    1ce0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1ce4:	mov	x2, x0
    1ce8:	mov	x3, x1
    1cec:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1cf0:	add	x1, x1, #0x0
    1cf4:	add	x1, x1, #0x200
    1cf8:	stp	x2, x3, [x1, #-120]
    1cfc:	ldr	x0, [x19]
    1d00:	add	x0, x0, #0x1
    1d04:	str	x0, [x19]
    1d08:	adrp	x0, 0 <__pthread_key_create>
    1d0c:	ldr	x0, [x0]
    1d10:	cbz	x0, 1d24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x848>
    1d14:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1d18:	add	x0, x0, #0x0
    1d1c:	add	x0, x0, #0x128
    1d20:	bl	0 <pthread_mutex_unlock>
    1d24:	ldp	x19, x20, [sp, #16]
    1d28:	ldp	x29, x30, [sp]
    1d2c:	add	sp, sp, #0x290
    1d30:	ret
    1d34:	b.ne	1cdc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x800>  // b.any
    1d38:	stp	x21, x22, [sp, #32]
    1d3c:	bl	1a0 <_ZN3lld4errsEv>
    1d40:	mov	x22, x0
    1d44:	adrp	x2, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1d48:	add	x2, x2, #0x0
    1d4c:	ldr	x1, [x2, #392]
    1d50:	ldr	x21, [x2, #400]
    1d54:	ldr	x0, [x0, #24]
    1d58:	ldr	x2, [x22, #16]
    1d5c:	sub	x2, x2, x0
    1d60:	cmp	x2, x21
    1d64:	b.cc	1db8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8dc>  // b.lo, b.ul, b.last
    1d68:	cbnz	x21, 1dcc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8f0>
    1d6c:	add	x8, sp, #0xc8
    1d70:	mov	x1, x20
    1d74:	mov	x0, x19
    1d78:	bl	4d0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    1d7c:	ldr	x2, [sp, #208]
    1d80:	ldr	x1, [sp, #200]
    1d84:	mov	x0, x22
    1d88:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1d8c:	ldr	x2, [x0, #24]
    1d90:	ldr	x1, [x0, #16]
    1d94:	sub	x1, x1, x2
    1d98:	cmp	x1, #0x1
    1d9c:	b.ls	1de4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x908>  // b.plast
    1da0:	mov	w1, #0x203a                	// #8250
    1da4:	strh	w1, [x2]
    1da8:	ldr	x1, [x0, #24]
    1dac:	add	x1, x1, #0x2
    1db0:	str	x1, [x0, #24]
    1db4:	b	1df4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x918>
    1db8:	mov	x2, x21
    1dbc:	mov	x0, x22
    1dc0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1dc4:	mov	x22, x0
    1dc8:	b	1d6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x890>
    1dcc:	mov	x2, x21
    1dd0:	bl	0 <memcpy>
    1dd4:	ldr	x0, [x22, #24]
    1dd8:	add	x21, x0, x21
    1ddc:	str	x21, [x22, #24]
    1de0:	b	1d6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x890>
    1de4:	mov	x2, #0x2                   	// #2
    1de8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1dec:	add	x1, x1, #0x0
    1df0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1df4:	mov	w1, #0x1                   	// #1
    1df8:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1dfc:	ldr	x2, [x0, #24]
    1e00:	ldr	x1, [x0, #16]
    1e04:	sub	x1, x1, x2
    1e08:	cmp	x1, #0x6
    1e0c:	b.ls	1e38 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x95c>  // b.plast
    1e10:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1e14:	add	x1, x1, #0x0
    1e18:	ldr	w3, [x1]
    1e1c:	str	w3, [x2]
    1e20:	ldur	w1, [x1, #3]
    1e24:	stur	w1, [x2, #3]
    1e28:	ldr	x1, [x0, #24]
    1e2c:	add	x1, x1, #0x7
    1e30:	str	x1, [x0, #24]
    1e34:	b	1e48 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x96c>
    1e38:	mov	x2, #0x7                   	// #7
    1e3c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1e40:	add	x1, x1, #0x0
    1e44:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1e48:	mov	w1, #0x9                   	// #9
    1e4c:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1e50:	mov	x21, x0
    1e54:	ldr	x1, [x19, #16]
    1e58:	ldr	x22, [x19, #24]
    1e5c:	ldr	x0, [x0, #24]
    1e60:	ldr	x2, [x21, #16]
    1e64:	sub	x2, x2, x0
    1e68:	cmp	x2, x22
    1e6c:	b.cc	1e9c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9c0>  // b.lo, b.ul, b.last
    1e70:	cbnz	x22, 1eb0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9d4>
    1e74:	ldr	x0, [x21, #24]
    1e78:	ldr	x1, [x21, #16]
    1e7c:	cmp	x1, x0
    1e80:	b.eq	1ec8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9ec>  // b.none
    1e84:	mov	w1, #0xa                   	// #10
    1e88:	strb	w1, [x0]
    1e8c:	ldr	x0, [x21, #24]
    1e90:	add	x0, x0, #0x1
    1e94:	str	x0, [x21, #24]
    1e98:	b	1edc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa00>
    1e9c:	mov	x2, x22
    1ea0:	mov	x0, x21
    1ea4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1ea8:	mov	x21, x0
    1eac:	b	1e74 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x998>
    1eb0:	mov	x2, x22
    1eb4:	bl	0 <memcpy>
    1eb8:	ldr	x0, [x21, #24]
    1ebc:	add	x22, x0, x22
    1ec0:	str	x22, [x21, #24]
    1ec4:	b	1e74 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x998>
    1ec8:	mov	x2, #0x1                   	// #1
    1ecc:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1ed0:	add	x1, x1, #0x0
    1ed4:	mov	x0, x21
    1ed8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1edc:	ldr	x0, [sp, #200]
    1ee0:	add	x1, sp, #0xd8
    1ee4:	cmp	x0, x1
    1ee8:	b.eq	1ef0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa14>  // b.none
    1eec:	bl	0 <_ZdlPv>
    1ef0:	ldrb	w0, [x19, #48]
    1ef4:	cbnz	w0, 1f00 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa24>
    1ef8:	ldp	x21, x22, [sp, #32]
    1efc:	b	1cdc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x800>
    1f00:	stp	x23, x24, [sp, #48]
    1f04:	mov	w0, #0x1                   	// #1
    1f08:	bl	244 <_ZN3lld7exitLldEi>
    1f0c:	ldp	x21, x22, [sp, #32]
    1f10:	b	1cdc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x800>

0000000000001f14 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_>:
    1f14:	stp	x29, x30, [sp, #-112]!
    1f18:	mov	x29, sp
    1f1c:	stp	x19, x20, [sp, #16]
    1f20:	mov	x20, x8
    1f24:	mov	x19, x0
    1f28:	ldr	x0, [x0]
    1f2c:	ldr	x1, [x0]
    1f30:	ldr	x2, [x1, #48]
    1f34:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    1f38:	ldr	x1, [x1]
    1f3c:	blr	x2
    1f40:	and	w0, w0, #0xff
    1f44:	cbnz	w0, 1f68 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_+0x54>
    1f48:	ldr	x0, [x19]
    1f4c:	str	xzr, [x19]
    1f50:	orr	x0, x0, #0x1
    1f54:	str	x0, [x20]
    1f58:	mov	x0, x20
    1f5c:	ldp	x19, x20, [sp, #16]
    1f60:	ldp	x29, x30, [sp], #112
    1f64:	ret
    1f68:	str	x21, [sp, #32]
    1f6c:	ldr	x21, [x19]
    1f70:	str	xzr, [x19]
    1f74:	ldr	x0, [x21]
    1f78:	ldr	x2, [x0, #48]
    1f7c:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    1f80:	ldr	x1, [x1]
    1f84:	mov	x0, x21
    1f88:	blr	x2
    1f8c:	and	w0, w0, #0xff
    1f90:	cbz	w0, 2004 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_+0xf0>
    1f94:	ldr	x0, [x21]
    1f98:	add	x19, sp, #0x38
    1f9c:	mov	x8, x19
    1fa0:	ldr	x1, [x0, #24]
    1fa4:	mov	x0, x21
    1fa8:	blr	x1
    1fac:	str	xzr, [sp, #96]
    1fb0:	mov	w0, #0x4                   	// #4
    1fb4:	strb	w0, [sp, #104]
    1fb8:	mov	w0, #0x1                   	// #1
    1fbc:	strb	w0, [sp, #105]
    1fc0:	str	x19, [sp, #88]
    1fc4:	bl	1c8 <_ZN3lld12errorHandlerEv>
    1fc8:	add	x1, sp, #0x58
    1fcc:	bl	14dc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1fd0:	ldr	x0, [sp, #56]
    1fd4:	add	x19, x19, #0x10
    1fd8:	cmp	x0, x19
    1fdc:	b.eq	1fe4 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_+0xd0>  // b.none
    1fe0:	bl	0 <_ZdlPv>
    1fe4:	mov	x0, #0x1                   	// #1
    1fe8:	str	x0, [x20]
    1fec:	ldr	x0, [x21]
    1ff0:	ldr	x1, [x0, #8]
    1ff4:	mov	x0, x21
    1ff8:	blr	x1
    1ffc:	ldr	x21, [sp, #32]
    2000:	b	1f58 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_+0x44>
    2004:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2008:	add	x3, x3, #0x0
    200c:	mov	w2, #0x329                 	// #809
    2010:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2014:	add	x1, x1, #0x0
    2018:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    201c:	add	x0, x0, #0x0
    2020:	bl	0 <__assert_fail>

0000000000002024 <_ZN3lld10checkErrorEN4llvm5ErrorE>:
    2024:	stp	x29, x30, [sp, #-272]!
    2028:	mov	x29, sp
    202c:	stp	x19, x20, [sp, #16]
    2030:	ldr	x1, [x0]
    2034:	str	xzr, [x0]
    2038:	str	xzr, [sp, #176]
    203c:	ands	x1, x1, #0xfffffffffffffffe
    2040:	cset	x0, ne  // ne = any
    2044:	orr	x0, x0, x1
    2048:	str	x0, [sp, #192]
    204c:	ands	x19, x0, #0xfffffffffffffffe
    2050:	b.eq	224c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x228>  // b.none
    2054:	str	xzr, [sp, #192]
    2058:	ldr	x0, [x19]
    205c:	ldr	x2, [x0, #48]
    2060:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
    2064:	ldr	x1, [x1]
    2068:	mov	x0, x19
    206c:	blr	x2
    2070:	and	w0, w0, #0xff
    2074:	cbz	w0, 2504 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4e0>
    2078:	stp	x21, x22, [sp, #32]
    207c:	stp	x23, x24, [sp, #48]
    2080:	mov	x0, #0x1                   	// #1
    2084:	str	x0, [sp, #128]
    2088:	ldr	x21, [x19, #8]
    208c:	ldr	x23, [x19, #16]
    2090:	cmp	x21, x23
    2094:	b.eq	2208 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1e4>  // b.none
    2098:	stp	x25, x26, [sp, #64]
    209c:	add	x25, sp, #0xb8
    20a0:	add	x24, sp, #0xd8
    20a4:	adrp	x22, 0 <_ZTVN4llvm9ErrorListE>
    20a8:	ldr	x22, [x22]
    20ac:	add	x22, x22, #0x10
    20b0:	ldr	x0, [sp, #128]
    20b4:	orr	x0, x0, #0x1
    20b8:	str	x0, [sp, #232]
    20bc:	str	xzr, [sp, #128]
    20c0:	ldr	x0, [x21]
    20c4:	str	xzr, [x21]
    20c8:	str	x0, [sp, #216]
    20cc:	add	x8, sp, #0xe0
    20d0:	mov	x1, x25
    20d4:	mov	x0, x24
    20d8:	bl	1f14 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_>
    20dc:	ldr	x0, [sp, #232]
    20e0:	ands	x1, x0, #0xfffffffffffffffe
    20e4:	cset	x0, ne  // ne = any
    20e8:	orr	x0, x0, x1
    20ec:	str	x0, [sp, #232]
    20f0:	ands	x0, x0, #0xfffffffffffffffe
    20f4:	b.eq	21b8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x194>  // b.none
    20f8:	ldr	x1, [sp, #224]
    20fc:	ands	x2, x1, #0xfffffffffffffffe
    2100:	cset	x1, ne  // ne = any
    2104:	orr	x1, x1, x2
    2108:	str	x1, [sp, #224]
    210c:	tst	x1, #0xfffffffffffffffe
    2110:	b.eq	2268 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x244>  // b.none
    2114:	ldr	x1, [x0]
    2118:	ldr	x2, [x1, #48]
    211c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
    2120:	ldr	x1, [x1]
    2124:	blr	x2
    2128:	and	w0, w0, #0xff
    212c:	cbz	w0, 22bc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x298>
    2130:	ldr	x26, [sp, #232]
    2134:	and	x26, x26, #0xfffffffffffffffe
    2138:	ldr	x0, [sp, #224]
    213c:	ands	x0, x0, #0xfffffffffffffffe
    2140:	b.eq	2274 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x250>  // b.none
    2144:	ldr	x1, [x0]
    2148:	ldr	x2, [x1, #48]
    214c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
    2150:	ldr	x1, [x1]
    2154:	blr	x2
    2158:	and	w0, w0, #0xff
    215c:	cbz	w0, 2274 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x250>
    2160:	stp	x27, x28, [sp, #80]
    2164:	ldr	x28, [sp, #224]
    2168:	and	x28, x28, #0xfffffffffffffffe
    216c:	str	xzr, [sp, #224]
    2170:	ldr	x20, [x28, #8]
    2174:	ldr	x27, [x28, #16]
    2178:	cmp	x20, x27
    217c:	b.eq	219c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x178>  // b.none
    2180:	add	x26, x26, #0x8
    2184:	mov	x1, x20
    2188:	mov	x0, x26
    218c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2190:	add	x20, x20, #0x8
    2194:	cmp	x27, x20
    2198:	b.ne	2184 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x160>  // b.any
    219c:	cbz	x28, 22b4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x290>
    21a0:	ldr	x0, [x28]
    21a4:	ldr	x1, [x0, #8]
    21a8:	mov	x0, x28
    21ac:	blr	x1
    21b0:	ldp	x27, x28, [sp, #80]
    21b4:	b	22a4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x280>
    21b8:	ldr	x0, [sp, #224]
    21bc:	orr	x20, x0, #0x1
    21c0:	str	xzr, [sp, #224]
    21c4:	ldr	x0, [sp, #128]
    21c8:	cbnz	x0, 24e0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4bc>
    21cc:	orr	x0, x20, #0x1
    21d0:	str	x0, [sp, #128]
    21d4:	ldr	x0, [sp, #224]
    21d8:	cbnz	x0, 24ec <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4c8>
    21dc:	ldr	x0, [sp, #216]
    21e0:	cbz	x0, 21f0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1cc>
    21e4:	ldr	x1, [x0]
    21e8:	ldr	x1, [x1, #8]
    21ec:	blr	x1
    21f0:	ldr	x0, [sp, #232]
    21f4:	cbnz	x0, 24f8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4d4>
    21f8:	add	x21, x21, #0x8
    21fc:	cmp	x23, x21
    2200:	b.ne	20b0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x8c>  // b.any
    2204:	ldp	x25, x26, [sp, #64]
    2208:	ldr	x0, [sp, #128]
    220c:	orr	x0, x0, #0x1
    2210:	str	x0, [sp, #200]
    2214:	ldr	x0, [x19]
    2218:	ldr	x1, [x0, #8]
    221c:	mov	x0, x19
    2220:	blr	x1
    2224:	ldp	x21, x22, [sp, #32]
    2228:	ldp	x23, x24, [sp, #48]
    222c:	ldr	x0, [sp, #200]
    2230:	ands	x1, x0, #0xfffffffffffffffe
    2234:	cset	x0, ne  // ne = any
    2238:	orr	x0, x0, x1
    223c:	str	x0, [sp, #200]
    2240:	tst	x0, #0xfffffffffffffffe
    2244:	b.ne	2530 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x50c>  // b.any
    2248:	tbnz	w0, #0, 25fc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5d8>
    224c:	ldr	x0, [sp, #192]
    2250:	cbnz	x0, 2614 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5f0>
    2254:	ldr	x0, [sp, #176]
    2258:	cbnz	x0, 262c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x608>
    225c:	ldp	x19, x20, [sp, #16]
    2260:	ldp	x29, x30, [sp], #272
    2264:	ret
    2268:	orr	x20, x0, #0x1
    226c:	str	xzr, [sp, #232]
    2270:	b	21c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1a0>
    2274:	ldr	x0, [sp, #224]
    2278:	and	x0, x0, #0xfffffffffffffffe
    227c:	str	x0, [sp, #264]
    2280:	str	xzr, [sp, #224]
    2284:	add	x1, sp, #0x108
    2288:	add	x0, x26, #0x8
    228c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2290:	ldr	x0, [sp, #264]
    2294:	cbz	x0, 22a4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x280>
    2298:	ldr	x1, [x0]
    229c:	ldr	x1, [x1, #8]
    22a0:	blr	x1
    22a4:	ldr	x0, [sp, #232]
    22a8:	orr	x20, x0, #0x1
    22ac:	str	xzr, [sp, #232]
    22b0:	b	21c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1a0>
    22b4:	ldp	x27, x28, [sp, #80]
    22b8:	b	22a4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x280>
    22bc:	ldr	x0, [sp, #224]
    22c0:	ands	x0, x0, #0xfffffffffffffffe
    22c4:	b.eq	23f4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3d0>  // b.none
    22c8:	ldr	x1, [x0]
    22cc:	ldr	x2, [x1, #48]
    22d0:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
    22d4:	ldr	x1, [x1]
    22d8:	blr	x2
    22dc:	and	w0, w0, #0xff
    22e0:	cbz	w0, 23f4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3d0>
    22e4:	stp	x27, x28, [sp, #80]
    22e8:	ldr	x0, [sp, #224]
    22ec:	and	x0, x0, #0xfffffffffffffffe
    22f0:	mov	x1, x0
    22f4:	ldr	x27, [x1, #8]!
    22f8:	ldr	x3, [sp, #232]
    22fc:	and	x3, x3, #0xfffffffffffffffe
    2300:	str	x3, [sp, #256]
    2304:	str	xzr, [sp, #232]
    2308:	ldr	x2, [x1, #8]
    230c:	ldr	x1, [x1, #16]
    2310:	cmp	x2, x1
    2314:	b.eq	23e0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3bc>  // b.none
    2318:	cmp	x27, x2
    231c:	b.eq	2370 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x34c>  // b.none
    2320:	ldur	x1, [x2, #-8]
    2324:	stur	xzr, [x2, #-8]
    2328:	str	x1, [x2]
    232c:	ldr	x20, [x0, #16]
    2330:	add	x1, x20, #0x8
    2334:	str	x1, [x0, #16]
    2338:	sub	x0, x20, #0x8
    233c:	sub	x0, x0, x27
    2340:	asr	x26, x0, #3
    2344:	cmp	x0, #0x0
    2348:	b.gt	23b8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x394>
    234c:	ldr	x1, [sp, #256]
    2350:	str	xzr, [sp, #256]
    2354:	ldr	x0, [x27]
    2358:	str	x1, [x27]
    235c:	cbz	x0, 2384 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x360>
    2360:	ldr	x1, [x0]
    2364:	ldr	x1, [x1, #8]
    2368:	blr	x1
    236c:	b	2384 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x360>
    2370:	str	xzr, [sp, #256]
    2374:	str	x3, [x2]
    2378:	ldr	x1, [x0, #16]
    237c:	add	x1, x1, #0x8
    2380:	str	x1, [x0, #16]
    2384:	ldr	x0, [sp, #256]
    2388:	cbz	x0, 2398 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x374>
    238c:	ldr	x1, [x0]
    2390:	ldr	x1, [x1, #8]
    2394:	blr	x1
    2398:	ldr	x0, [sp, #224]
    239c:	orr	x20, x0, #0x1
    23a0:	str	xzr, [sp, #224]
    23a4:	ldp	x27, x28, [sp, #80]
    23a8:	b	21c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1a0>
    23ac:	sub	x26, x26, #0x1
    23b0:	cmp	x26, #0x0
    23b4:	b.le	234c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x328>
    23b8:	sub	x20, x20, #0x8
    23bc:	ldur	x1, [x20, #-8]
    23c0:	stur	xzr, [x20, #-8]
    23c4:	ldr	x0, [x20]
    23c8:	str	x1, [x20]
    23cc:	cbz	x0, 23ac <_ZN3lld10checkErrorEN4llvm5ErrorE+0x388>
    23d0:	ldr	x1, [x0]
    23d4:	ldr	x1, [x1, #8]
    23d8:	blr	x1
    23dc:	b	23ac <_ZN3lld10checkErrorEN4llvm5ErrorE+0x388>
    23e0:	add	x2, sp, #0x100
    23e4:	mov	x1, x27
    23e8:	add	x0, x0, #0x8
    23ec:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    23f0:	b	2384 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x360>
    23f4:	ldr	x0, [sp, #232]
    23f8:	and	x0, x0, #0xfffffffffffffffe
    23fc:	str	x0, [sp, #248]
    2400:	str	xzr, [sp, #232]
    2404:	ldr	x0, [sp, #224]
    2408:	and	x0, x0, #0xfffffffffffffffe
    240c:	str	x0, [sp, #240]
    2410:	str	xzr, [sp, #224]
    2414:	mov	x0, #0x20                  	// #32
    2418:	bl	0 <_Znwm>
    241c:	mov	x20, x0
    2420:	mov	x26, x0
    2424:	str	x22, [x26], #8
    2428:	str	xzr, [x0, #8]
    242c:	str	xzr, [x26, #8]
    2430:	str	xzr, [x26, #16]
    2434:	ldr	x0, [sp, #248]
    2438:	ldr	x1, [x0]
    243c:	ldr	x2, [x1, #48]
    2440:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
    2444:	ldr	x1, [x1]
    2448:	blr	x2
    244c:	and	w0, w0, #0xff
    2450:	cbnz	w0, 24bc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x498>
    2454:	ldr	x0, [sp, #240]
    2458:	ldr	x1, [x0]
    245c:	ldr	x2, [x1, #48]
    2460:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
    2464:	ldr	x1, [x1]
    2468:	blr	x2
    246c:	and	w0, w0, #0xff
    2470:	cbnz	w0, 24bc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x498>
    2474:	add	x1, sp, #0xf8
    2478:	mov	x0, x26
    247c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2480:	add	x1, sp, #0xf0
    2484:	mov	x0, x26
    2488:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    248c:	orr	x20, x20, #0x1
    2490:	ldr	x0, [sp, #240]
    2494:	cbz	x0, 24a4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x480>
    2498:	ldr	x1, [x0]
    249c:	ldr	x1, [x1, #8]
    24a0:	blr	x1
    24a4:	ldr	x0, [sp, #248]
    24a8:	cbz	x0, 21c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1a0>
    24ac:	ldr	x1, [x0]
    24b0:	ldr	x1, [x1, #8]
    24b4:	blr	x1
    24b8:	b	21c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1a0>
    24bc:	stp	x27, x28, [sp, #80]
    24c0:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    24c4:	add	x3, x3, #0x0
    24c8:	mov	w2, #0x181                 	// #385
    24cc:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    24d0:	add	x1, x1, #0x0
    24d4:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    24d8:	add	x0, x0, #0x0
    24dc:	bl	0 <__assert_fail>
    24e0:	stp	x27, x28, [sp, #80]
    24e4:	add	x0, sp, #0x80
    24e8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    24ec:	stp	x27, x28, [sp, #80]
    24f0:	add	x0, sp, #0xe0
    24f4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    24f8:	stp	x27, x28, [sp, #80]
    24fc:	add	x0, sp, #0xe8
    2500:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    2504:	str	x19, [sp, #208]
    2508:	add	x8, sp, #0xc8
    250c:	add	x1, sp, #0xb8
    2510:	add	x0, sp, #0xd0
    2514:	bl	1f14 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_>
    2518:	ldr	x0, [sp, #208]
    251c:	cbz	x0, 222c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x208>
    2520:	ldr	x1, [x0]
    2524:	ldr	x1, [x1, #8]
    2528:	blr	x1
    252c:	b	222c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x208>
    2530:	stp	x21, x22, [sp, #32]
    2534:	stp	x23, x24, [sp, #48]
    2538:	stp	x25, x26, [sp, #64]
    253c:	stp	x27, x28, [sp, #80]
    2540:	add	x1, sp, #0x60
    2544:	add	x0, sp, #0x70
    2548:	str	x0, [sp, #96]
    254c:	str	xzr, [sp, #104]
    2550:	strb	wzr, [sp, #112]
    2554:	mov	w0, #0x1                   	// #1
    2558:	str	w0, [sp, #160]
    255c:	str	xzr, [sp, #152]
    2560:	str	xzr, [sp, #144]
    2564:	str	xzr, [sp, #136]
    2568:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
    256c:	ldr	x0, [x0]
    2570:	add	x0, x0, #0x10
    2574:	str	x0, [sp, #128]
    2578:	str	x1, [sp, #168]
    257c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2580:	add	x1, x1, #0x0
    2584:	add	x0, sp, #0x80
    2588:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    258c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2590:	add	x1, x1, #0x0
    2594:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2598:	mov	x2, x0
    259c:	ldr	x1, [sp, #200]
    25a0:	ands	x0, x1, #0xfffffffffffffffe
    25a4:	b.eq	25e8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5c4>  // b.none
    25a8:	ldr	x1, [x0]
    25ac:	ldr	x3, [x1, #16]
    25b0:	mov	x1, x2
    25b4:	blr	x3
    25b8:	ldr	x1, [sp, #152]
    25bc:	ldr	x0, [sp, #136]
    25c0:	cmp	x1, x0
    25c4:	b.eq	25d0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5ac>  // b.none
    25c8:	add	x0, sp, #0x80
    25cc:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    25d0:	mov	w2, #0x2c9                 	// #713
    25d4:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    25d8:	add	x1, x1, #0x0
    25dc:	ldr	x0, [sp, #168]
    25e0:	ldr	x0, [x0]
    25e4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    25e8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    25ec:	add	x1, x1, #0x0
    25f0:	mov	x0, x2
    25f4:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    25f8:	b	25b8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x594>
    25fc:	stp	x21, x22, [sp, #32]
    2600:	stp	x23, x24, [sp, #48]
    2604:	stp	x25, x26, [sp, #64]
    2608:	stp	x27, x28, [sp, #80]
    260c:	add	x0, sp, #0xc8
    2610:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    2614:	stp	x21, x22, [sp, #32]
    2618:	stp	x23, x24, [sp, #48]
    261c:	stp	x25, x26, [sp, #64]
    2620:	stp	x27, x28, [sp, #80]
    2624:	add	x0, sp, #0xc0
    2628:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    262c:	stp	x21, x22, [sp, #32]
    2630:	stp	x23, x24, [sp, #48]
    2634:	stp	x25, x26, [sp, #64]
    2638:	stp	x27, x28, [sp, #80]
    263c:	add	x0, sp, #0xb0
    2640:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000002644 <_ZN3lld12ErrorHandler5fatalERKN4llvm5TwineE>:
    2644:	stp	x29, x30, [sp, #-16]!
    2648:	mov	x29, sp
    264c:	bl	14dc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    2650:	mov	w0, #0x1                   	// #1
    2654:	bl	244 <_ZN3lld7exitLldEi>

0000000000002658 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>:
    2658:	stp	x29, x30, [sp, #-80]!
    265c:	mov	x29, sp
    2660:	stp	x19, x20, [sp, #16]
    2664:	stp	x21, x22, [sp, #32]
    2668:	mov	x21, x0
    266c:	mov	x19, x1
    2670:	ldrb	w0, [x0, #49]
    2674:	cbnz	w0, 2714 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xbc>
    2678:	adrp	x0, 0 <__pthread_key_create>
    267c:	ldr	x0, [x0]
    2680:	cbz	x0, 2698 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x40>
    2684:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2688:	add	x0, x0, #0x0
    268c:	add	x0, x0, #0x128
    2690:	bl	0 <pthread_mutex_lock>
    2694:	cbnz	w0, 2720 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xc8>
    2698:	bl	1a0 <_ZN3lld4errsEv>
    269c:	mov	x20, x0
    26a0:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    26a4:	add	x0, x0, #0x0
    26a8:	ldr	x1, [x0, #392]
    26ac:	ldr	x22, [x0, #400]
    26b0:	ldr	x0, [x20, #24]
    26b4:	ldr	x2, [x20, #16]
    26b8:	sub	x2, x2, x0
    26bc:	cmp	x2, x22
    26c0:	b.cc	2724 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xcc>  // b.lo, b.ul, b.last
    26c4:	cbnz	x22, 2738 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xe0>
    26c8:	add	x8, sp, #0x30
    26cc:	mov	x1, x19
    26d0:	mov	x0, x21
    26d4:	bl	4d0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    26d8:	ldr	x2, [sp, #56]
    26dc:	ldr	x1, [sp, #48]
    26e0:	mov	x0, x20
    26e4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    26e8:	ldr	x2, [x0, #24]
    26ec:	ldr	x1, [x0, #16]
    26f0:	sub	x1, x1, x2
    26f4:	cmp	x1, #0x1
    26f8:	b.ls	2750 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xf8>  // b.plast
    26fc:	mov	w1, #0x203a                	// #8250
    2700:	strh	w1, [x2]
    2704:	ldr	x1, [x0, #24]
    2708:	add	x1, x1, #0x2
    270c:	str	x1, [x0, #24]
    2710:	b	2760 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x108>
    2714:	mov	x0, x21
    2718:	bl	14dc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    271c:	b	2858 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x200>
    2720:	bl	0 <_ZSt20__throw_system_errori>
    2724:	mov	x2, x22
    2728:	mov	x0, x20
    272c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2730:	mov	x20, x0
    2734:	b	26c8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x70>
    2738:	mov	x2, x22
    273c:	bl	0 <memcpy>
    2740:	ldr	x0, [x20, #24]
    2744:	add	x22, x0, x22
    2748:	str	x22, [x20, #24]
    274c:	b	26c8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x70>
    2750:	mov	x2, #0x2                   	// #2
    2754:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2758:	add	x1, x1, #0x0
    275c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2760:	mov	w1, #0x5                   	// #5
    2764:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    2768:	ldr	x2, [x0, #24]
    276c:	ldr	x1, [x0, #16]
    2770:	sub	x1, x1, x2
    2774:	cmp	x1, #0x8
    2778:	b.ls	27a4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x14c>  // b.plast
    277c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2780:	add	x1, x1, #0x0
    2784:	ldr	x3, [x1]
    2788:	str	x3, [x2]
    278c:	ldrb	w1, [x1, #8]
    2790:	strb	w1, [x2, #8]
    2794:	ldr	x1, [x0, #24]
    2798:	add	x1, x1, #0x9
    279c:	str	x1, [x0, #24]
    27a0:	b	27b4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x15c>
    27a4:	mov	x2, #0x9                   	// #9
    27a8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    27ac:	add	x1, x1, #0x0
    27b0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    27b4:	mov	w1, #0x9                   	// #9
    27b8:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    27bc:	mov	x20, x0
    27c0:	mov	x1, x0
    27c4:	mov	x0, x19
    27c8:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    27cc:	ldr	x0, [x20, #24]
    27d0:	ldr	x1, [x20, #16]
    27d4:	cmp	x1, x0
    27d8:	b.eq	27f4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x19c>  // b.none
    27dc:	mov	w1, #0xa                   	// #10
    27e0:	strb	w1, [x0]
    27e4:	ldr	x0, [x20, #24]
    27e8:	add	x0, x0, #0x1
    27ec:	str	x0, [x20, #24]
    27f0:	b	2808 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1b0>
    27f4:	mov	x2, #0x1                   	// #1
    27f8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    27fc:	add	x1, x1, #0x0
    2800:	mov	x0, x20
    2804:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2808:	ldr	x0, [sp, #48]
    280c:	add	x1, sp, #0x40
    2810:	cmp	x0, x1
    2814:	b.eq	281c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1c4>  // b.none
    2818:	bl	0 <_ZdlPv>
    281c:	mov	x0, x19
    2820:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2824:	mov	x2, x0
    2828:	mov	x3, x1
    282c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2830:	add	x1, x1, #0x0
    2834:	add	x1, x1, #0x200
    2838:	stp	x2, x3, [x1, #-120]
    283c:	adrp	x0, 0 <__pthread_key_create>
    2840:	ldr	x0, [x0]
    2844:	cbz	x0, 2858 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x200>
    2848:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    284c:	add	x0, x0, #0x0
    2850:	add	x0, x0, #0x128
    2854:	bl	0 <pthread_mutex_unlock>
    2858:	ldp	x19, x20, [sp, #16]
    285c:	ldp	x21, x22, [sp, #32]
    2860:	ldp	x29, x30, [sp], #80
    2864:	ret

0000000000002868 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE>:
    2868:	stp	x29, x30, [sp, #-320]!
    286c:	mov	x29, sp
    2870:	stp	x19, x20, [sp, #16]
    2874:	mov	x19, x0
    2878:	add	x1, sp, #0x68
    287c:	add	x0, sp, #0x78
    2880:	str	x0, [sp, #104]
    2884:	str	wzr, [sp, #112]
    2888:	mov	w0, #0x80                  	// #128
    288c:	str	w0, [sp, #116]
    2890:	mov	w0, #0x1                   	// #1
    2894:	str	w0, [sp, #88]
    2898:	str	xzr, [sp, #80]
    289c:	str	xzr, [sp, #72]
    28a0:	str	xzr, [sp, #64]
    28a4:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
    28a8:	ldr	x0, [x0]
    28ac:	add	x0, x0, #0x10
    28b0:	str	x0, [sp, #56]
    28b4:	str	x1, [sp, #96]
    28b8:	add	x20, sp, #0x38
    28bc:	mov	w3, #0x0                   	// #0
    28c0:	mov	x2, #0x0                   	// #0
    28c4:	mov	x1, #0x0                   	// #0
    28c8:	mov	x0, x20
    28cc:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
    28d0:	adrp	x0, 0 <_ZTVN4llvm27DiagnosticPrinterRawOStreamE>
    28d4:	ldr	x0, [x0]
    28d8:	add	x0, x0, #0x10
    28dc:	str	x0, [sp, #40]
    28e0:	str	x20, [sp, #48]
    28e4:	ldr	x0, [x19]
    28e8:	ldr	x2, [x0, #24]
    28ec:	add	x1, sp, #0x28
    28f0:	mov	x0, x19
    28f4:	blr	x2
    28f8:	ldrb	w0, [x19, #12]
    28fc:	cmp	w0, #0x1
    2900:	b.eq	29a4 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x13c>  // b.none
    2904:	b.ls	2944 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xdc>  // b.plast
    2908:	sub	w0, w0, #0x2
    290c:	and	w0, w0, #0xff
    2910:	cmp	w0, #0x1
    2914:	b.hi	296c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x104>  // b.pmore
    2918:	str	xzr, [sp, #304]
    291c:	mov	w0, #0x6                   	// #6
    2920:	strb	w0, [sp, #312]
    2924:	mov	w0, #0x1                   	// #1
    2928:	strb	w0, [sp, #313]
    292c:	add	x0, sp, #0x68
    2930:	str	x0, [sp, #296]
    2934:	bl	1c8 <_ZN3lld12errorHandlerEv>
    2938:	add	x1, sp, #0x128
    293c:	bl	40c <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
    2940:	b	296c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x104>
    2944:	str	xzr, [sp, #256]
    2948:	mov	w0, #0x6                   	// #6
    294c:	strb	w0, [sp, #264]
    2950:	mov	w0, #0x1                   	// #1
    2954:	strb	w0, [sp, #265]
    2958:	add	x0, sp, #0x68
    295c:	str	x0, [sp, #248]
    2960:	bl	1c8 <_ZN3lld12errorHandlerEv>
    2964:	add	x1, sp, #0xf8
    2968:	bl	14dc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    296c:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
    2970:	ldr	x0, [x0]
    2974:	add	x0, x0, #0x10
    2978:	str	x0, [sp, #56]
    297c:	add	x0, sp, #0x38
    2980:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
    2984:	ldr	x0, [sp, #104]
    2988:	add	x1, sp, #0x78
    298c:	cmp	x0, x1
    2990:	b.eq	2998 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x130>  // b.none
    2994:	bl	0 <free>
    2998:	ldp	x19, x20, [sp, #16]
    299c:	ldp	x29, x30, [sp], #320
    29a0:	ret
    29a4:	str	xzr, [sp, #280]
    29a8:	mov	w0, #0x6                   	// #6
    29ac:	strb	w0, [sp, #288]
    29b0:	mov	w0, #0x1                   	// #1
    29b4:	strb	w0, [sp, #289]
    29b8:	add	x0, sp, #0x68
    29bc:	str	x0, [sp, #272]
    29c0:	bl	1c8 <_ZN3lld12errorHandlerEv>
    29c4:	add	x1, sp, #0x110
    29c8:	bl	2658 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
    29cc:	b	296c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x104>

Disassembly of section .text._ZN3lld12ErrorHandlerD2Ev:

0000000000000000 <_ZN3lld12ErrorHandlerD1Ev>:
   0:	ldr	x0, [x0, #56]
   4:	cbz	x0, 24 <_ZN3lld12ErrorHandlerD1Ev+0x24>
   8:	stp	x29, x30, [sp, #-16]!
   c:	mov	x29, sp
  10:	ldr	x1, [x0]
  14:	ldr	x1, [x1, #40]
  18:	blr	x1
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldr	x1, [x1]
  2c:	str	x1, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldr	x1, [x1]
  2c:	str	x1, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldr	x1, [x1]
  2c:	str	x1, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x1]
   4:	cmp	w0, #0xd
   8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   c:	cset	w0, ne  // ne = any
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x1]
   4:	cmp	w0, #0xd
   8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   c:	cset	w0, ne  // ne = any
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldr	x1, [x1]
  2c:	str	x1, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldr	x1, [x1]
  2c:	str	x1, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldr	x1, [x1]
  2c:	str	x1, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	ldrb	w0, [x0, #1]
   8:	cmp	w1, w0
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldrh	w1, [x1]
  2c:	strh	w1, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	ldrb	w0, [x0, #8]
   8:	cmp	w1, w0
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldp	x2, x3, [x1]
  2c:	stp	x2, x3, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldp	x2, x3, [x1]
  2c:	stp	x2, x3, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	str	x1, [x0]
  24:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>
  28:	ldp	x2, x3, [x1]
  2c:	stp	x2, x3, [x0]
  30:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w2, [x1]
   4:	ldr	x1, [x0]
   8:	add	x1, x1, #0x78
   c:	ubfx	x3, x2, #6, #2
  10:	mov	x0, #0x1                   	// #1
  14:	lsl	x0, x0, x2
  18:	ldr	x1, [x1, x3, lsl #3]
  1c:	tst	x0, x1
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w2, [x1]
   4:	ldr	x1, [x0]
   8:	add	x1, x1, #0x80
   c:	ubfx	x3, x2, #6, #2
  10:	mov	x0, #0x1                   	// #1
  14:	lsl	x0, x0, x2
  18:	ldr	x1, [x1, x3, lsl #3]
  1c:	tst	x0, x1
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w2, [x1]
   4:	ldr	x1, [x0]
   8:	add	x1, x1, #0x80
   c:	ubfx	x3, x2, #6, #2
  10:	mov	x0, #0x1                   	// #1
  14:	lsl	x0, x0, x2
  18:	ldr	x1, [x1, x3, lsl #3]
  1c:	tst	x0, x1
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w2, [x1]
   4:	ldr	x1, [x0]
   8:	add	x1, x1, #0x80
   c:	ubfx	x3, x2, #6, #2
  10:	mov	x0, #0x1                   	// #1
  14:	lsl	x0, x0, x2
  18:	ldr	x1, [x1, x3, lsl #3]
  1c:	tst	x0, x1
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED1Ev>:
   0:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	ldrb	w19, [x1]
  10:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  14:	ldr	x0, [x0]
  18:	ldarb	w0, [x0]
  1c:	tbz	w0, #0, 40 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x40>
  20:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  24:	ldr	x0, [x0]
  28:	ldrb	w0, [x0]
  2c:	cmp	w0, w19
  30:	cset	w0, ne  // ne = any
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  44:	ldr	x0, [x0]
  48:	bl	0 <__cxa_guard_acquire>
  4c:	cbz	w0, 20 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x20>
  50:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  54:	ldr	x0, [x0]
  58:	strb	wzr, [x0]
  5c:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  60:	ldr	x0, [x0]
  64:	bl	0 <__cxa_guard_release>
  68:	b	20 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x20>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	ldrb	w19, [x1]
  10:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  14:	ldr	x0, [x0]
  18:	ldarb	w0, [x0]
  1c:	tbz	w0, #0, 40 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x40>
  20:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  24:	ldr	x0, [x0]
  28:	ldrb	w0, [x0]
  2c:	cmp	w0, w19
  30:	cset	w0, ne  // ne = any
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  44:	ldr	x0, [x0]
  48:	bl	0 <__cxa_guard_acquire>
  4c:	cbz	w0, 20 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x20>
  50:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  54:	ldr	x0, [x0]
  58:	strb	wzr, [x0]
  5c:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  60:	ldr	x0, [x0]
  64:	bl	0 <__cxa_guard_release>
  68:	b	20 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x20>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, #0x68                  	// #104
   c:	bl	0 <_ZdlPvm>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZdlPv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	add	x0, x0, #0x60
  18:	bl	0 <_ZNSt6localeD1Ev>
  1c:	ldr	x20, [x19, #72]
  20:	ldr	x21, [x19, #80]
  24:	cmp	x20, x21
  28:	b.eq	68 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x68>  // b.none
  2c:	mov	w22, #0x3                   	// #3
  30:	b	40 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x40>
  34:	add	x20, x20, #0x30
  38:	cmp	x21, x20
  3c:	b.eq	68 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x68>  // b.none
  40:	ldr	w0, [x20]
  44:	cmp	w0, #0xb
  48:	b.ne	34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x34>  // b.any
  4c:	ldr	x3, [x20, #32]
  50:	cbz	x3, 34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x34>
  54:	add	x0, x20, #0x10
  58:	mov	w2, w22
  5c:	mov	x1, x0
  60:	blr	x3
  64:	b	34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x34>
  68:	ldr	x0, [x19, #72]
  6c:	cbz	x0, 74 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x74>
  70:	bl	0 <_ZdlPv>
  74:	ldr	x0, [x19, #16]
  78:	cbz	x0, 80 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x80>
  7c:	bl	0 <_ZdlPv>
  80:	ldp	x19, x20, [sp, #16]
  84:	ldp	x21, x22, [sp, #32]
  88:	ldp	x29, x30, [sp], #48
  8c:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	add	x19, x0, #0x10
  10:	adrp	x0, 0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
  14:	ldr	x0, [x0]
  18:	cmp	x1, x0
  1c:	b.eq	30 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x30>  // b.none
  20:	mov	x0, x1
  24:	bl	0 <_ZNSt19_Sp_make_shared_tag5_S_eqERKSt9type_info>
  28:	ands	w0, w0, #0xff
  2c:	csel	x19, x19, xzr, ne  // ne = any
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	ldrb	w20, [x1]
  18:	ldr	x0, [x0]
  1c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  20:	ldr	x1, [x0]
  24:	ldr	x2, [x1, #32]
  28:	mov	w1, w20
  2c:	blr	x2
  30:	and	w20, w0, #0xff
  34:	ldr	x0, [x19]
  38:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  3c:	ldr	x1, [x0]
  40:	ldr	x2, [x1, #32]
  44:	mov	w1, #0xa                   	// #10
  48:	blr	x2
  4c:	and	w21, w0, #0xff
  50:	ldr	x0, [x19]
  54:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  58:	ldr	x1, [x0]
  5c:	ldr	x2, [x1, #32]
  60:	mov	w1, #0xd                   	// #13
  64:	blr	x2
  68:	and	w0, w0, #0xff
  6c:	cmp	w21, w20
  70:	ccmp	w0, w20, #0x4, ne  // ne = any
  74:	cset	w0, ne  // ne = any
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	ldrb	w20, [x1]
  18:	ldr	x0, [x0]
  1c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  20:	ldr	x1, [x0]
  24:	ldr	x2, [x1, #32]
  28:	mov	w1, w20
  2c:	blr	x2
  30:	and	w20, w0, #0xff
  34:	ldr	x0, [x19]
  38:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  3c:	ldr	x1, [x0]
  40:	ldr	x2, [x1, #32]
  44:	mov	w1, #0xa                   	// #10
  48:	blr	x2
  4c:	and	w21, w0, #0xff
  50:	ldr	x0, [x19]
  54:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  58:	ldr	x1, [x0]
  5c:	ldr	x2, [x1, #32]
  60:	mov	w1, #0xd                   	// #13
  64:	blr	x2
  68:	and	w0, w0, #0xff
  6c:	cmp	w21, w20
  70:	ccmp	w0, w20, #0x4, ne  // ne = any
  74:	cset	w0, ne  // ne = any
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldrb	w20, [x1]
  10:	ldrb	w19, [x0, #8]
  14:	ldr	x0, [x0]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x1, [x0]
  20:	ldr	x2, [x1, #32]
  24:	mov	w1, w20
  28:	blr	x2
  2c:	cmp	w19, w0, uxtb
  30:	cset	w0, eq  // eq = none
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldrb	w20, [x1]
  10:	ldrb	w19, [x0, #8]
  14:	ldr	x0, [x0]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x1, [x0]
  20:	ldr	x2, [x1, #32]
  24:	mov	w1, w20
  28:	blr	x2
  2c:	cmp	w19, w0, uxtb
  30:	cset	w0, eq  // eq = none
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0, #24]
  14:	cbz	x20, 40 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x40>
  18:	adrp	x0, 0 <__pthread_key_create>
  1c:	ldr	x0, [x0]
  20:	cbz	x0, 54 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x54>
  24:	add	x1, x20, #0x8
  28:	ldaxr	w0, [x1]
  2c:	sub	w2, w0, #0x1
  30:	stlxr	w3, w2, [x1]
  34:	cbnz	w3, 28 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x28>
  38:	cmp	w0, #0x1
  3c:	b.eq	64 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x64>  // b.none
  40:	add	x0, x19, #0x8
  44:	bl	0 <_ZNSt6localeD1Ev>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret
  54:	ldr	w0, [x20, #8]
  58:	sub	w1, w0, #0x1
  5c:	str	w1, [x20, #8]
  60:	b	38 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x38>
  64:	ldr	x0, [x20]
  68:	ldr	x1, [x0, #16]
  6c:	mov	x0, x20
  70:	blr	x1
  74:	adrp	x0, 0 <__pthread_key_create>
  78:	ldr	x0, [x0]
  7c:	cbz	x0, b0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0xb0>
  80:	add	x1, x20, #0xc
  84:	ldaxr	w0, [x1]
  88:	sub	w2, w0, #0x1
  8c:	stlxr	w3, w2, [x1]
  90:	cbnz	w3, 84 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x84>
  94:	cmp	w0, #0x1
  98:	b.ne	40 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x40>  // b.any
  9c:	ldr	x0, [x20]
  a0:	ldr	x1, [x0, #24]
  a4:	mov	x0, x20
  a8:	blr	x1
  ac:	b	40 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x40>
  b0:	ldr	w0, [x20, #12]
  b4:	sub	w1, w0, #0x1
  b8:	str	w1, [x20, #12]
  bc:	b	94 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x94>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w20, [x1]
  14:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  18:	ldr	x0, [x0]
  1c:	ldarb	w0, [x0]
  20:	tbz	w0, #0, 5c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x5c>
  24:	ldr	x0, [x19]
  28:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  2c:	ldr	x1, [x0]
  30:	ldr	x2, [x1, #32]
  34:	mov	w1, w20
  38:	blr	x2
  3c:	adrp	x1, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  40:	ldr	x1, [x1]
  44:	ldrb	w1, [x1]
  48:	cmp	w1, w0, uxtb
  4c:	cset	w0, ne  // ne = any
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  60:	ldr	x0, [x0]
  64:	bl	0 <__cxa_guard_acquire>
  68:	cbz	w0, 24 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x24>
  6c:	ldr	x0, [x19]
  70:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  74:	ldr	x1, [x0]
  78:	ldr	x2, [x1, #32]
  7c:	mov	w1, #0x0                   	// #0
  80:	blr	x2
  84:	adrp	x1, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  88:	ldr	x1, [x1]
  8c:	strb	w0, [x1]
  90:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  94:	ldr	x0, [x0]
  98:	bl	0 <__cxa_guard_release>
  9c:	b	24 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x24>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w20, [x1]
  14:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  18:	ldr	x0, [x0]
  1c:	ldarb	w0, [x0]
  20:	tbz	w0, #0, 5c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x5c>
  24:	ldr	x0, [x19]
  28:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  2c:	ldr	x1, [x0]
  30:	ldr	x2, [x1, #32]
  34:	mov	w1, w20
  38:	blr	x2
  3c:	adrp	x1, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  40:	ldr	x1, [x1]
  44:	ldrb	w1, [x1]
  48:	cmp	w1, w0, uxtb
  4c:	cset	w0, ne  // ne = any
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  60:	ldr	x0, [x0]
  64:	bl	0 <__cxa_guard_acquire>
  68:	cbz	w0, 24 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x24>
  6c:	ldr	x0, [x19]
  70:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  74:	ldr	x1, [x0]
  78:	ldr	x2, [x1, #32]
  7c:	mov	w1, #0x0                   	// #0
  80:	blr	x2
  84:	adrp	x1, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  88:	ldr	x1, [x1]
  8c:	strb	w0, [x1]
  90:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  94:	ldr	x0, [x0]
  98:	bl	0 <__cxa_guard_release>
  9c:	b	24 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x24>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	ldr	x1, [x19, #184]
  18:	cmp	x0, x1
  1c:	b.eq	12c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x12c>  // b.none
  20:	stp	x21, x22, [sp, #32]
  24:	add	x1, x0, #0x1
  28:	str	x1, [x19, #176]
  2c:	ldrb	w20, [x0]
  30:	ldr	x21, [x19, #192]
  34:	add	x0, x21, w20, sxtw
  38:	ldrb	w3, [x0, #313]
  3c:	cbnz	w3, 68 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x68>
  40:	ldr	x0, [x21]
  44:	ldr	x3, [x0, #64]
  48:	mov	w2, #0x0                   	// #0
  4c:	mov	w1, w20
  50:	mov	x0, x21
  54:	blr	x3
  58:	ands	w3, w0, #0xff
  5c:	b.eq	68 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x68>  // b.none
  60:	add	x21, x21, w20, sxtw
  64:	strb	w0, [x21, #313]
  68:	ldr	x2, [x19, #152]
  6c:	ldrb	w1, [x2]
  70:	cbz	w1, 84 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x84>
  74:	cmp	w3, w1
  78:	b.eq	140 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x140>  // b.none
  7c:	ldrb	w1, [x2, #2]!
  80:	cbnz	w1, 74 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x74>
  84:	cmp	w20, #0x62
  88:	b.eq	154 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x154>  // b.none
  8c:	cmp	w20, #0x42
  90:	b.eq	1a8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1a8>  // b.none
  94:	and	w0, w20, #0xffffffdf
  98:	and	w0, w0, #0xff
  9c:	cmp	w0, #0x44
  a0:	b.eq	1cc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1cc>  // b.none
  a4:	and	w0, w20, #0xfffffffb
  a8:	and	w0, w0, #0xff
  ac:	cmp	w0, #0x53
  b0:	mov	w1, #0x73                  	// #115
  b4:	ccmp	w0, w1, #0x4, ne  // ne = any
  b8:	b.eq	1cc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1cc>  // b.none
  bc:	cmp	w20, #0x63
  c0:	b.eq	1f0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1f0>  // b.none
  c4:	cmp	w20, #0x78
  c8:	mov	w0, #0x75                  	// #117
  cc:	ccmp	w20, w0, #0x4, ne  // ne = any
  d0:	b.eq	23c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x23c>  // b.none
  d4:	ldr	x1, [x19, #192]
  d8:	and	x0, x20, #0xff
  dc:	ldr	x1, [x1, #48]
  e0:	ldrh	w0, [x1, x0, lsl #1]
  e4:	tbz	w0, #11, 3d0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x3d0>
  e8:	stp	x23, x24, [sp, #48]
  ec:	add	x23, x19, #0xc8
  f0:	mov	w4, w20
  f4:	mov	x3, #0x1                   	// #1
  f8:	ldr	x2, [x23, #8]
  fc:	mov	x1, #0x0                   	// #0
 100:	mov	x0, x23
 104:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 108:	ldr	x0, [x19, #176]
 10c:	ldr	x1, [x19, #184]
 110:	cmp	x0, x1
 114:	b.eq	330 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x330>  // b.none
 118:	stp	x25, x26, [sp, #64]
 11c:	add	x22, x19, #0xd8
 120:	mov	x26, #0xf                   	// #15
 124:	mov	x24, #0x1                   	// #1
 128:	b	36c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x36c>
 12c:	stp	x21, x22, [sp, #32]
 130:	stp	x23, x24, [sp, #48]
 134:	stp	x25, x26, [sp, #64]
 138:	stp	x27, x28, [sp, #80]
 13c:	bl	0 <abort>
 140:	cmp	w20, #0x62
 144:	b.ne	178 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x178>  // b.any
 148:	ldr	w0, [x19, #136]
 14c:	cmp	w0, #0x2
 150:	b.eq	178 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x178>  // b.none
 154:	mov	w0, #0x18                  	// #24
 158:	str	w0, [x19, #144]
 15c:	add	x0, x19, #0xc8
 160:	mov	w4, #0x70                  	// #112
 164:	mov	x3, #0x1                   	// #1
 168:	ldr	x2, [x0, #8]
 16c:	mov	x1, #0x0                   	// #0
 170:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 174:	b	198 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x198>
 178:	mov	w0, #0x1                   	// #1
 17c:	str	w0, [x19, #144]
 180:	add	x0, x19, #0xc8
 184:	ldrb	w4, [x2, #1]
 188:	mov	x3, #0x1                   	// #1
 18c:	ldr	x2, [x0, #8]
 190:	mov	x1, #0x0                   	// #0
 194:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 198:	ldp	x21, x22, [sp, #32]
 19c:	ldp	x19, x20, [sp, #16]
 1a0:	ldp	x29, x30, [sp], #96
 1a4:	ret
 1a8:	mov	w0, #0x18                  	// #24
 1ac:	str	w0, [x19, #144]
 1b0:	add	x0, x19, #0xc8
 1b4:	mov	w4, #0x6e                  	// #110
 1b8:	mov	x3, #0x1                   	// #1
 1bc:	ldr	x2, [x0, #8]
 1c0:	mov	x1, #0x0                   	// #0
 1c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 1c8:	b	198 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x198>
 1cc:	mov	w0, #0xe                   	// #14
 1d0:	str	w0, [x19, #144]
 1d4:	add	x0, x19, #0xc8
 1d8:	mov	w4, w20
 1dc:	mov	x3, #0x1                   	// #1
 1e0:	ldr	x2, [x0, #8]
 1e4:	mov	x1, #0x0                   	// #0
 1e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 1ec:	b	198 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x198>
 1f0:	ldr	x1, [x19, #176]
 1f4:	ldr	x0, [x19, #184]
 1f8:	cmp	x1, x0
 1fc:	b.eq	22c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x22c>  // b.none
 200:	mov	w0, #0x1                   	// #1
 204:	str	w0, [x19, #144]
 208:	add	x0, x1, #0x1
 20c:	str	x0, [x19, #176]
 210:	add	x0, x19, #0xc8
 214:	ldrb	w4, [x1]
 218:	mov	x3, #0x1                   	// #1
 21c:	ldr	x2, [x0, #8]
 220:	mov	x1, #0x0                   	// #0
 224:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 228:	b	198 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x198>
 22c:	stp	x23, x24, [sp, #48]
 230:	stp	x25, x26, [sp, #64]
 234:	stp	x27, x28, [sp, #80]
 238:	bl	0 <abort>
 23c:	stp	x23, x24, [sp, #48]
 240:	stp	x25, x26, [sp, #64]
 244:	stp	x27, x28, [sp, #80]
 248:	add	x25, x19, #0xc8
 24c:	str	xzr, [x25, #8]
 250:	ldr	x0, [x19, #200]
 254:	strb	wzr, [x0]
 258:	cmp	w20, #0x78
 25c:	mov	w23, #0x2                   	// #2
 260:	mov	w0, #0x4                   	// #4
 264:	csel	w23, w23, w0, eq  // eq = none
 268:	mov	w22, #0x0                   	// #0
 26c:	add	x24, x19, #0xd8
 270:	mov	x28, #0xf                   	// #15
 274:	mov	x26, #0x1                   	// #1
 278:	b	2a8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2a8>
 27c:	bl	0 <abort>
 280:	mov	x0, x28
 284:	b	2f0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2f0>
 288:	ldr	x0, [x19, #200]
 28c:	strb	w27, [x0, x21]
 290:	str	x20, [x19, #208]
 294:	ldr	x0, [x19, #200]
 298:	strb	wzr, [x0, x20]
 29c:	add	w22, w22, #0x1
 2a0:	cmp	w23, w22
 2a4:	b.eq	314 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x314>  // b.none
 2a8:	ldr	x0, [x19, #176]
 2ac:	ldr	x1, [x19, #184]
 2b0:	cmp	x0, x1
 2b4:	b.eq	27c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x27c>  // b.none
 2b8:	ldr	x1, [x19, #192]
 2bc:	ldrb	w2, [x0]
 2c0:	ldr	x1, [x1, #48]
 2c4:	ldrh	w1, [x1, x2, lsl #1]
 2c8:	tbz	w1, #12, 27c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x27c>
 2cc:	add	x1, x0, #0x1
 2d0:	str	x1, [x19, #176]
 2d4:	ldrb	w27, [x0]
 2d8:	ldr	x21, [x19, #208]
 2dc:	add	x20, x21, #0x1
 2e0:	ldr	x0, [x19, #200]
 2e4:	cmp	x0, x24
 2e8:	b.eq	280 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x280>  // b.none
 2ec:	ldr	x0, [x19, #216]
 2f0:	cmp	x20, x0
 2f4:	b.ls	288 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x288>  // b.plast
 2f8:	mov	x4, x26
 2fc:	mov	x3, #0x0                   	// #0
 300:	mov	x2, #0x0                   	// #0
 304:	mov	x1, x21
 308:	mov	x0, x25
 30c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 310:	b	288 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x288>
 314:	mov	w0, #0x3                   	// #3
 318:	str	w0, [x19, #144]
 31c:	ldp	x23, x24, [sp, #48]
 320:	ldp	x25, x26, [sp, #64]
 324:	ldp	x27, x28, [sp, #80]
 328:	b	198 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x198>
 32c:	ldp	x25, x26, [sp, #64]
 330:	mov	w0, #0x4                   	// #4
 334:	str	w0, [x19, #144]
 338:	ldp	x23, x24, [sp, #48]
 33c:	b	198 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x198>
 340:	mov	x0, x26
 344:	b	3a4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x3a4>
 348:	ldr	x0, [x19, #200]
 34c:	strb	w25, [x0, x21]
 350:	str	x20, [x19, #208]
 354:	ldr	x0, [x19, #200]
 358:	strb	wzr, [x0, x20]
 35c:	ldr	x0, [x19, #176]
 360:	ldr	x1, [x19, #184]
 364:	cmp	x0, x1
 368:	b.eq	3c8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x3c8>  // b.none
 36c:	ldr	x1, [x19, #192]
 370:	ldrb	w2, [x0]
 374:	ldr	x1, [x1, #48]
 378:	ldrh	w1, [x1, x2, lsl #1]
 37c:	tbz	w1, #11, 32c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x32c>
 380:	add	x1, x0, #0x1
 384:	str	x1, [x19, #176]
 388:	ldrb	w25, [x0]
 38c:	ldr	x21, [x19, #208]
 390:	add	x20, x21, #0x1
 394:	ldr	x0, [x19, #200]
 398:	cmp	x0, x22
 39c:	b.eq	340 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x340>  // b.none
 3a0:	ldr	x0, [x19, #216]
 3a4:	cmp	x20, x0
 3a8:	b.ls	348 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x348>  // b.plast
 3ac:	mov	x4, x24
 3b0:	mov	x3, #0x0                   	// #0
 3b4:	mov	x2, #0x0                   	// #0
 3b8:	mov	x1, x21
 3bc:	mov	x0, x23
 3c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 3c4:	b	348 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x348>
 3c8:	ldp	x25, x26, [sp, #64]
 3cc:	b	330 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x330>
 3d0:	mov	w0, #0x1                   	// #1
 3d4:	str	w0, [x19, #144]
 3d8:	add	x0, x19, #0xc8
 3dc:	mov	w4, w20
 3e0:	mov	x3, #0x1                   	// #1
 3e4:	ldr	x2, [x0, #8]
 3e8:	mov	x1, #0x0                   	// #0
 3ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 3f0:	b	198 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x198>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  14:	str	x21, [sp, #32]
  18:	mov	x20, x1
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldr	x0, [x19, #24]
  2c:	ldr	x1, [x19, #16]
  30:	sub	x1, x1, x0
  34:	cmp	x21, x1
  38:	b.hi	60 <_ZN4llvm11raw_ostreamlsEPKc+0x60>  // b.pmore
  3c:	cbz	x21, 88 <_ZN4llvm11raw_ostreamlsEPKc+0x88>
  40:	mov	x2, x21
  44:	mov	x1, x20
  48:	bl	0 <memcpy>
  4c:	ldr	x0, [x19, #24]
  50:	add	x21, x0, x21
  54:	str	x21, [x19, #24]
  58:	ldr	x21, [sp, #32]
  5c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	mov	x0, x19
  6c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  70:	mov	x19, x0
  74:	ldr	x21, [sp, #32]
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	ldr	x21, [sp, #32]
  8c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x24, x0
  20:	mov	x19, x2
  24:	ldr	x21, [x0, #8]
  28:	ldr	x25, [x0]
  2c:	sub	x0, x21, x25
  30:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  34:	cmp	x2, x0, asr #3
  38:	b.eq	9c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.none
  3c:	mov	x22, x1
  40:	mov	x27, x1
  44:	asr	x1, x0, #3
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	150 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>  // b.hs, b.nlast
  58:	mov	x26, #0xfffffffffffffff     	// #1152921504606846975
  5c:	cmp	x0, x26
  60:	csel	x26, x0, x26, ls  // ls = plast
  64:	sub	x20, x22, x25
  68:	mov	x23, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  70:	lsl	x0, x26, #3
  74:	bl	0 <_Znwm>
  78:	mov	x23, x0
  7c:	ldr	x0, [x19]
  80:	str	xzr, [x19]
  84:	str	x0, [x23, x20]
  88:	cmp	x22, x25
  8c:	b.eq	148 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x148>  // b.none
  90:	mov	x20, x23
  94:	mov	x19, x25
  98:	b	b8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>
  9c:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  a0:	add	x0, x0, #0x0
  a4:	bl	0 <_ZSt20__throw_length_errorPKc>
  a8:	add	x19, x19, #0x8
  ac:	add	x20, x20, #0x8
  b0:	cmp	x27, x19
  b4:	b.eq	dc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>  // b.none
  b8:	ldr	x0, [x19]
  bc:	str	xzr, [x19]
  c0:	str	x0, [x20]
  c4:	ldr	x0, [x19]
  c8:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  cc:	ldr	x1, [x0]
  d0:	ldr	x1, [x1, #8]
  d4:	blr	x1
  d8:	b	a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  dc:	sub	x19, x22, x25
  e0:	add	x19, x23, x19
  e4:	add	x19, x19, #0x8
  e8:	cmp	x22, x21
  ec:	b.eq	110 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>  // b.none
  f0:	mov	x2, x22
  f4:	mov	x0, x19
  f8:	ldr	x1, [x2], #8
  fc:	str	x1, [x0], #8
 100:	cmp	x2, x21
 104:	b.ne	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.any
 108:	sub	x21, x21, x22
 10c:	add	x19, x19, x21
 110:	cbz	x25, 11c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x11c>
 114:	mov	x0, x25
 118:	bl	0 <_ZdlPv>
 11c:	str	x23, [x24]
 120:	str	x19, [x24, #8]
 124:	add	x23, x23, x26, lsl #3
 128:	str	x23, [x24, #16]
 12c:	ldp	x19, x20, [sp, #16]
 130:	ldp	x21, x22, [sp, #32]
 134:	ldp	x23, x24, [sp, #48]
 138:	ldp	x25, x26, [sp, #64]
 13c:	ldr	x27, [sp, #80]
 140:	ldp	x29, x30, [sp], #96
 144:	ret
 148:	mov	x19, x23
 14c:	b	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>
 150:	sub	x20, x22, x25
 154:	mov	x26, #0xfffffffffffffff     	// #1152921504606846975
 158:	b	70 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	ldr	x1, [x0, #8]
   8:	ldr	x3, [x0, #16]
   c:	cmp	x1, x3
  10:	b.eq	30 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x30>  // b.none
  14:	ldr	x3, [x2]
  18:	str	xzr, [x2]
  1c:	str	x3, [x1]
  20:	ldr	x1, [x0, #8]
  24:	add	x1, x1, #0x8
  28:	str	x1, [x0, #8]
  2c:	ret
  30:	stp	x29, x30, [sp, #-16]!
  34:	mov	x29, sp
  38:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  3c:	ldp	x29, x30, [sp], #16
  40:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x23, x0
  10:	cmp	w2, #0x2
  14:	b.eq	44 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x44>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	31c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x31c>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #80
  34:	ret
  38:	ldr	x0, [x1]
  3c:	str	x0, [x23]
  40:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x21, x22, [sp, #32]
  4c:	stp	x25, x26, [sp, #64]
  50:	ldr	x22, [x1]
  54:	mov	x0, #0xa0                  	// #160
  58:	bl	0 <_Znwm>
  5c:	mov	x19, x0
  60:	ldr	x21, [x22, #8]
  64:	ldr	x0, [x22]
  68:	str	xzr, [x19]
  6c:	str	xzr, [x19, #8]
  70:	str	xzr, [x19, #16]
  74:	subs	x21, x21, x0
  78:	b.eq	2e0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e0>  // b.none
  7c:	tbnz	x21, #63, 2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>
  80:	mov	x0, x21
  84:	bl	0 <_Znwm>
  88:	mov	x20, x0
  8c:	str	x20, [x19]
  90:	str	x20, [x19, #8]
  94:	add	x21, x20, x21
  98:	str	x21, [x19, #16]
  9c:	ldr	x1, [x22]
  a0:	ldr	x2, [x22, #8]
  a4:	subs	x21, x2, x1
  a8:	b.ne	2e8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e8>  // b.any
  ac:	add	x20, x20, x21
  b0:	str	x20, [x19, #8]
  b4:	ldr	x20, [x22, #32]
  b8:	ldr	x0, [x22, #24]
  bc:	sub	x20, x20, x0
  c0:	asr	x1, x20, #5
  c4:	str	xzr, [x19, #24]
  c8:	str	xzr, [x19, #32]
  cc:	str	xzr, [x19, #40]
  d0:	cmp	xzr, x20, asr #5
  d4:	b.eq	2fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2fc>  // b.none
  d8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  dc:	cmp	x1, x0
  e0:	b.hi	2f8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2f8>  // b.pmore
  e4:	mov	x0, x20
  e8:	bl	0 <_Znwm>
  ec:	mov	x24, x0
  f0:	str	x24, [x19, #24]
  f4:	str	x24, [x19, #32]
  f8:	add	x20, x24, x20
  fc:	str	x20, [x19, #40]
 100:	ldr	x26, [x22, #24]
 104:	ldr	x25, [x22, #32]
 108:	cmp	x26, x25
 10c:	b.eq	150 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x150>  // b.none
 110:	mov	x21, x26
 114:	mov	x20, x24
 118:	add	x0, x20, #0x10
 11c:	str	x0, [x20]
 120:	ldr	x1, [x21]
 124:	ldr	x2, [x21, #8]
 128:	mov	w3, #0x0                   	// #0
 12c:	add	x2, x1, x2
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 138:	add	x20, x20, #0x20
 13c:	add	x21, x21, #0x20
 140:	cmp	x25, x21
 144:	b.ne	118 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x118>  // b.any
 148:	sub	x25, x25, x26
 14c:	add	x24, x24, x25
 150:	str	x24, [x19, #32]
 154:	ldr	x20, [x22, #56]
 158:	ldr	x0, [x22, #48]
 15c:	sub	x20, x20, x0
 160:	asr	x1, x20, #6
 164:	str	xzr, [x19, #48]
 168:	str	xzr, [x19, #56]
 16c:	str	xzr, [x19, #64]
 170:	cmp	xzr, x20, asr #6
 174:	b.eq	308 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x308>  // b.none
 178:	mov	x0, #0x1ffffffffffffff     	// #144115188075855871
 17c:	cmp	x1, x0
 180:	b.hi	304 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x304>  // b.pmore
 184:	mov	x0, x20
 188:	bl	0 <_Znwm>
 18c:	mov	x24, x0
 190:	str	x24, [x19, #48]
 194:	str	x24, [x19, #56]
 198:	add	x20, x24, x20
 19c:	str	x20, [x19, #64]
 1a0:	ldr	x26, [x22, #48]
 1a4:	ldr	x25, [x22, #56]
 1a8:	cmp	x26, x25
 1ac:	b.eq	210 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x210>  // b.none
 1b0:	mov	x21, x26
 1b4:	mov	x20, x24
 1b8:	add	x0, x20, #0x10
 1bc:	str	x0, [x20]
 1c0:	ldr	x1, [x21]
 1c4:	ldr	x2, [x21, #8]
 1c8:	mov	w3, #0x0                   	// #0
 1cc:	add	x2, x1, x2
 1d0:	mov	x0, x20
 1d4:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 1d8:	add	x1, x20, #0x30
 1dc:	mov	x0, x20
 1e0:	str	x1, [x0, #32]!
 1e4:	ldr	x1, [x21, #32]
 1e8:	ldr	x2, [x21, #40]
 1ec:	mov	w3, #0x0                   	// #0
 1f0:	add	x2, x1, x2
 1f4:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 1f8:	add	x20, x20, #0x40
 1fc:	add	x21, x21, #0x40
 200:	cmp	x25, x21
 204:	b.ne	1b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1b8>  // b.any
 208:	sub	x25, x25, x26
 20c:	add	x24, x24, x25
 210:	str	x24, [x19, #56]
 214:	ldr	x20, [x22, #80]
 218:	ldr	x0, [x22, #72]
 21c:	sub	x20, x20, x0
 220:	asr	x1, x20, #2
 224:	str	xzr, [x19, #72]
 228:	str	xzr, [x19, #80]
 22c:	str	xzr, [x19, #88]
 230:	cmp	xzr, x20, asr #2
 234:	b.eq	314 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x314>  // b.none
 238:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
 23c:	cmp	x1, x0
 240:	b.hi	310 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x310>  // b.pmore
 244:	mov	x0, x20
 248:	bl	0 <_Znwm>
 24c:	str	x0, [x19, #72]
 250:	str	x0, [x19, #80]
 254:	add	x20, x0, x20
 258:	str	x20, [x19, #88]
 25c:	ldr	x4, [x22, #72]
 260:	ldr	x3, [x22, #80]
 264:	cmp	x4, x3
 268:	b.eq	294 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x294>  // b.none
 26c:	sub	x3, x3, #0x4
 270:	sub	x3, x3, x4
 274:	mov	x1, #0x0                   	// #0
 278:	ldr	w2, [x4, x1]
 27c:	str	w2, [x0, x1]
 280:	cmp	x3, x1
 284:	add	x1, x1, #0x4
 288:	b.ne	278 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x278>  // b.any
 28c:	add	x3, x3, #0x4
 290:	add	x0, x0, x3
 294:	str	x0, [x19, #80]
 298:	ldr	w0, [x22, #96]
 29c:	str	w0, [x19, #96]
 2a0:	ldr	x0, [x22, #104]
 2a4:	str	x0, [x19, #104]
 2a8:	ldr	x0, [x22, #112]
 2ac:	str	x0, [x19, #112]
 2b0:	ldrb	w0, [x22, #120]
 2b4:	strb	w0, [x19, #120]
 2b8:	add	x0, x19, #0x80
 2bc:	add	x22, x22, #0x80
 2c0:	ld1	{v0.16b, v1.16b}, [x22]
 2c4:	st1	{v0.16b, v1.16b}, [x0]
 2c8:	str	x19, [x23]
 2cc:	ldp	x19, x20, [sp, #16]
 2d0:	ldp	x21, x22, [sp, #32]
 2d4:	ldp	x25, x26, [sp, #64]
 2d8:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
 2dc:	bl	0 <_ZSt17__throw_bad_allocv>
 2e0:	mov	x20, #0x0                   	// #0
 2e4:	b	8c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8c>
 2e8:	mov	x2, x21
 2ec:	mov	x0, x20
 2f0:	bl	0 <memmove>
 2f4:	b	ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xac>
 2f8:	bl	0 <_ZSt17__throw_bad_allocv>
 2fc:	mov	x24, #0x0                   	// #0
 300:	b	f0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xf0>
 304:	bl	0 <_ZSt17__throw_bad_allocv>
 308:	mov	x24, #0x0                   	// #0
 30c:	b	190 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x190>
 310:	bl	0 <_ZSt17__throw_bad_allocv>
 314:	mov	x0, #0x0                   	// #0
 318:	b	24c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24c>
 31c:	stp	x21, x22, [sp, #32]
 320:	ldr	x21, [x0]
 324:	cbz	x21, 3f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3f4>
 328:	stp	x19, x20, [sp, #16]
 32c:	ldr	x0, [x21, #72]
 330:	cbz	x0, 338 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x338>
 334:	bl	0 <_ZdlPv>
 338:	ldr	x19, [x21, #48]
 33c:	ldr	x22, [x21, #56]
 340:	cmp	x19, x22
 344:	b.ne	3a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3a4>  // b.any
 348:	ldr	x0, [x21, #48]
 34c:	cbz	x0, 354 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x354>
 350:	bl	0 <_ZdlPv>
 354:	ldr	x19, [x21, #24]
 358:	ldr	x20, [x21, #32]
 35c:	cmp	x19, x20
 360:	b.ne	3dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3dc>  // b.any
 364:	ldr	x0, [x21, #24]
 368:	cbz	x0, 370 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x370>
 36c:	bl	0 <_ZdlPv>
 370:	ldr	x0, [x21]
 374:	cbz	x0, 37c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x37c>
 378:	bl	0 <_ZdlPv>
 37c:	mov	x1, #0xa0                  	// #160
 380:	mov	x0, x21
 384:	bl	0 <_ZdlPvm>
 388:	ldp	x19, x20, [sp, #16]
 38c:	ldp	x21, x22, [sp, #32]
 390:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
 394:	bl	0 <_ZdlPv>
 398:	add	x19, x19, #0x40
 39c:	cmp	x22, x19
 3a0:	b.eq	348 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x348>  // b.none
 3a4:	ldr	x0, [x19, #32]
 3a8:	mov	x20, x19
 3ac:	add	x1, x19, #0x30
 3b0:	cmp	x0, x1
 3b4:	b.eq	3bc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3bc>  // b.none
 3b8:	bl	0 <_ZdlPv>
 3bc:	ldr	x0, [x19]
 3c0:	add	x20, x20, #0x10
 3c4:	cmp	x0, x20
 3c8:	b.ne	394 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x394>  // b.any
 3cc:	b	398 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x398>
 3d0:	add	x19, x19, #0x20
 3d4:	cmp	x20, x19
 3d8:	b.eq	364 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x364>  // b.none
 3dc:	mov	x1, x19
 3e0:	ldr	x0, [x1], #16
 3e4:	cmp	x0, x1
 3e8:	b.eq	3d0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3d0>  // b.none
 3ec:	bl	0 <_ZdlPv>
 3f0:	b	3d0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3d0>
 3f4:	ldp	x21, x22, [sp, #32]
 3f8:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x23, x0
  10:	cmp	w2, #0x2
  14:	b.eq	44 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x44>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	2d8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2d8>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #80
  34:	ret
  38:	ldr	x0, [x1]
  3c:	str	x0, [x23]
  40:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x21, x22, [sp, #32]
  4c:	stp	x25, x26, [sp, #64]
  50:	ldr	x20, [x1]
  54:	mov	x0, #0x98                  	// #152
  58:	bl	0 <_Znwm>
  5c:	mov	x19, x0
  60:	ldr	x22, [x20, #8]
  64:	ldr	x0, [x20]
  68:	str	xzr, [x19]
  6c:	str	xzr, [x19, #8]
  70:	str	xzr, [x19, #16]
  74:	subs	x22, x22, x0
  78:	b.eq	29c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x29c>  // b.none
  7c:	tbnz	x22, #63, 298 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x298>
  80:	mov	x0, x22
  84:	bl	0 <_Znwm>
  88:	mov	x21, x0
  8c:	str	x21, [x19]
  90:	str	x21, [x19, #8]
  94:	add	x22, x21, x22
  98:	str	x22, [x19, #16]
  9c:	ldr	x1, [x20]
  a0:	ldr	x2, [x20, #8]
  a4:	subs	x22, x2, x1
  a8:	b.ne	2a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2a4>  // b.any
  ac:	add	x21, x21, x22
  b0:	str	x21, [x19, #8]
  b4:	ldr	x21, [x20, #32]
  b8:	ldr	x0, [x20, #24]
  bc:	sub	x21, x21, x0
  c0:	asr	x1, x21, #5
  c4:	str	xzr, [x19, #24]
  c8:	str	xzr, [x19, #32]
  cc:	str	xzr, [x19, #40]
  d0:	cmp	xzr, x21, asr #5
  d4:	b.eq	2b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2b8>  // b.none
  d8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  dc:	cmp	x1, x0
  e0:	b.hi	2b4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2b4>  // b.pmore
  e4:	mov	x0, x21
  e8:	bl	0 <_Znwm>
  ec:	mov	x24, x0
  f0:	str	x24, [x19, #24]
  f4:	str	x24, [x19, #32]
  f8:	add	x21, x24, x21
  fc:	str	x21, [x19, #40]
 100:	ldr	x26, [x20, #24]
 104:	ldr	x25, [x20, #32]
 108:	cmp	x26, x25
 10c:	b.eq	150 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x150>  // b.none
 110:	mov	x22, x26
 114:	mov	x21, x24
 118:	add	x0, x21, #0x10
 11c:	str	x0, [x21]
 120:	ldr	x1, [x22]
 124:	ldr	x2, [x22, #8]
 128:	mov	w3, #0x0                   	// #0
 12c:	add	x2, x1, x2
 130:	mov	x0, x21
 134:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 138:	add	x21, x21, #0x20
 13c:	add	x22, x22, #0x20
 140:	cmp	x25, x22
 144:	b.ne	118 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x118>  // b.any
 148:	sub	x25, x25, x26
 14c:	add	x24, x24, x25
 150:	str	x24, [x19, #32]
 154:	ldr	x21, [x20, #56]
 158:	ldr	x0, [x20, #48]
 15c:	sub	x21, x21, x0
 160:	asr	x1, x21, #1
 164:	str	xzr, [x19, #48]
 168:	str	xzr, [x19, #56]
 16c:	str	xzr, [x19, #64]
 170:	cmp	xzr, x21, asr #1
 174:	b.eq	2c4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2c4>  // b.none
 178:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
 17c:	cmp	x1, x0
 180:	b.hi	2c0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2c0>  // b.pmore
 184:	mov	x0, x21
 188:	bl	0 <_Znwm>
 18c:	str	x0, [x19, #48]
 190:	str	x0, [x19, #56]
 194:	add	x21, x0, x21
 198:	str	x21, [x19, #64]
 19c:	ldr	x4, [x20, #48]
 1a0:	ldr	x3, [x20, #56]
 1a4:	cmp	x4, x3
 1a8:	b.eq	1d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1d4>  // b.none
 1ac:	sub	x3, x3, #0x2
 1b0:	sub	x3, x3, x4
 1b4:	mov	x1, #0x0                   	// #0
 1b8:	ldrh	w2, [x4, x1]
 1bc:	strh	w2, [x0, x1]
 1c0:	cmp	x1, x3
 1c4:	add	x1, x1, #0x2
 1c8:	b.ne	1b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1b8>  // b.any
 1cc:	add	x3, x3, #0x2
 1d0:	add	x0, x0, x3
 1d4:	str	x0, [x19, #56]
 1d8:	ldr	x21, [x20, #80]
 1dc:	ldr	x0, [x20, #72]
 1e0:	sub	x21, x21, x0
 1e4:	asr	x1, x21, #2
 1e8:	str	xzr, [x19, #72]
 1ec:	str	xzr, [x19, #80]
 1f0:	str	xzr, [x19, #88]
 1f4:	cmp	xzr, x21, asr #2
 1f8:	b.eq	2d0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2d0>  // b.none
 1fc:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
 200:	cmp	x1, x0
 204:	b.hi	2cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2cc>  // b.pmore
 208:	mov	x0, x21
 20c:	bl	0 <_Znwm>
 210:	str	x0, [x19, #72]
 214:	str	x0, [x19, #80]
 218:	add	x21, x0, x21
 21c:	str	x21, [x19, #88]
 220:	ldr	x4, [x20, #72]
 224:	ldr	x3, [x20, #80]
 228:	cmp	x4, x3
 22c:	b.eq	258 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x258>  // b.none
 230:	sub	x3, x3, #0x4
 234:	sub	x3, x3, x4
 238:	mov	x1, #0x0                   	// #0
 23c:	ldr	w2, [x4, x1]
 240:	str	w2, [x0, x1]
 244:	cmp	x3, x1
 248:	add	x1, x1, #0x4
 24c:	b.ne	23c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x23c>  // b.any
 250:	add	x3, x3, #0x4
 254:	add	x0, x0, x3
 258:	str	x0, [x19, #80]
 25c:	ldr	w0, [x20, #96]
 260:	str	w0, [x19, #96]
 264:	ldr	x0, [x20, #104]
 268:	str	x0, [x19, #104]
 26c:	ldrb	w0, [x20, #112]
 270:	strb	w0, [x19, #112]
 274:	add	x0, x19, #0x78
 278:	add	x20, x20, #0x78
 27c:	ld1	{v0.16b, v1.16b}, [x20]
 280:	st1	{v0.16b, v1.16b}, [x0]
 284:	str	x19, [x23]
 288:	ldp	x19, x20, [sp, #16]
 28c:	ldp	x21, x22, [sp, #32]
 290:	ldp	x25, x26, [sp, #64]
 294:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
 298:	bl	0 <_ZSt17__throw_bad_allocv>
 29c:	mov	x21, #0x0                   	// #0
 2a0:	b	8c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8c>
 2a4:	mov	x2, x22
 2a8:	mov	x0, x21
 2ac:	bl	0 <memmove>
 2b0:	b	ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xac>
 2b4:	bl	0 <_ZSt17__throw_bad_allocv>
 2b8:	mov	x24, #0x0                   	// #0
 2bc:	b	f0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xf0>
 2c0:	bl	0 <_ZSt17__throw_bad_allocv>
 2c4:	mov	x0, #0x0                   	// #0
 2c8:	b	18c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18c>
 2cc:	bl	0 <_ZSt17__throw_bad_allocv>
 2d0:	mov	x0, #0x0                   	// #0
 2d4:	b	210 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x210>
 2d8:	stp	x19, x20, [sp, #16]
 2dc:	ldr	x20, [x0]
 2e0:	cbz	x20, 364 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x364>
 2e4:	stp	x21, x22, [sp, #32]
 2e8:	ldr	x0, [x20, #72]
 2ec:	cbz	x0, 2f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2f4>
 2f0:	bl	0 <_ZdlPv>
 2f4:	ldr	x0, [x20, #48]
 2f8:	cbz	x0, 300 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x300>
 2fc:	bl	0 <_ZdlPv>
 300:	ldr	x19, [x20, #24]
 304:	ldr	x21, [x20, #32]
 308:	cmp	x19, x21
 30c:	b.ne	350 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x350>  // b.any
 310:	ldr	x0, [x20, #24]
 314:	cbz	x0, 31c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x31c>
 318:	bl	0 <_ZdlPv>
 31c:	ldr	x0, [x20]
 320:	cbz	x0, 328 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x328>
 324:	bl	0 <_ZdlPv>
 328:	mov	x1, #0x98                  	// #152
 32c:	mov	x0, x20
 330:	bl	0 <_ZdlPvm>
 334:	ldp	x19, x20, [sp, #16]
 338:	ldp	x21, x22, [sp, #32]
 33c:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
 340:	bl	0 <_ZdlPv>
 344:	add	x19, x19, #0x20
 348:	cmp	x21, x19
 34c:	b.eq	310 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x310>  // b.none
 350:	mov	x1, x19
 354:	ldr	x0, [x1], #16
 358:	cmp	x0, x1
 35c:	b.ne	340 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x340>  // b.any
 360:	b	344 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x344>
 364:	ldp	x19, x20, [sp, #16]
 368:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x23, x0
  10:	cmp	w2, #0x2
  14:	b.eq	44 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x44>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	31c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x31c>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #80
  34:	ret
  38:	ldr	x0, [x1]
  3c:	str	x0, [x23]
  40:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x21, x22, [sp, #32]
  4c:	stp	x25, x26, [sp, #64]
  50:	ldr	x22, [x1]
  54:	mov	x0, #0xa0                  	// #160
  58:	bl	0 <_Znwm>
  5c:	mov	x19, x0
  60:	ldr	x21, [x22, #8]
  64:	ldr	x0, [x22]
  68:	str	xzr, [x19]
  6c:	str	xzr, [x19, #8]
  70:	str	xzr, [x19, #16]
  74:	subs	x21, x21, x0
  78:	b.eq	2e0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e0>  // b.none
  7c:	tbnz	x21, #63, 2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>
  80:	mov	x0, x21
  84:	bl	0 <_Znwm>
  88:	mov	x20, x0
  8c:	str	x20, [x19]
  90:	str	x20, [x19, #8]
  94:	add	x21, x20, x21
  98:	str	x21, [x19, #16]
  9c:	ldr	x1, [x22]
  a0:	ldr	x2, [x22, #8]
  a4:	subs	x21, x2, x1
  a8:	b.ne	2e8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e8>  // b.any
  ac:	add	x20, x20, x21
  b0:	str	x20, [x19, #8]
  b4:	ldr	x20, [x22, #32]
  b8:	ldr	x0, [x22, #24]
  bc:	sub	x20, x20, x0
  c0:	asr	x1, x20, #5
  c4:	str	xzr, [x19, #24]
  c8:	str	xzr, [x19, #32]
  cc:	str	xzr, [x19, #40]
  d0:	cmp	xzr, x20, asr #5
  d4:	b.eq	2fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2fc>  // b.none
  d8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  dc:	cmp	x1, x0
  e0:	b.hi	2f8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2f8>  // b.pmore
  e4:	mov	x0, x20
  e8:	bl	0 <_Znwm>
  ec:	mov	x24, x0
  f0:	str	x24, [x19, #24]
  f4:	str	x24, [x19, #32]
  f8:	add	x20, x24, x20
  fc:	str	x20, [x19, #40]
 100:	ldr	x26, [x22, #24]
 104:	ldr	x25, [x22, #32]
 108:	cmp	x26, x25
 10c:	b.eq	150 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x150>  // b.none
 110:	mov	x21, x26
 114:	mov	x20, x24
 118:	add	x0, x20, #0x10
 11c:	str	x0, [x20]
 120:	ldr	x1, [x21]
 124:	ldr	x2, [x21, #8]
 128:	mov	w3, #0x0                   	// #0
 12c:	add	x2, x1, x2
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 138:	add	x20, x20, #0x20
 13c:	add	x21, x21, #0x20
 140:	cmp	x25, x21
 144:	b.ne	118 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x118>  // b.any
 148:	sub	x25, x25, x26
 14c:	add	x24, x24, x25
 150:	str	x24, [x19, #32]
 154:	ldr	x20, [x22, #56]
 158:	ldr	x0, [x22, #48]
 15c:	sub	x20, x20, x0
 160:	asr	x1, x20, #6
 164:	str	xzr, [x19, #48]
 168:	str	xzr, [x19, #56]
 16c:	str	xzr, [x19, #64]
 170:	cmp	xzr, x20, asr #6
 174:	b.eq	308 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x308>  // b.none
 178:	mov	x0, #0x1ffffffffffffff     	// #144115188075855871
 17c:	cmp	x1, x0
 180:	b.hi	304 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x304>  // b.pmore
 184:	mov	x0, x20
 188:	bl	0 <_Znwm>
 18c:	mov	x24, x0
 190:	str	x24, [x19, #48]
 194:	str	x24, [x19, #56]
 198:	add	x20, x24, x20
 19c:	str	x20, [x19, #64]
 1a0:	ldr	x26, [x22, #48]
 1a4:	ldr	x25, [x22, #56]
 1a8:	cmp	x26, x25
 1ac:	b.eq	210 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x210>  // b.none
 1b0:	mov	x21, x26
 1b4:	mov	x20, x24
 1b8:	add	x0, x20, #0x10
 1bc:	str	x0, [x20]
 1c0:	ldr	x1, [x21]
 1c4:	ldr	x2, [x21, #8]
 1c8:	mov	w3, #0x0                   	// #0
 1cc:	add	x2, x1, x2
 1d0:	mov	x0, x20
 1d4:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 1d8:	add	x1, x20, #0x30
 1dc:	mov	x0, x20
 1e0:	str	x1, [x0, #32]!
 1e4:	ldr	x1, [x21, #32]
 1e8:	ldr	x2, [x21, #40]
 1ec:	mov	w3, #0x0                   	// #0
 1f0:	add	x2, x1, x2
 1f4:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 1f8:	add	x20, x20, #0x40
 1fc:	add	x21, x21, #0x40
 200:	cmp	x25, x21
 204:	b.ne	1b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1b8>  // b.any
 208:	sub	x25, x25, x26
 20c:	add	x24, x24, x25
 210:	str	x24, [x19, #56]
 214:	ldr	x20, [x22, #80]
 218:	ldr	x0, [x22, #72]
 21c:	sub	x20, x20, x0
 220:	asr	x1, x20, #2
 224:	str	xzr, [x19, #72]
 228:	str	xzr, [x19, #80]
 22c:	str	xzr, [x19, #88]
 230:	cmp	xzr, x20, asr #2
 234:	b.eq	314 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x314>  // b.none
 238:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
 23c:	cmp	x1, x0
 240:	b.hi	310 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x310>  // b.pmore
 244:	mov	x0, x20
 248:	bl	0 <_Znwm>
 24c:	str	x0, [x19, #72]
 250:	str	x0, [x19, #80]
 254:	add	x20, x0, x20
 258:	str	x20, [x19, #88]
 25c:	ldr	x4, [x22, #72]
 260:	ldr	x3, [x22, #80]
 264:	cmp	x4, x3
 268:	b.eq	294 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x294>  // b.none
 26c:	sub	x3, x3, #0x4
 270:	sub	x3, x3, x4
 274:	mov	x1, #0x0                   	// #0
 278:	ldr	w2, [x4, x1]
 27c:	str	w2, [x0, x1]
 280:	cmp	x3, x1
 284:	add	x1, x1, #0x4
 288:	b.ne	278 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x278>  // b.any
 28c:	add	x3, x3, #0x4
 290:	add	x0, x0, x3
 294:	str	x0, [x19, #80]
 298:	ldr	w0, [x22, #96]
 29c:	str	w0, [x19, #96]
 2a0:	ldr	x0, [x22, #104]
 2a4:	str	x0, [x19, #104]
 2a8:	ldr	x0, [x22, #112]
 2ac:	str	x0, [x19, #112]
 2b0:	ldrb	w0, [x22, #120]
 2b4:	strb	w0, [x19, #120]
 2b8:	add	x0, x19, #0x80
 2bc:	add	x22, x22, #0x80
 2c0:	ld1	{v0.16b, v1.16b}, [x22]
 2c4:	st1	{v0.16b, v1.16b}, [x0]
 2c8:	str	x19, [x23]
 2cc:	ldp	x19, x20, [sp, #16]
 2d0:	ldp	x21, x22, [sp, #32]
 2d4:	ldp	x25, x26, [sp, #64]
 2d8:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
 2dc:	bl	0 <_ZSt17__throw_bad_allocv>
 2e0:	mov	x20, #0x0                   	// #0
 2e4:	b	8c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8c>
 2e8:	mov	x2, x21
 2ec:	mov	x0, x20
 2f0:	bl	0 <memmove>
 2f4:	b	ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xac>
 2f8:	bl	0 <_ZSt17__throw_bad_allocv>
 2fc:	mov	x24, #0x0                   	// #0
 300:	b	f0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xf0>
 304:	bl	0 <_ZSt17__throw_bad_allocv>
 308:	mov	x24, #0x0                   	// #0
 30c:	b	190 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x190>
 310:	bl	0 <_ZSt17__throw_bad_allocv>
 314:	mov	x0, #0x0                   	// #0
 318:	b	24c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24c>
 31c:	stp	x21, x22, [sp, #32]
 320:	ldr	x21, [x0]
 324:	cbz	x21, 3f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3f4>
 328:	stp	x19, x20, [sp, #16]
 32c:	ldr	x0, [x21, #72]
 330:	cbz	x0, 338 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x338>
 334:	bl	0 <_ZdlPv>
 338:	ldr	x19, [x21, #48]
 33c:	ldr	x22, [x21, #56]
 340:	cmp	x19, x22
 344:	b.ne	3a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3a4>  // b.any
 348:	ldr	x0, [x21, #48]
 34c:	cbz	x0, 354 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x354>
 350:	bl	0 <_ZdlPv>
 354:	ldr	x19, [x21, #24]
 358:	ldr	x20, [x21, #32]
 35c:	cmp	x19, x20
 360:	b.ne	3dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3dc>  // b.any
 364:	ldr	x0, [x21, #24]
 368:	cbz	x0, 370 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x370>
 36c:	bl	0 <_ZdlPv>
 370:	ldr	x0, [x21]
 374:	cbz	x0, 37c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x37c>
 378:	bl	0 <_ZdlPv>
 37c:	mov	x1, #0xa0                  	// #160
 380:	mov	x0, x21
 384:	bl	0 <_ZdlPvm>
 388:	ldp	x19, x20, [sp, #16]
 38c:	ldp	x21, x22, [sp, #32]
 390:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
 394:	bl	0 <_ZdlPv>
 398:	add	x19, x19, #0x40
 39c:	cmp	x22, x19
 3a0:	b.eq	348 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x348>  // b.none
 3a4:	ldr	x0, [x19, #32]
 3a8:	mov	x20, x19
 3ac:	add	x1, x19, #0x30
 3b0:	cmp	x0, x1
 3b4:	b.eq	3bc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3bc>  // b.none
 3b8:	bl	0 <_ZdlPv>
 3bc:	ldr	x0, [x19]
 3c0:	add	x20, x20, #0x10
 3c4:	cmp	x0, x20
 3c8:	b.ne	394 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x394>  // b.any
 3cc:	b	398 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x398>
 3d0:	add	x19, x19, #0x20
 3d4:	cmp	x20, x19
 3d8:	b.eq	364 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x364>  // b.none
 3dc:	mov	x1, x19
 3e0:	ldr	x0, [x1], #16
 3e4:	cmp	x0, x1
 3e8:	b.eq	3d0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3d0>  // b.none
 3ec:	bl	0 <_ZdlPv>
 3f0:	b	3d0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3d0>
 3f4:	ldp	x21, x22, [sp, #32]
 3f8:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x23, x0
  10:	cmp	w2, #0x2
  14:	b.eq	44 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x44>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	2e0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e0>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #80
  34:	ret
  38:	ldr	x0, [x1]
  3c:	str	x0, [x23]
  40:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x21, x22, [sp, #32]
  4c:	stp	x25, x26, [sp, #64]
  50:	ldr	x20, [x1]
  54:	mov	x0, #0xa0                  	// #160
  58:	bl	0 <_Znwm>
  5c:	mov	x19, x0
  60:	ldr	x22, [x20, #8]
  64:	ldr	x0, [x20]
  68:	str	xzr, [x19]
  6c:	str	xzr, [x19, #8]
  70:	str	xzr, [x19, #16]
  74:	subs	x22, x22, x0
  78:	b.eq	2a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2a4>  // b.none
  7c:	tbnz	x22, #63, 2a0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2a0>
  80:	mov	x0, x22
  84:	bl	0 <_Znwm>
  88:	mov	x21, x0
  8c:	str	x21, [x19]
  90:	str	x21, [x19, #8]
  94:	add	x22, x21, x22
  98:	str	x22, [x19, #16]
  9c:	ldr	x1, [x20]
  a0:	ldr	x2, [x20, #8]
  a4:	subs	x22, x2, x1
  a8:	b.ne	2ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2ac>  // b.any
  ac:	add	x21, x21, x22
  b0:	str	x21, [x19, #8]
  b4:	ldr	x21, [x20, #32]
  b8:	ldr	x0, [x20, #24]
  bc:	sub	x21, x21, x0
  c0:	asr	x1, x21, #5
  c4:	str	xzr, [x19, #24]
  c8:	str	xzr, [x19, #32]
  cc:	str	xzr, [x19, #40]
  d0:	cmp	xzr, x21, asr #5
  d4:	b.eq	2c0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2c0>  // b.none
  d8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  dc:	cmp	x1, x0
  e0:	b.hi	2bc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2bc>  // b.pmore
  e4:	mov	x0, x21
  e8:	bl	0 <_Znwm>
  ec:	mov	x24, x0
  f0:	str	x24, [x19, #24]
  f4:	str	x24, [x19, #32]
  f8:	add	x21, x24, x21
  fc:	str	x21, [x19, #40]
 100:	ldr	x26, [x20, #24]
 104:	ldr	x25, [x20, #32]
 108:	cmp	x26, x25
 10c:	b.eq	150 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x150>  // b.none
 110:	mov	x22, x26
 114:	mov	x21, x24
 118:	add	x0, x21, #0x10
 11c:	str	x0, [x21]
 120:	ldr	x1, [x22]
 124:	ldr	x2, [x22, #8]
 128:	mov	w3, #0x0                   	// #0
 12c:	add	x2, x1, x2
 130:	mov	x0, x21
 134:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 138:	add	x21, x21, #0x20
 13c:	add	x22, x22, #0x20
 140:	cmp	x25, x22
 144:	b.ne	118 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x118>  // b.any
 148:	sub	x25, x25, x26
 14c:	add	x24, x24, x25
 150:	str	x24, [x19, #32]
 154:	ldr	x21, [x20, #56]
 158:	ldr	x0, [x20, #48]
 15c:	sub	x21, x21, x0
 160:	asr	x1, x21, #1
 164:	str	xzr, [x19, #48]
 168:	str	xzr, [x19, #56]
 16c:	str	xzr, [x19, #64]
 170:	cmp	xzr, x21, asr #1
 174:	b.eq	2cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2cc>  // b.none
 178:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
 17c:	cmp	x1, x0
 180:	b.hi	2c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2c8>  // b.pmore
 184:	mov	x0, x21
 188:	bl	0 <_Znwm>
 18c:	str	x0, [x19, #48]
 190:	str	x0, [x19, #56]
 194:	add	x21, x0, x21
 198:	str	x21, [x19, #64]
 19c:	ldr	x4, [x20, #48]
 1a0:	ldr	x3, [x20, #56]
 1a4:	cmp	x4, x3
 1a8:	b.eq	1d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1d4>  // b.none
 1ac:	sub	x3, x3, #0x2
 1b0:	sub	x3, x3, x4
 1b4:	mov	x1, #0x0                   	// #0
 1b8:	ldrh	w2, [x4, x1]
 1bc:	strh	w2, [x0, x1]
 1c0:	cmp	x1, x3
 1c4:	add	x1, x1, #0x2
 1c8:	b.ne	1b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1b8>  // b.any
 1cc:	add	x3, x3, #0x2
 1d0:	add	x0, x0, x3
 1d4:	str	x0, [x19, #56]
 1d8:	ldr	x21, [x20, #80]
 1dc:	ldr	x0, [x20, #72]
 1e0:	sub	x21, x21, x0
 1e4:	asr	x1, x21, #2
 1e8:	str	xzr, [x19, #72]
 1ec:	str	xzr, [x19, #80]
 1f0:	str	xzr, [x19, #88]
 1f4:	cmp	xzr, x21, asr #2
 1f8:	b.eq	2d8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2d8>  // b.none
 1fc:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
 200:	cmp	x1, x0
 204:	b.hi	2d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2d4>  // b.pmore
 208:	mov	x0, x21
 20c:	bl	0 <_Znwm>
 210:	str	x0, [x19, #72]
 214:	str	x0, [x19, #80]
 218:	add	x21, x0, x21
 21c:	str	x21, [x19, #88]
 220:	ldr	x4, [x20, #72]
 224:	ldr	x3, [x20, #80]
 228:	cmp	x4, x3
 22c:	b.eq	258 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x258>  // b.none
 230:	sub	x3, x3, #0x4
 234:	sub	x3, x3, x4
 238:	mov	x1, #0x0                   	// #0
 23c:	ldr	w2, [x4, x1]
 240:	str	w2, [x0, x1]
 244:	cmp	x3, x1
 248:	add	x1, x1, #0x4
 24c:	b.ne	23c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x23c>  // b.any
 250:	add	x3, x3, #0x4
 254:	add	x0, x0, x3
 258:	str	x0, [x19, #80]
 25c:	ldr	w0, [x20, #96]
 260:	str	w0, [x19, #96]
 264:	ldr	x0, [x20, #104]
 268:	str	x0, [x19, #104]
 26c:	ldr	x0, [x20, #112]
 270:	str	x0, [x19, #112]
 274:	ldrb	w0, [x20, #120]
 278:	strb	w0, [x19, #120]
 27c:	add	x0, x19, #0x80
 280:	add	x20, x20, #0x80
 284:	ld1	{v0.16b, v1.16b}, [x20]
 288:	st1	{v0.16b, v1.16b}, [x0]
 28c:	str	x19, [x23]
 290:	ldp	x19, x20, [sp, #16]
 294:	ldp	x21, x22, [sp, #32]
 298:	ldp	x25, x26, [sp, #64]
 29c:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
 2a0:	bl	0 <_ZSt17__throw_bad_allocv>
 2a4:	mov	x21, #0x0                   	// #0
 2a8:	b	8c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8c>
 2ac:	mov	x2, x22
 2b0:	mov	x0, x21
 2b4:	bl	0 <memmove>
 2b8:	b	ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xac>
 2bc:	bl	0 <_ZSt17__throw_bad_allocv>
 2c0:	mov	x24, #0x0                   	// #0
 2c4:	b	f0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xf0>
 2c8:	bl	0 <_ZSt17__throw_bad_allocv>
 2cc:	mov	x0, #0x0                   	// #0
 2d0:	b	18c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18c>
 2d4:	bl	0 <_ZSt17__throw_bad_allocv>
 2d8:	mov	x0, #0x0                   	// #0
 2dc:	b	210 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x210>
 2e0:	stp	x19, x20, [sp, #16]
 2e4:	ldr	x20, [x0]
 2e8:	cbz	x20, 36c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x36c>
 2ec:	stp	x21, x22, [sp, #32]
 2f0:	ldr	x0, [x20, #72]
 2f4:	cbz	x0, 2fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2fc>
 2f8:	bl	0 <_ZdlPv>
 2fc:	ldr	x0, [x20, #48]
 300:	cbz	x0, 308 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x308>
 304:	bl	0 <_ZdlPv>
 308:	ldr	x19, [x20, #24]
 30c:	ldr	x21, [x20, #32]
 310:	cmp	x19, x21
 314:	b.ne	358 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x358>  // b.any
 318:	ldr	x0, [x20, #24]
 31c:	cbz	x0, 324 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x324>
 320:	bl	0 <_ZdlPv>
 324:	ldr	x0, [x20]
 328:	cbz	x0, 330 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x330>
 32c:	bl	0 <_ZdlPv>
 330:	mov	x1, #0xa0                  	// #160
 334:	mov	x0, x20
 338:	bl	0 <_ZdlPvm>
 33c:	ldp	x19, x20, [sp, #16]
 340:	ldp	x21, x22, [sp, #32]
 344:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>
 348:	bl	0 <_ZdlPv>
 34c:	add	x19, x19, #0x20
 350:	cmp	x21, x19
 354:	b.eq	318 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x318>  // b.none
 358:	mov	x1, x19
 35c:	ldr	x0, [x1], #16
 360:	cmp	x0, x1
 364:	b.ne	348 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x348>  // b.any
 368:	b	34c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34c>
 36c:	ldp	x19, x20, [sp, #16]
 370:	b	28 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x28>

Disassembly of section .text._ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 4c <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED1Ev+0x4c>
  18:	str	x21, [sp, #32]
  1c:	ldr	x20, [x19, #40]
  20:	ldr	x21, [x19, #72]
  24:	add	x21, x21, #0x8
  28:	cmp	x20, x21
  2c:	b.cs	40 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED1Ev+0x40>  // b.hs, b.nlast
  30:	ldr	x0, [x20], #8
  34:	bl	0 <_ZdlPv>
  38:	cmp	x21, x20
  3c:	b.hi	30 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED1Ev+0x30>  // b.pmore
  40:	ldr	x0, [x19]
  44:	bl	0 <_ZdlPv>
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>:
   0:	cbz	x1, 174 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x174>
   4:	stp	x29, x30, [sp, #-64]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	mov	x20, x1
  1c:	ldr	x4, [x0, #8]
  20:	ldr	x2, [x0]
  24:	sub	x19, x4, x2
  28:	asr	x22, x19, #3
  2c:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	movk	x2, #0xaaab
  34:	mul	x22, x22, x2
  38:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  3c:	movk	x1, #0x555, lsl #48
  40:	sub	x1, x1, x22
  44:	ldr	x0, [x0, #16]
  48:	sub	x0, x0, x4
  4c:	asr	x0, x0, #3
  50:	mul	x0, x0, x2
  54:	cmp	x0, x20
  58:	b.cc	98 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x98>  // b.lo, b.ul, b.last
  5c:	mov	x2, x4
  60:	mov	x3, x20
  64:	str	xzr, [x2]
  68:	str	xzr, [x2, #8]
  6c:	strb	wzr, [x2, #16]
  70:	add	x2, x2, #0x18
  74:	subs	x3, x3, #0x1
  78:	b.ne	64 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x64>  // b.any
  7c:	add	x20, x20, x20, lsl #1
  80:	add	x4, x4, x20, lsl #3
  84:	str	x4, [x21, #8]
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldp	x21, x22, [sp, #32]
  90:	ldp	x29, x30, [sp], #64
  94:	ret
  98:	stp	x23, x24, [sp, #48]
  9c:	cmp	x1, x20
  a0:	b.cc	15c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x15c>  // b.lo, b.ul, b.last
  a4:	cmp	x22, x20
  a8:	csel	x0, x22, x20, cs  // cs = hs, nlast
  ac:	adds	x0, x0, x22
  b0:	b.cs	168 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x168>  // b.hs, b.nlast
  b4:	mov	x23, #0x5555555555555555    	// #6148914691236517205
  b8:	movk	x23, #0x555, lsl #48
  bc:	cmp	x0, x23
  c0:	csel	x23, x0, x23, ls  // ls = plast
  c4:	add	x23, x23, x23, lsl #1
  c8:	lsl	x23, x23, #3
  cc:	mov	x0, x23
  d0:	bl	0 <_Znwm>
  d4:	mov	x24, x0
  d8:	add	x2, x0, x19
  dc:	mov	x1, x20
  e0:	str	xzr, [x2]
  e4:	str	xzr, [x2, #8]
  e8:	strb	wzr, [x2, #16]
  ec:	add	x2, x2, #0x18
  f0:	subs	x1, x1, #0x1
  f4:	b.ne	e0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xe0>  // b.any
  f8:	ldr	x1, [x21]
  fc:	ldr	x3, [x21, #8]
 100:	cmp	x1, x3
 104:	b.eq	12c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x12c>  // b.none
 108:	mov	x2, x24
 10c:	ldp	x4, x5, [x1]
 110:	stp	x4, x5, [x2]
 114:	ldr	x0, [x1, #16]
 118:	str	x0, [x2, #16]
 11c:	add	x1, x1, #0x18
 120:	add	x2, x2, #0x18
 124:	cmp	x3, x1
 128:	b.ne	10c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x10c>  // b.any
 12c:	ldr	x0, [x21]
 130:	cbz	x0, 138 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x138>
 134:	bl	0 <_ZdlPv>
 138:	str	x24, [x21]
 13c:	add	x20, x22, x20
 140:	add	x20, x20, x20, lsl #1
 144:	add	x20, x24, x20, lsl #3
 148:	str	x20, [x21, #8]
 14c:	add	x23, x24, x23
 150:	str	x23, [x21, #16]
 154:	ldp	x23, x24, [sp, #48]
 158:	b	88 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x88>
 15c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
 160:	add	x0, x0, #0x0
 164:	bl	0 <_ZSt20__throw_length_errorPKc>
 168:	mov	x23, #0x5555555555555555    	// #6148914691236517205
 16c:	movk	x23, #0x555, lsl #48
 170:	b	c4 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xc4>
 174:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	cmp	x1, x0
  14:	b.eq	f8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xf8>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	ldr	x22, [x1, #8]
  20:	ldr	x19, [x1]
  24:	sub	x21, x22, x19
  28:	asr	x3, x21, #3
  2c:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	movk	x4, #0xaaab
  34:	mul	x3, x3, x4
  38:	ldr	x2, [x0]
  3c:	ldr	x0, [x0, #16]
  40:	sub	x0, x0, x2
  44:	asr	x0, x0, #3
  48:	mul	x0, x0, x4
  4c:	cmp	x3, x0
  50:	b.hi	108 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x108>  // b.pmore
  54:	ldr	x4, [x20, #8]
  58:	sub	x4, x4, x2
  5c:	asr	x0, x4, #3
  60:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  64:	movk	x5, #0xaaab
  68:	mul	x0, x0, x5
  6c:	cmp	x3, x0
  70:	b.ls	184 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x184>  // b.plast
  74:	cmp	x4, #0x0
  78:	b.le	a8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xa8>
  7c:	ldr	x3, [x19]
  80:	str	x3, [x2]
  84:	ldr	x3, [x19, #8]
  88:	str	x3, [x2, #8]
  8c:	ldrb	w3, [x19, #16]
  90:	strb	w3, [x2, #16]
  94:	add	x19, x19, #0x18
  98:	add	x2, x2, #0x18
  9c:	sub	x0, x0, #0x1
  a0:	cmp	x0, #0x0
  a4:	b.gt	7c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x7c>
  a8:	ldr	x3, [x20, #8]
  ac:	ldr	x2, [x20]
  b0:	sub	x0, x3, x2
  b4:	ldr	x2, [x1]
  b8:	add	x2, x2, x0
  bc:	ldr	x4, [x1, #8]
  c0:	cmp	x2, x4
  c4:	b.eq	e8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xe8>  // b.none
  c8:	ldp	x0, x1, [x2]
  cc:	stp	x0, x1, [x3]
  d0:	ldr	x0, [x2, #16]
  d4:	str	x0, [x3, #16]
  d8:	add	x2, x2, #0x18
  dc:	add	x3, x3, #0x18
  e0:	cmp	x4, x2
  e4:	b.ne	c8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xc8>  // b.any
  e8:	ldr	x0, [x20]
  ec:	add	x21, x0, x21
  f0:	str	x21, [x20, #8]
  f4:	ldp	x21, x22, [sp, #32]
  f8:	mov	x0, x20
  fc:	ldp	x19, x20, [sp, #16]
 100:	ldp	x29, x30, [sp], #64
 104:	ret
 108:	str	x23, [sp, #48]
 10c:	cbz	x3, 17c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x17c>
 110:	mov	x0, #0x5555555555555555    	// #6148914691236517205
 114:	movk	x0, #0x555, lsl #48
 118:	cmp	x3, x0
 11c:	b.hi	178 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x178>  // b.pmore
 120:	mov	x0, x21
 124:	bl	0 <_Znwm>
 128:	mov	x23, x0
 12c:	cmp	x22, x19
 130:	b.eq	158 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x158>  // b.none
 134:	mov	x1, x23
 138:	ldp	x2, x3, [x19]
 13c:	stp	x2, x3, [x1]
 140:	ldr	x2, [x19, #16]
 144:	str	x2, [x1, #16]
 148:	add	x1, x1, #0x18
 14c:	add	x19, x19, #0x18
 150:	cmp	x22, x19
 154:	b.ne	138 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x138>  // b.any
 158:	ldr	x0, [x20]
 15c:	cbz	x0, 164 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x164>
 160:	bl	0 <_ZdlPv>
 164:	str	x23, [x20]
 168:	add	x23, x23, x21
 16c:	str	x23, [x20, #16]
 170:	ldr	x23, [sp, #48]
 174:	b	e8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xe8>
 178:	bl	0 <_ZSt17__throw_bad_allocv>
 17c:	mov	x23, #0x0                   	// #0
 180:	b	12c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x12c>
 184:	cmp	x21, #0x0
 188:	b.le	e8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xe8>
 18c:	ldr	x0, [x19]
 190:	str	x0, [x2]
 194:	ldr	x0, [x19, #8]
 198:	str	x0, [x2, #8]
 19c:	ldrb	w0, [x19, #16]
 1a0:	strb	w0, [x2, #16]
 1a4:	add	x19, x19, #0x18
 1a8:	add	x2, x2, #0x18
 1ac:	sub	x3, x3, #0x1
 1b0:	cmp	x3, #0x0
 1b4:	b.gt	18c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x18c>
 1b8:	b	e8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xe8>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	sub	x20, x2, x1
  1c:	str	x20, [sp, #56]
  20:	cmp	x20, #0xf
  24:	b.hi	5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x5c>  // b.pmore
  28:	ldr	x0, [x0]
  2c:	cmp	x20, #0x1
  30:	b.ne	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x84>  // b.any
  34:	ldrb	w1, [x1]
  38:	strb	w1, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	str	x0, [x19, #8]
  44:	ldr	x1, [x19]
  48:	strb	wzr, [x1, x0]
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldr	x21, [sp, #32]
  54:	ldp	x29, x30, [sp], #64
  58:	ret
  5c:	mov	x2, #0x0                   	// #0
  60:	add	x1, sp, #0x38
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  68:	str	x0, [x19]
  6c:	ldr	x1, [sp, #56]
  70:	str	x1, [x19, #16]
  74:	mov	x2, x20
  78:	mov	x1, x21
  7c:	bl	0 <memcpy>
  80:	b	3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x3c>
  84:	cbz	x20, 3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x3c>
  88:	b	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x74>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #176]
  18:	add	x1, x0, #0x1
  1c:	str	x1, [x19, #176]
  20:	ldrb	w21, [x0]
  24:	ldr	x20, [x19, #192]
  28:	add	x0, x20, w21, sxtw
  2c:	ldrb	w3, [x0, #313]
  30:	cbnz	w3, 5c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x5c>
  34:	ldr	x0, [x20]
  38:	ldr	x3, [x0, #64]
  3c:	mov	w2, #0x0                   	// #0
  40:	mov	w1, w21
  44:	mov	x0, x20
  48:	blr	x3
  4c:	ands	w3, w0, #0xff
  50:	b.eq	5c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x5c>  // b.none
  54:	add	x20, x20, w21, sxtw
  58:	strb	w0, [x20, #313]
  5c:	ldr	x2, [x19, #152]
  60:	ldrb	w1, [x2]
  64:	cbz	w1, 1c4 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c4>
  68:	cmp	w3, w1
  6c:	b.eq	16c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x16c>  // b.none
  70:	ldrb	w1, [x2, #2]!
  74:	cbnz	w1, 68 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x68>
  78:	stp	x23, x24, [sp, #48]
  7c:	stp	x25, x26, [sp, #64]
  80:	str	x27, [sp, #80]
  84:	ldr	x1, [x19, #192]
  88:	and	x0, x21, #0xff
  8c:	ldr	x1, [x1, #48]
  90:	ldrh	w0, [x1, x0, lsl #1]
  94:	tbz	w0, #11, 19c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x19c>
  98:	sub	w0, w21, #0x38
  9c:	and	w0, w0, #0xff
  a0:	cmp	w0, #0x1
  a4:	b.ls	19c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x19c>  // b.plast
  a8:	add	x22, x19, #0xc8
  ac:	mov	w4, w21
  b0:	mov	x3, #0x1                   	// #1
  b4:	ldr	x2, [x22, #8]
  b8:	mov	x1, #0x0                   	// #0
  bc:	mov	x0, x22
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  c4:	mov	w20, #0x2                   	// #2
  c8:	add	x21, x19, #0xd8
  cc:	mov	x24, #0xf                   	// #15
  d0:	mov	x23, #0x1                   	// #1
  d4:	ldr	x1, [x19, #176]
  d8:	ldr	x0, [x19, #184]
  dc:	cmp	x1, x0
  e0:	b.eq	154 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x154>  // b.none
  e4:	ldrb	w0, [x1]
  e8:	ldr	x2, [x19, #192]
  ec:	and	x3, x0, #0xff
  f0:	ldr	x2, [x2, #48]
  f4:	ldrh	w2, [x2, x3, lsl #1]
  f8:	sub	w0, w0, #0x38
  fc:	and	w0, w0, #0xff
 100:	tst	x2, #0x800
 104:	ccmp	w0, #0x1, #0x0, ne  // ne = any
 108:	b.ls	154 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x154>  // b.plast
 10c:	add	x0, x1, #0x1
 110:	str	x0, [x19, #176]
 114:	ldrb	w27, [x1]
 118:	ldr	x26, [x19, #208]
 11c:	add	x25, x26, #0x1
 120:	ldr	x0, [x19, #200]
 124:	cmp	x0, x21
 128:	b.eq	1a0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1a0>  // b.none
 12c:	ldr	x0, [x19, #216]
 130:	cmp	x25, x0
 134:	b.hi	1a8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1a8>  // b.pmore
 138:	ldr	x0, [x19, #200]
 13c:	strb	w27, [x0, x26]
 140:	str	x25, [x19, #208]
 144:	ldr	x0, [x19, #200]
 148:	strb	wzr, [x0, x25]
 14c:	subs	w20, w20, #0x1
 150:	b.ne	d4 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xd4>  // b.any
 154:	mov	w0, #0x2                   	// #2
 158:	str	w0, [x19, #144]
 15c:	ldp	x23, x24, [sp, #48]
 160:	ldp	x25, x26, [sp, #64]
 164:	ldr	x27, [sp, #80]
 168:	b	18c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x18c>
 16c:	mov	w0, #0x1                   	// #1
 170:	str	w0, [x19, #144]
 174:	add	x0, x19, #0xc8
 178:	ldrb	w4, [x2, #1]
 17c:	mov	x3, #0x1                   	// #1
 180:	ldr	x2, [x0, #8]
 184:	mov	x1, #0x0                   	// #0
 188:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 18c:	ldp	x19, x20, [sp, #16]
 190:	ldp	x21, x22, [sp, #32]
 194:	ldp	x29, x30, [sp], #96
 198:	ret
 19c:	bl	0 <abort>
 1a0:	mov	x0, x24
 1a4:	b	130 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x130>
 1a8:	mov	x4, x23
 1ac:	mov	x3, #0x0                   	// #0
 1b0:	mov	x2, #0x0                   	// #0
 1b4:	mov	x1, x26
 1b8:	mov	x0, x22
 1bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 1c0:	b	138 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x138>
 1c4:	stp	x23, x24, [sp, #48]
 1c8:	stp	x25, x26, [sp, #64]
 1cc:	str	x27, [sp, #80]
 1d0:	b	84 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x84>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #176]
  18:	ldr	x1, [x19, #184]
  1c:	cmp	x0, x1
  20:	b.eq	e8 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xe8>  // b.none
  24:	ldrb	w20, [x0]
  28:	ldr	x22, [x19, #160]
  2c:	ldr	x21, [x19, #192]
  30:	add	x0, x21, w20, sxtw
  34:	ldrb	w1, [x0, #313]
  38:	cbnz	w1, 64 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x64>
  3c:	ldr	x0, [x21]
  40:	ldr	x3, [x0, #64]
  44:	mov	w2, #0x0                   	// #0
  48:	mov	w1, w20
  4c:	mov	x0, x21
  50:	blr	x3
  54:	ands	w1, w0, #0xff
  58:	b.eq	64 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x64>  // b.none
  5c:	add	x21, x21, w20, sxtw
  60:	strb	w0, [x21, #313]
  64:	mov	x0, x22
  68:	bl	0 <strchr>
  6c:	cbz	x0, 78 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x78>
  70:	ldrb	w0, [x0]
  74:	cbnz	w0, ec <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xec>
  78:	ldr	w0, [x19, #140]
  7c:	tbnz	w0, #7, 110 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x110>
  80:	mov	w1, #0x120                 	// #288
  84:	tst	w0, w1
  88:	b.eq	11c <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x11c>  // b.none
  8c:	ldr	x1, [x19, #192]
  90:	and	x0, x20, #0xff
  94:	ldr	x1, [x1, #48]
  98:	ldrh	w0, [x1, x0, lsl #1]
  9c:	and	w0, w0, #0x800
  a0:	cmp	w20, #0x30
  a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  a8:	b.eq	11c <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x11c>  // b.none
  ac:	mov	w0, #0x4                   	// #4
  b0:	str	w0, [x19, #144]
  b4:	add	x0, x19, #0xc8
  b8:	mov	w4, w20
  bc:	mov	x3, #0x1                   	// #1
  c0:	ldr	x2, [x0, #8]
  c4:	mov	x1, #0x0                   	// #0
  c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  cc:	ldr	x0, [x19, #176]
  d0:	add	x0, x0, #0x1
  d4:	str	x0, [x19, #176]
  d8:	ldp	x19, x20, [sp, #16]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret
  e8:	bl	0 <abort>
  ec:	mov	w0, #0x1                   	// #1
  f0:	str	w0, [x19, #144]
  f4:	add	x0, x19, #0xc8
  f8:	mov	w4, w20
  fc:	mov	x3, #0x1                   	// #1
 100:	ldr	x2, [x0, #8]
 104:	mov	x1, #0x0                   	// #0
 108:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 10c:	b	cc <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xcc>
 110:	mov	x0, x19
 114:	bl	0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
 118:	b	d8 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xd8>
 11c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE14_M_scan_normalEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #176]
  1c:	add	x1, x0, #0x1
  20:	str	x1, [x19, #176]
  24:	ldrb	w20, [x0]
  28:	ldr	x23, [x19, #160]
  2c:	ldr	x21, [x19, #192]
  30:	add	x0, x21, w20, sxtw
  34:	ldrb	w1, [x0, #313]
  38:	cbnz	w1, 68 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x68>
  3c:	ldr	x0, [x21]
  40:	ldr	x3, [x0, #64]
  44:	mov	w2, #0x20                  	// #32
  48:	mov	w1, w20
  4c:	mov	x0, x21
  50:	blr	x3
  54:	and	w1, w0, #0xff
  58:	cmp	w1, #0x20
  5c:	b.eq	68 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x68>  // b.none
  60:	add	x21, x21, w20, sxtw
  64:	strb	w0, [x21, #313]
  68:	mov	x0, x23
  6c:	bl	0 <strchr>
  70:	cbz	x0, 104 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x104>
  74:	cmp	w20, #0x5c
  78:	b.eq	128 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x128>  // b.none
  7c:	cmp	w20, #0x28
  80:	b.eq	1a0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1a0>  // b.none
  84:	cmp	w20, #0x29
  88:	b.eq	284 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x284>  // b.none
  8c:	cmp	w20, #0x5b
  90:	b.eq	290 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x290>  // b.none
  94:	cmp	w20, #0x7b
  98:	b.eq	2dc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2dc>  // b.none
  9c:	and	w0, w20, #0xffffffdf
  a0:	and	w0, w0, #0xff
  a4:	cmp	w0, #0x5d
  a8:	b.eq	2fc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2fc>  // b.none
  ac:	mov	x21, x19
  b0:	ldr	x22, [x19, #192]
  b4:	add	x0, x22, w20, sxtw
  b8:	ldrb	w1, [x0, #313]
  bc:	cbnz	w1, e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe8>
  c0:	ldr	x0, [x22]
  c4:	ldr	x3, [x0, #64]
  c8:	mov	w2, #0x0                   	// #0
  cc:	mov	w1, w20
  d0:	mov	x0, x22
  d4:	blr	x3
  d8:	ands	w1, w0, #0xff
  dc:	b.eq	e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe8>  // b.none
  e0:	add	x22, x22, w20, sxtw
  e4:	strb	w0, [x22, #313]
  e8:	ldrb	w0, [x19]
  ec:	cbz	w0, 1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
  f0:	cmp	w1, w0
  f4:	b.eq	2f0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2f0>  // b.none
  f8:	ldrb	w0, [x21, #8]!
  fc:	cbnz	w0, f0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xf0>
 100:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 104:	mov	w0, #0x1                   	// #1
 108:	str	w0, [x19, #144]
 10c:	add	x0, x19, #0xc8
 110:	mov	w4, w20
 114:	mov	x3, #0x1                   	// #1
 118:	ldr	x2, [x0, #8]
 11c:	mov	x1, #0x0                   	// #0
 120:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 124:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 128:	ldr	x0, [x19, #176]
 12c:	ldr	x1, [x19, #184]
 130:	cmp	x0, x1
 134:	b.eq	170 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x170>  // b.none
 138:	ldr	w2, [x19, #140]
 13c:	mov	w1, #0x120                 	// #288
 140:	tst	w2, w1
 144:	b.eq	174 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x174>  // b.none
 148:	ldrb	w2, [x0]
 14c:	sub	w1, w2, #0x28
 150:	and	w1, w1, #0xff
 154:	cmp	w2, #0x7b
 158:	ccmp	w1, #0x1, #0x0, ne  // ne = any
 15c:	b.hi	174 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x174>  // b.pmore
 160:	add	x1, x0, #0x1
 164:	str	x1, [x19, #176]
 168:	ldrb	w20, [x0]
 16c:	b	7c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x7c>
 170:	bl	0 <abort>
 174:	ldr	x1, [x19, #240]
 178:	asr	x2, x1, #1
 17c:	add	x0, x19, x2
 180:	tbz	w1, #0, 198 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x198>
 184:	ldr	x2, [x19, x2]
 188:	ldr	x1, [x19, #232]
 18c:	ldr	x1, [x2, x1]
 190:	blr	x1
 194:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 198:	ldr	x1, [x19, #232]
 19c:	b	190 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x190>
 1a0:	ldr	w0, [x19, #140]
 1a4:	tbz	w0, #4, 1b8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1b8>
 1a8:	ldr	x1, [x19, #176]
 1ac:	ldrb	w2, [x1]
 1b0:	cmp	w2, #0x3f
 1b4:	b.eq	1e0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1e0>  // b.none
 1b8:	tst	x0, #0x2
 1bc:	mov	w1, #0x6                   	// #6
 1c0:	mov	w0, #0x5                   	// #5
 1c4:	csel	w0, w0, w1, eq  // eq = none
 1c8:	str	w0, [x19, #144]
 1cc:	ldp	x19, x20, [sp, #16]
 1d0:	ldp	x21, x22, [sp, #32]
 1d4:	ldr	x23, [sp, #48]
 1d8:	ldp	x29, x30, [sp], #64
 1dc:	ret
 1e0:	add	x0, x1, #0x1
 1e4:	str	x0, [x19, #176]
 1e8:	ldr	x2, [x19, #184]
 1ec:	cmp	x0, x2
 1f0:	b.eq	23c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x23c>  // b.none
 1f4:	ldrb	w0, [x1, #1]
 1f8:	cmp	w0, #0x3a
 1fc:	b.eq	240 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x240>  // b.none
 200:	cmp	w0, #0x3d
 204:	b.eq	254 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x254>  // b.none
 208:	cmp	w0, #0x21
 20c:	b.ne	280 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x280>  // b.any
 210:	add	x1, x1, #0x2
 214:	str	x1, [x19, #176]
 218:	mov	w0, #0x7                   	// #7
 21c:	str	w0, [x19, #144]
 220:	add	x0, x19, #0xc8
 224:	mov	w4, #0x6e                  	// #110
 228:	mov	x3, #0x1                   	// #1
 22c:	ldr	x2, [x0, #8]
 230:	mov	x1, #0x0                   	// #0
 234:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 238:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 23c:	bl	0 <abort>
 240:	add	x1, x1, #0x2
 244:	str	x1, [x19, #176]
 248:	mov	w0, #0x6                   	// #6
 24c:	str	w0, [x19, #144]
 250:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 254:	add	x1, x1, #0x2
 258:	str	x1, [x19, #176]
 25c:	mov	w0, #0x7                   	// #7
 260:	str	w0, [x19, #144]
 264:	add	x0, x19, #0xc8
 268:	mov	w4, #0x70                  	// #112
 26c:	mov	x3, #0x1                   	// #1
 270:	ldr	x2, [x0, #8]
 274:	mov	x1, #0x0                   	// #0
 278:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 27c:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 280:	bl	0 <abort>
 284:	mov	w0, #0x8                   	// #8
 288:	str	w0, [x19, #144]
 28c:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 290:	mov	w0, #0x2                   	// #2
 294:	str	w0, [x19, #136]
 298:	mov	w0, #0x1                   	// #1
 29c:	strb	w0, [x19, #168]
 2a0:	ldr	x0, [x19, #176]
 2a4:	ldr	x1, [x19, #184]
 2a8:	cmp	x0, x1
 2ac:	b.eq	2bc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2bc>  // b.none
 2b0:	ldrb	w1, [x0]
 2b4:	cmp	w1, #0x5e
 2b8:	b.eq	2c8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2c8>  // b.none
 2bc:	mov	w0, #0x9                   	// #9
 2c0:	str	w0, [x19, #144]
 2c4:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 2c8:	mov	w1, #0xa                   	// #10
 2cc:	str	w1, [x19, #144]
 2d0:	add	x0, x0, #0x1
 2d4:	str	x0, [x19, #176]
 2d8:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 2dc:	mov	w0, #0x1                   	// #1
 2e0:	str	w0, [x19, #136]
 2e4:	mov	w0, #0xc                   	// #12
 2e8:	str	w0, [x19, #144]
 2ec:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 2f0:	ldr	w0, [x21, #4]
 2f4:	str	w0, [x19, #144]
 2f8:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>
 2fc:	mov	w0, #0x1                   	// #1
 300:	str	w0, [x19, #144]
 304:	add	x0, x19, #0xc8
 308:	mov	w4, w20
 30c:	mov	x3, #0x1                   	// #1
 310:	ldr	x2, [x0, #8]
 314:	mov	x1, #0x0                   	// #0
 318:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 31c:	b	1cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1cc>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	ldr	x2, [x19, #184]
  18:	cmp	x0, x2
  1c:	b.eq	88 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x88>  // b.none
  20:	add	x1, x0, #0x1
  24:	str	x1, [x19, #176]
  28:	ldrb	w4, [x0]
  2c:	ldr	x3, [x19, #192]
  30:	and	x5, x4, #0xff
  34:	ldr	x3, [x3, #48]
  38:	ldrh	w3, [x3, x5, lsl #1]
  3c:	tbnz	w3, #11, 98 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x98>
  40:	cmp	w4, #0x2c
  44:	b.eq	17c <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x17c>  // b.none
  48:	ldr	w5, [x19, #140]
  4c:	mov	w3, #0x120                 	// #288
  50:	tst	w5, w3
  54:	b.eq	1a0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1a0>  // b.none
  58:	cmp	w4, #0x5c
  5c:	ccmp	x2, x1, #0x4, eq  // eq = none
  60:	b.eq	190 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x190>  // b.none
  64:	ldrb	w1, [x0, #1]
  68:	cmp	w1, #0x7d
  6c:	b.ne	190 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x190>  // b.any
  70:	str	wzr, [x19, #136]
  74:	mov	w1, #0xd                   	// #13
  78:	str	w1, [x19, #144]
  7c:	add	x0, x0, #0x2
  80:	str	x0, [x19, #176]
  84:	b	184 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x184>
  88:	stp	x21, x22, [sp, #32]
  8c:	stp	x23, x24, [sp, #48]
  90:	stp	x25, x26, [sp, #64]
  94:	bl	0 <abort>
  98:	stp	x23, x24, [sp, #48]
  9c:	mov	w0, #0x1a                  	// #26
  a0:	str	w0, [x19, #144]
  a4:	add	x23, x19, #0xc8
  a8:	mov	x3, #0x1                   	// #1
  ac:	ldr	x2, [x23, #8]
  b0:	mov	x1, #0x0                   	// #0
  b4:	mov	x0, x23
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  bc:	ldr	x0, [x19, #176]
  c0:	ldr	x1, [x19, #184]
  c4:	cmp	x0, x1
  c8:	b.eq	1c8 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1c8>  // b.none
  cc:	stp	x21, x22, [sp, #32]
  d0:	stp	x25, x26, [sp, #64]
  d4:	add	x22, x19, #0xd8
  d8:	mov	x25, #0xf                   	// #15
  dc:	mov	x24, #0x1                   	// #1
  e0:	b	128 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x128>
  e4:	mov	x0, x25
  e8:	b	160 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x160>
  ec:	mov	x4, x24
  f0:	mov	x3, #0x0                   	// #0
  f4:	mov	x2, #0x0                   	// #0
  f8:	mov	x1, x21
  fc:	mov	x0, x23
 100:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 104:	ldr	x0, [x19, #200]
 108:	strb	w26, [x0, x21]
 10c:	str	x20, [x19, #208]
 110:	ldr	x0, [x19, #200]
 114:	strb	wzr, [x0, x20]
 118:	ldr	x0, [x19, #176]
 11c:	ldr	x1, [x19, #184]
 120:	cmp	x0, x1
 124:	b.eq	16c <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x16c>  // b.none
 128:	ldr	x1, [x19, #192]
 12c:	ldrb	w2, [x0]
 130:	ldr	x1, [x1, #48]
 134:	ldrh	w1, [x1, x2, lsl #1]
 138:	tbz	w1, #11, 1d0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1d0>
 13c:	add	x1, x0, #0x1
 140:	str	x1, [x19, #176]
 144:	ldrb	w26, [x0]
 148:	ldr	x21, [x19, #208]
 14c:	add	x20, x21, #0x1
 150:	ldr	x0, [x19, #200]
 154:	cmp	x0, x22
 158:	b.eq	e4 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xe4>  // b.none
 15c:	ldr	x0, [x19, #216]
 160:	cmp	x20, x0
 164:	b.ls	104 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x104>  // b.plast
 168:	b	ec <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xec>
 16c:	ldp	x21, x22, [sp, #32]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x25, x26, [sp, #64]
 178:	b	184 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x184>
 17c:	mov	w0, #0x19                  	// #25
 180:	str	w0, [x19, #144]
 184:	ldp	x19, x20, [sp, #16]
 188:	ldp	x29, x30, [sp], #80
 18c:	ret
 190:	stp	x21, x22, [sp, #32]
 194:	stp	x23, x24, [sp, #48]
 198:	stp	x25, x26, [sp, #64]
 19c:	bl	0 <abort>
 1a0:	cmp	w4, #0x7d
 1a4:	b.ne	1b8 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1b8>  // b.any
 1a8:	str	wzr, [x19, #136]
 1ac:	mov	w0, #0xd                   	// #13
 1b0:	str	w0, [x19, #144]
 1b4:	b	184 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x184>
 1b8:	stp	x21, x22, [sp, #32]
 1bc:	stp	x23, x24, [sp, #48]
 1c0:	stp	x25, x26, [sp, #64]
 1c4:	bl	0 <abort>
 1c8:	ldp	x23, x24, [sp, #48]
 1cc:	b	184 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x184>
 1d0:	ldp	x21, x22, [sp, #32]
 1d4:	ldp	x23, x24, [sp, #48]
 1d8:	ldp	x25, x26, [sp, #64]
 1dc:	b	184 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x184>

Disassembly of section .text._ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	mov	x25, x1
  1c:	mov	x26, x2
  20:	ldr	x23, [x0, #8]
  24:	ldr	x24, [x0]
  28:	sub	x1, x23, x24
  2c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  30:	cmp	x2, x1, asr #3
  34:	b.eq	e0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xe0>  // b.none
  38:	mov	x20, x0
  3c:	asr	x0, x1, #3
  40:	cmp	x0, #0x0
  44:	csinc	x3, x0, xzr, ne  // ne = any
  48:	adds	x3, x3, x0
  4c:	b.cs	118 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x118>  // b.hs, b.nlast
  50:	mov	x22, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	x3, x22
  58:	csel	x22, x3, x22, ls  // ls = plast
  5c:	sub	x19, x25, x24
  60:	mov	x21, #0x0                   	// #0
  64:	cbz	x3, 74 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x74>
  68:	lsl	x0, x22, #3
  6c:	bl	0 <_Znwm>
  70:	mov	x21, x0
  74:	ldr	x0, [x26]
  78:	str	x0, [x21, x19]
  7c:	cmp	x19, #0x0
  80:	b.gt	ec <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xec>
  84:	add	x19, x19, #0x8
  88:	add	x19, x21, x19
  8c:	sub	x23, x23, x25
  90:	cmp	x23, #0x0
  94:	b.le	a8 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xa8>
  98:	mov	x2, x23
  9c:	mov	x1, x25
  a0:	mov	x0, x19
  a4:	bl	0 <memcpy>
  a8:	add	x19, x19, x23
  ac:	cbz	x24, b8 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xb8>
  b0:	mov	x0, x24
  b4:	bl	0 <_ZdlPv>
  b8:	str	x21, [x20]
  bc:	str	x19, [x20, #8]
  c0:	add	x21, x21, x22, lsl #3
  c4:	str	x21, [x20, #16]
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x21, x22, [sp, #32]
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	ldp	x29, x30, [sp], #80
  dc:	ret
  e0:	adrp	x0, 0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>
  e4:	add	x0, x0, #0x0
  e8:	bl	0 <_ZSt20__throw_length_errorPKc>
  ec:	mov	x2, x19
  f0:	mov	x1, x24
  f4:	mov	x0, x21
  f8:	bl	0 <memmove>
  fc:	add	x19, x19, #0x8
 100:	add	x19, x21, x19
 104:	sub	x23, x23, x25
 108:	cmp	x23, #0x0
 10c:	b.gt	98 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x98>
 110:	add	x19, x19, x23
 114:	b	b0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xb0>
 118:	sub	x19, x25, x24
 11c:	mov	x22, #0xfffffffffffffff     	// #1152921504606846975
 120:	b	68 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x68>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE12_M_eat_classEc:

0000000000000000 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x19, x0
  20:	and	w22, w1, #0xff
  24:	add	x24, x0, #0xc8
  28:	str	xzr, [x24, #8]
  2c:	ldr	x0, [x0, #200]
  30:	strb	wzr, [x0]
  34:	ldr	x0, [x19, #176]
  38:	ldr	x1, [x19, #184]
  3c:	cmp	x0, x1
  40:	b.eq	124 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x124>  // b.none
  44:	add	x23, x19, #0xd8
  48:	mov	x26, #0xf                   	// #15
  4c:	mov	x25, #0x1                   	// #1
  50:	b	98 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x98>
  54:	mov	x0, x26
  58:	b	c8 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xc8>
  5c:	mov	x4, x25
  60:	mov	x3, #0x0                   	// #0
  64:	mov	x2, #0x0                   	// #0
  68:	mov	x1, x21
  6c:	mov	x0, x24
  70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  74:	ldr	x0, [x19, #200]
  78:	strb	w27, [x0, x21]
  7c:	str	x20, [x19, #208]
  80:	ldr	x0, [x19, #200]
  84:	strb	wzr, [x0, x20]
  88:	ldr	x0, [x19, #176]
  8c:	ldr	x1, [x19, #184]
  90:	cmp	x0, x1
  94:	b.eq	124 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x124>  // b.none
  98:	ldrb	w2, [x0]
  9c:	cmp	w2, w22
  a0:	b.eq	d4 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xd4>  // b.none
  a4:	add	x1, x0, #0x1
  a8:	str	x1, [x19, #176]
  ac:	ldrb	w27, [x0]
  b0:	ldr	x21, [x19, #208]
  b4:	add	x20, x21, #0x1
  b8:	ldr	x0, [x19, #200]
  bc:	cmp	x0, x23
  c0:	b.eq	54 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x54>  // b.none
  c4:	ldr	x0, [x19, #216]
  c8:	cmp	x20, x0
  cc:	b.ls	74 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x74>  // b.plast
  d0:	b	5c <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x5c>
  d4:	cmp	x0, x1
  d8:	b.eq	124 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x124>  // b.none
  dc:	add	x2, x0, #0x1
  e0:	str	x2, [x19, #176]
  e4:	ldrb	w3, [x0]
  e8:	cmp	w3, w22
  ec:	ccmp	x2, x1, #0x4, eq  // eq = none
  f0:	b.eq	124 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x124>  // b.none
  f4:	add	x1, x0, #0x2
  f8:	str	x1, [x19, #176]
  fc:	ldrb	w0, [x0, #1]
 100:	cmp	w0, #0x5d
 104:	b.ne	124 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x124>  // b.any
 108:	ldp	x19, x20, [sp, #16]
 10c:	ldp	x21, x22, [sp, #32]
 110:	ldp	x23, x24, [sp, #48]
 114:	ldp	x25, x26, [sp, #64]
 118:	ldr	x27, [sp, #80]
 11c:	ldp	x29, x30, [sp], #96
 120:	ret
 124:	cmp	w22, #0x3a
 128:	b.ne	130 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x130>  // b.any
 12c:	bl	0 <abort>
 130:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	ldr	x2, [x19, #184]
  18:	cmp	x0, x2
  1c:	b.eq	74 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x74>  // b.none
  20:	add	x1, x0, #0x1
  24:	str	x1, [x19, #176]
  28:	ldrb	w4, [x0]
  2c:	cmp	w4, #0x2d
  30:	b.eq	78 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x78>  // b.none
  34:	cmp	w4, #0x5b
  38:	b.eq	90 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x90>  // b.none
  3c:	cmp	w4, #0x5d
  40:	b.eq	13c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x13c>  // b.none
  44:	cmp	w4, #0x5c
  48:	b.ne	15c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x15c>  // b.any
  4c:	ldr	w1, [x19, #140]
  50:	mov	w0, #0x90                  	// #144
  54:	tst	w1, w0
  58:	b.eq	15c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x15c>  // b.none
  5c:	ldr	x1, [x19, #240]
  60:	asr	x2, x1, #1
  64:	add	x0, x19, x2
  68:	tbnz	w1, #0, 17c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x17c>
  6c:	ldr	x1, [x19, #232]
  70:	b	188 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x188>
  74:	bl	0 <abort>
  78:	mov	w0, #0x1c                  	// #28
  7c:	str	w0, [x19, #144]
  80:	strb	wzr, [x19, #168]
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret
  90:	cmp	x2, x1
  94:	b.eq	d8 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xd8>  // b.none
  98:	ldrb	w1, [x0, #1]
  9c:	cmp	w1, #0x2e
  a0:	b.eq	dc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xdc>  // b.none
  a4:	cmp	w1, #0x3a
  a8:	b.eq	fc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xfc>  // b.none
  ac:	cmp	w1, #0x3d
  b0:	b.eq	11c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x11c>  // b.none
  b4:	mov	w0, #0x1                   	// #1
  b8:	str	w0, [x19, #144]
  bc:	add	x0, x19, #0xc8
  c0:	mov	w4, #0x5b                  	// #91
  c4:	mov	x3, #0x1                   	// #1
  c8:	ldr	x2, [x0, #8]
  cc:	mov	x1, #0x0                   	// #0
  d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  d4:	b	80 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x80>
  d8:	bl	0 <abort>
  dc:	mov	w1, #0x10                  	// #16
  e0:	str	w1, [x19, #144]
  e4:	add	x1, x0, #0x2
  e8:	str	x1, [x19, #176]
  ec:	ldrb	w1, [x0, #1]
  f0:	mov	x0, x19
  f4:	bl	0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>
  f8:	b	80 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x80>
  fc:	mov	w1, #0xf                   	// #15
 100:	str	w1, [x19, #144]
 104:	add	x1, x0, #0x2
 108:	str	x1, [x19, #176]
 10c:	ldrb	w1, [x0, #1]
 110:	mov	x0, x19
 114:	bl	0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>
 118:	b	80 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x80>
 11c:	mov	w1, #0x11                  	// #17
 120:	str	w1, [x19, #144]
 124:	add	x1, x0, #0x2
 128:	str	x1, [x19, #176]
 12c:	ldrb	w1, [x0, #1]
 130:	mov	x0, x19
 134:	bl	0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>
 138:	b	80 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x80>
 13c:	ldr	w0, [x19, #140]
 140:	tbnz	w0, #4, 14c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x14c>
 144:	ldrb	w0, [x19, #168]
 148:	cbnz	w0, 15c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x15c>
 14c:	mov	w0, #0xb                   	// #11
 150:	str	w0, [x19, #144]
 154:	str	wzr, [x19, #136]
 158:	b	80 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x80>
 15c:	mov	w0, #0x1                   	// #1
 160:	str	w0, [x19, #144]
 164:	add	x0, x19, #0xc8
 168:	mov	x3, #0x1                   	// #1
 16c:	ldr	x2, [x0, #8]
 170:	mov	x1, #0x0                   	// #0
 174:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 178:	b	80 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x80>
 17c:	ldr	x2, [x19, x2]
 180:	ldr	x1, [x19, #232]
 184:	ldr	x1, [x2, x1]
 188:	blr	x1
 18c:	b	80 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x80>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE10_M_advanceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>:
   0:	ldr	x2, [x0, #176]
   4:	ldr	x1, [x0, #184]
   8:	cmp	x2, x1
   c:	b.eq	38 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x38>  // b.none
  10:	stp	x29, x30, [sp, #-16]!
  14:	mov	x29, sp
  18:	ldr	w1, [x0, #136]
  1c:	cbz	w1, 44 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x44>
  20:	cmp	w1, #0x2
  24:	b.eq	4c <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x4c>  // b.none
  28:	cmp	w1, #0x1
  2c:	b.eq	54 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x54>  // b.none
  30:	ldp	x29, x30, [sp], #16
  34:	ret
  38:	mov	w1, #0x1b                  	// #27
  3c:	str	w1, [x0, #144]
  40:	ret
  44:	bl	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  48:	b	30 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x30>
  4c:	bl	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  50:	b	30 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x30>
  54:	bl	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  58:	b	30 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x30>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE>:
   0:	ldr	w2, [x0, #152]
   4:	cmp	w1, w2
   8:	b.eq	14 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE+0x14>  // b.none
   c:	mov	w0, #0x0                   	// #0
  10:	ret
  14:	stp	x29, x30, [sp, #-32]!
  18:	mov	x29, sp
  1c:	str	x19, [sp, #16]
  20:	add	x19, x0, #0x8
  24:	add	x1, x0, #0xd0
  28:	add	x0, x0, #0x110
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE>
  38:	mov	w0, #0x1                   	// #1
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE15_M_pop_back_auxEv:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE15_M_pop_back_auxEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #56]
  14:	bl	0 <_ZdlPv>
  18:	ldr	x0, [x19, #72]
  1c:	sub	x2, x0, #0x8
  20:	str	x2, [x19, #72]
  24:	ldur	x0, [x0, #-8]
  28:	str	x0, [x19, #56]
  2c:	add	x2, x0, #0x1f8
  30:	str	x2, [x19, #64]
  34:	add	x0, x0, #0x1e0
  38:	str	x0, [x19, #48]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv>:
   0:	ldr	x1, [x0, #352]
   4:	ldr	x2, [x0, #360]
   8:	cmp	x1, x2
   c:	b.eq	2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv+0x2c>  // b.none
  10:	sub	x2, x1, #0x18
  14:	ldp	x4, x5, [x1, #-24]
  18:	stp	x4, x5, [x8]
  1c:	ldur	x1, [x1, #-8]
  20:	str	x1, [x8, #16]
  24:	str	x2, [x0, #352]
  28:	ret
  2c:	stp	x29, x30, [sp, #-16]!
  30:	mov	x29, sp
  34:	ldr	x1, [x0, #376]
  38:	ldur	x1, [x1, #-8]
  3c:	ldp	x2, x3, [x1, #480]
  40:	stp	x2, x3, [x8]
  44:	ldr	x1, [x1, #496]
  48:	str	x1, [x8, #16]
  4c:	add	x0, x0, #0x130
  50:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv>
  54:	ldp	x29, x30, [sp], #16
  58:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	stp	x27, x28, [sp, #80]
  1c:	mov	x23, x0
  20:	str	x2, [sp, #104]
  24:	ldr	x19, [x0, #8]
  28:	ldr	x24, [x0]
  2c:	sub	x0, x19, x24
  30:	mov	x2, #0x3ffffffffffffff     	// #288230376151711743
  34:	cmp	x2, x0, asr #5
  38:	b.eq	21c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x21c>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x3
  44:	mov	x22, x1
  48:	asr	x1, x0, #5
  4c:	cmp	x1, #0x0
  50:	csinc	x0, x1, xzr, ne  // ne = any
  54:	adds	x0, x0, x1
  58:	b.cs	23c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x23c>  // b.hs, b.nlast
  5c:	mov	x27, #0x3ffffffffffffff     	// #288230376151711743
  60:	cmp	x0, x27
  64:	csel	x27, x0, x27, ls  // ls = plast
  68:	sub	x28, x20, x24
  6c:	mov	x21, #0x0                   	// #0
  70:	cbz	x0, 80 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x80>
  74:	lsl	x0, x27, #5
  78:	bl	0 <_Znwm>
  7c:	mov	x21, x0
  80:	add	x26, x21, x28
  84:	ldr	x0, [sp, #104]
  88:	ldr	x0, [x0]
  8c:	str	x0, [x21, x28]
  90:	ldr	x28, [x25, #8]
  94:	ldr	x0, [x25]
  98:	sub	x28, x28, x0
  9c:	asr	x0, x28, #3
  a0:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a4:	movk	x1, #0xaaab
  a8:	mul	x0, x0, x1
  ac:	str	xzr, [x26, #8]
  b0:	str	xzr, [x26, #16]
  b4:	str	xzr, [x26, #24]
  b8:	cbz	x0, 22c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x22c>
  bc:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  c0:	movk	x1, #0x555, lsl #48
  c4:	cmp	x0, x1
  c8:	b.hi	228 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x228>  // b.pmore
  cc:	mov	x0, x28
  d0:	bl	0 <_Znwm>
  d4:	str	x0, [x26, #8]
  d8:	str	x0, [x26, #16]
  dc:	add	x28, x0, x28
  e0:	str	x28, [x26, #24]
  e4:	ldr	x6, [x25]
  e8:	ldr	x3, [x25, #8]
  ec:	cmp	x6, x3
  f0:	b.eq	14c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x14c>  // b.none
  f4:	mov	x1, x6
  f8:	mov	x2, x0
  fc:	ldp	x4, x5, [x1]
 100:	stp	x4, x5, [x2]
 104:	ldr	x4, [x1, #16]
 108:	str	x4, [x2, #16]
 10c:	add	x2, x2, #0x18
 110:	add	x1, x1, #0x18
 114:	cmp	x3, x1
 118:	b.ne	fc <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xfc>  // b.any
 11c:	sub	x1, x3, #0x18
 120:	sub	x1, x1, x6
 124:	lsr	x1, x1, #3
 128:	mov	x2, #0xaaab                	// #43691
 12c:	movk	x2, #0xaaaa, lsl #16
 130:	movk	x2, #0xaaaa, lsl #32
 134:	movk	x2, #0xaaa, lsl #48
 138:	mul	x1, x1, x2
 13c:	and	x1, x1, #0x1fffffffffffffff
 140:	add	x1, x1, #0x1
 144:	add	x1, x1, x1, lsl #1
 148:	add	x0, x0, x1, lsl #3
 14c:	str	x0, [x26, #16]
 150:	cmp	x20, x24
 154:	b.eq	234 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x234>  // b.none
 158:	mov	x1, x21
 15c:	mov	x0, x24
 160:	ldr	x2, [x0]
 164:	str	x2, [x1]
 168:	ldr	x2, [x0, #8]
 16c:	str	x2, [x1, #8]
 170:	ldr	x2, [x0, #16]
 174:	str	x2, [x1, #16]
 178:	ldr	x2, [x0, #24]
 17c:	str	x2, [x1, #24]
 180:	add	x0, x0, #0x20
 184:	add	x1, x1, #0x20
 188:	cmp	x22, x0
 18c:	b.ne	160 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x160>  // b.any
 190:	sub	x22, x20, x24
 194:	add	x22, x21, x22
 198:	add	x22, x22, #0x20
 19c:	cmp	x20, x19
 1a0:	b.eq	1e4 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1e4>  // b.none
 1a4:	mov	x0, x20
 1a8:	mov	x1, x22
 1ac:	ldr	x2, [x0]
 1b0:	str	x2, [x1]
 1b4:	ldr	x2, [x0, #8]
 1b8:	str	x2, [x1, #8]
 1bc:	ldr	x2, [x0, #16]
 1c0:	str	x2, [x1, #16]
 1c4:	ldr	x2, [x0, #24]
 1c8:	str	x2, [x1, #24]
 1cc:	add	x0, x0, #0x20
 1d0:	add	x1, x1, #0x20
 1d4:	cmp	x0, x19
 1d8:	b.ne	1ac <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1ac>  // b.any
 1dc:	sub	x19, x19, x20
 1e0:	add	x22, x22, x19
 1e4:	cbz	x24, 1f0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1f0>
 1e8:	mov	x0, x24
 1ec:	bl	0 <_ZdlPv>
 1f0:	str	x21, [x23]
 1f4:	str	x22, [x23, #8]
 1f8:	add	x21, x21, x27, lsl #5
 1fc:	str	x21, [x23, #16]
 200:	ldp	x19, x20, [sp, #16]
 204:	ldp	x21, x22, [sp, #32]
 208:	ldp	x23, x24, [sp, #48]
 20c:	ldp	x25, x26, [sp, #64]
 210:	ldp	x27, x28, [sp, #80]
 214:	ldp	x29, x30, [sp], #112
 218:	ret
 21c:	adrp	x0, 0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
 220:	add	x0, x0, #0x0
 224:	bl	0 <_ZSt20__throw_length_errorPKc>
 228:	bl	0 <_ZSt17__throw_bad_allocv>
 22c:	mov	x0, #0x0                   	// #0
 230:	b	d4 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xd4>
 234:	mov	x22, x21
 238:	b	198 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x198>
 23c:	sub	x28, x20, x24
 240:	mov	x27, #0x3ffffffffffffff     	// #288230376151711743
 244:	b	74 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x74>

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x2
  18:	ldr	x20, [x0, #8]
  1c:	ldr	x0, [x0, #16]
  20:	cmp	x20, x0
  24:	b.eq	11c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x11c>  // b.none
  28:	ldr	x1, [x1]
  2c:	mov	x0, x20
  30:	str	x1, [x0], #8
  34:	ldr	x22, [x2, #8]
  38:	ldr	x1, [x2]
  3c:	sub	x22, x22, x1
  40:	asr	x1, x22, #3
  44:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  48:	movk	x2, #0xaaab
  4c:	mul	x1, x1, x2
  50:	str	xzr, [x20, #8]
  54:	str	xzr, [x0, #8]
  58:	str	xzr, [x0, #16]
  5c:	cbz	x1, 114 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x114>
  60:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  64:	movk	x0, #0x555, lsl #48
  68:	cmp	x1, x0
  6c:	b.hi	110 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x110>  // b.pmore
  70:	mov	x0, x22
  74:	bl	0 <_Znwm>
  78:	str	x0, [x20, #8]
  7c:	str	x0, [x20, #16]
  80:	add	x22, x0, x22
  84:	str	x22, [x20, #24]
  88:	ldr	x6, [x21]
  8c:	ldr	x1, [x21, #8]
  90:	cmp	x6, x1
  94:	b.eq	f0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0xf0>  // b.none
  98:	mov	x2, x6
  9c:	mov	x3, x0
  a0:	ldp	x4, x5, [x2]
  a4:	stp	x4, x5, [x3]
  a8:	ldr	x4, [x2, #16]
  ac:	str	x4, [x3, #16]
  b0:	add	x3, x3, #0x18
  b4:	add	x2, x2, #0x18
  b8:	cmp	x1, x2
  bc:	b.ne	a0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0xa0>  // b.any
  c0:	sub	x1, x1, #0x18
  c4:	sub	x1, x1, x6
  c8:	lsr	x1, x1, #3
  cc:	mov	x2, #0xaaab                	// #43691
  d0:	movk	x2, #0xaaaa, lsl #16
  d4:	movk	x2, #0xaaaa, lsl #32
  d8:	movk	x2, #0xaaa, lsl #48
  dc:	mul	x1, x1, x2
  e0:	and	x1, x1, #0x1fffffffffffffff
  e4:	add	x1, x1, #0x1
  e8:	add	x1, x1, x1, lsl #1
  ec:	add	x0, x0, x1, lsl #3
  f0:	str	x0, [x20, #16]
  f4:	ldr	x0, [x19, #8]
  f8:	add	x0, x0, #0x20
  fc:	str	x0, [x19, #8]
 100:	ldp	x19, x20, [sp, #16]
 104:	ldp	x21, x22, [sp, #32]
 108:	ldp	x29, x30, [sp], #48
 10c:	ret
 110:	bl	0 <_ZSt17__throw_bad_allocv>
 114:	mov	x0, #0x0                   	// #0
 118:	b	78 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x78>
 11c:	mov	x3, x2
 120:	mov	x2, x1
 124:	mov	x1, x20
 128:	mov	x0, x19
 12c:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>
 130:	b	100 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x100>

Disassembly of section .text._ZNKSt8functionIFbcEEclEc:

0000000000000000 <_ZNKSt8functionIFbcEEclEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	strb	w1, [sp, #31]
   c:	ldr	x1, [x0, #16]
  10:	cbz	x1, 28 <_ZNKSt8functionIFbcEEclEc+0x28>
  14:	ldr	x2, [x0, #24]
  18:	add	x1, sp, #0x1f
  1c:	blr	x2
  20:	ldp	x29, x30, [sp], #32
  24:	ret
  28:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE5valueEci:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>:
   0:	stp	x29, x30, [sp, #-496]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w22, w2
  18:	add	x0, sp, #0x48
  1c:	add	x23, x0, #0x10
  20:	str	x23, [sp, #72]
  24:	mov	w2, w1
  28:	mov	x1, #0x1                   	// #1
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  30:	add	x19, sp, #0x70
  34:	add	x24, sp, #0xe8
  38:	mov	x0, x24
  3c:	bl	0 <_ZNSt8ios_baseC2Ev>
  40:	adrp	x0, 0 <_ZTVSt9basic_iosIcSt11char_traitsIcEE>
  44:	ldr	x0, [x0]
  48:	add	x0, x0, #0x10
  4c:	str	x0, [sp, #232]
  50:	str	xzr, [sp, #448]
  54:	strb	wzr, [sp, #456]
  58:	strb	wzr, [sp, #457]
  5c:	str	xzr, [sp, #464]
  60:	str	xzr, [sp, #472]
  64:	str	xzr, [sp, #480]
  68:	str	xzr, [sp, #488]
  6c:	adrp	x0, 0 <_ZTTNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  70:	ldr	x0, [x0]
  74:	ldr	x20, [x0, #8]
  78:	str	x20, [sp, #112]
  7c:	ldr	x21, [x0, #16]
  80:	ldur	x0, [x20, #-24]
  84:	str	x21, [x19, x0]
  88:	str	xzr, [sp, #120]
  8c:	ldr	x0, [sp, #112]
  90:	ldur	x0, [x0, #-24]
  94:	mov	x1, #0x0                   	// #0
  98:	add	x0, x19, x0
  9c:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
  a0:	adrp	x0, 0 <_ZTVNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  a4:	ldr	x0, [x0]
  a8:	add	x1, x0, #0x18
  ac:	str	x1, [sp, #112]
  b0:	add	x0, x0, #0x40
  b4:	str	x0, [sp, #232]
  b8:	adrp	x0, 0 <_ZTVSt15basic_streambufIcSt11char_traitsIcEE>
  bc:	ldr	x0, [x0]
  c0:	add	x0, x0, #0x10
  c4:	str	x0, [sp, #128]
  c8:	str	xzr, [sp, #136]
  cc:	str	xzr, [sp, #144]
  d0:	str	xzr, [sp, #152]
  d4:	str	xzr, [sp, #160]
  d8:	str	xzr, [sp, #168]
  dc:	str	xzr, [sp, #176]
  e0:	add	x0, x19, #0x48
  e4:	bl	0 <_ZNSt6localeC1Ev>
  e8:	adrp	x0, 0 <_ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE>
  ec:	ldr	x0, [x0]
  f0:	add	x0, x0, #0x10
  f4:	str	x0, [sp, #128]
  f8:	str	wzr, [sp, #192]
  fc:	ldr	x1, [sp, #72]
 100:	add	x0, x19, #0x68
 104:	str	x0, [sp, #200]
 108:	mov	w3, #0x0                   	// #0
 10c:	ldr	x2, [sp, #80]
 110:	add	x2, x1, x2
 114:	add	x0, x19, #0x58
 118:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>
 11c:	mov	w0, #0x8                   	// #8
 120:	str	w0, [sp, #192]
 124:	add	x19, x19, #0x10
 128:	mov	x3, #0x0                   	// #0
 12c:	mov	x2, #0x0                   	// #0
 130:	ldr	x1, [sp, #200]
 134:	mov	x0, x19
 138:	bl	0 <_ZNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEE7_M_syncEPcmm>
 13c:	mov	x1, x19
 140:	mov	x0, x24
 144:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
 148:	ldr	x0, [sp, #72]
 14c:	cmp	x0, x23
 150:	b.eq	158 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x158>  // b.none
 154:	bl	0 <_ZdlPv>
 158:	cmp	w22, #0x8
 15c:	b.eq	220 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x220>  // b.none
 160:	cmp	w22, #0x10
 164:	b.eq	248 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x248>  // b.none
 168:	add	x1, sp, #0x68
 16c:	add	x0, sp, #0x70
 170:	bl	0 <_ZNSi10_M_extractIlEERSiRT_>
 174:	ldr	w1, [sp, #264]
 178:	mov	w0, #0x5                   	// #5
 17c:	tst	w1, w0
 180:	b.ne	270 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x270>  // b.any
 184:	ldr	w19, [sp, #104]
 188:	adrp	x0, 0 <_ZTVNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
 18c:	ldr	x0, [x0]
 190:	add	x1, x0, #0x18
 194:	str	x1, [sp, #112]
 198:	add	x0, x0, #0x40
 19c:	str	x0, [sp, #232]
 1a0:	adrp	x0, 0 <_ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE>
 1a4:	ldr	x0, [x0]
 1a8:	add	x0, x0, #0x10
 1ac:	str	x0, [sp, #128]
 1b0:	ldr	x0, [sp, #200]
 1b4:	add	x1, sp, #0xd8
 1b8:	cmp	x0, x1
 1bc:	b.eq	1c4 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x1c4>  // b.none
 1c0:	bl	0 <_ZdlPv>
 1c4:	adrp	x0, 0 <_ZTVSt15basic_streambufIcSt11char_traitsIcEE>
 1c8:	ldr	x0, [x0]
 1cc:	add	x0, x0, #0x10
 1d0:	str	x0, [sp, #128]
 1d4:	add	x22, sp, #0x70
 1d8:	add	x0, sp, #0xb8
 1dc:	bl	0 <_ZNSt6localeD1Ev>
 1e0:	str	x20, [sp, #112]
 1e4:	ldur	x0, [x20, #-24]
 1e8:	str	x21, [x22, x0]
 1ec:	str	xzr, [sp, #120]
 1f0:	adrp	x0, 0 <_ZTVSt9basic_iosIcSt11char_traitsIcEE>
 1f4:	ldr	x0, [x0]
 1f8:	add	x0, x0, #0x10
 1fc:	str	x0, [sp, #232]
 200:	add	x0, x22, #0x78
 204:	bl	0 <_ZNSt8ios_baseD2Ev>
 208:	mov	w0, w19
 20c:	ldp	x19, x20, [sp, #16]
 210:	ldp	x21, x22, [sp, #32]
 214:	ldp	x23, x24, [sp, #48]
 218:	ldp	x29, x30, [sp], #496
 21c:	ret
 220:	ldr	x0, [sp, #112]
 224:	ldur	x0, [x0, #-24]
 228:	add	x1, sp, #0x70
 22c:	add	x1, x1, x0
 230:	ldr	w0, [x1, #24]
 234:	mov	w2, #0xffffffb5            	// #-75
 238:	and	w0, w0, w2
 23c:	orr	w0, w0, #0x40
 240:	str	w0, [x1, #24]
 244:	b	168 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x168>
 248:	ldr	x0, [sp, #112]
 24c:	ldur	x0, [x0, #-24]
 250:	add	x1, sp, #0x70
 254:	add	x1, x1, x0
 258:	ldr	w0, [x1, #24]
 25c:	mov	w2, #0xffffffb5            	// #-75
 260:	and	w0, w0, w2
 264:	orr	w0, w0, #0x8
 268:	str	w0, [x1, #24]
 26c:	b	168 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x168>
 270:	mov	w19, #0xffffffff            	// #-1
 274:	b	188 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x188>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x22, x0
  14:	ldr	x0, [x0, #280]
  18:	cbz	x0, 74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x74>
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	w23, w1
  24:	mov	x20, #0x0                   	// #0
  28:	mov	x19, #0x0                   	// #0
  2c:	sxtw	x24, w1
  30:	mul	x19, x24, x19
  34:	ldr	x0, [x22, #272]
  38:	mov	w2, w23
  3c:	ldrb	w1, [x0, x20]
  40:	ldr	x0, [x22, #384]
  44:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>
  48:	add	x19, x19, w0, sxtw
  4c:	add	x20, x20, #0x1
  50:	ldr	x2, [x22, #280]
  54:	cmp	x2, x20
  58:	b.hi	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x30>  // b.pmore
  5c:	ldp	x23, x24, [sp, #48]
  60:	mov	w0, w19
  64:	ldp	x19, x20, [sp, #16]
  68:	ldp	x21, x22, [sp, #32]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret
  74:	mov	x19, #0x0                   	// #0
  78:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x60>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	w1, #0x2                   	// #2
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  18:	ands	w19, w0, #0xff
  1c:	b.eq	58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x58>  // b.none
  20:	mov	w1, #0x8                   	// #8
  24:	mov	x0, x20
  28:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  2c:	mov	w4, w0
  30:	mov	x3, #0x1                   	// #1
  34:	ldr	x2, [x20, #280]
  38:	add	x20, x20, #0x110
  3c:	mov	x1, #0x0                   	// #0
  40:	mov	x0, x20
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  48:	mov	w0, w19
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret
  58:	mov	w1, #0x3                   	// #3
  5c:	mov	x0, x20
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  64:	ands	w19, w0, #0xff
  68:	b.eq	98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x98>  // b.none
  6c:	mov	w1, #0x10                  	// #16
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  78:	mov	w4, w0
  7c:	mov	x3, #0x1                   	// #1
  80:	ldr	x2, [x20, #280]
  84:	add	x20, x20, #0x110
  88:	mov	x1, #0x0                   	// #0
  8c:	mov	x0, x20
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  94:	b	48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x48>
  98:	mov	w1, #0x1                   	// #1
  9c:	mov	x0, x20
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  a4:	and	w19, w0, #0xff
  a8:	b	48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x48>

Disassembly of section .text._ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEvvEET_:

0000000000000000 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEvvEET_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	str	xzr, [x0, #16]
  18:	mov	x0, #0x98                  	// #152
  1c:	bl	0 <_Znwm>
  20:	ldr	x1, [x19]
  24:	str	x1, [x0]
  28:	ldr	x1, [x19, #8]
  2c:	str	x1, [x0, #8]
  30:	ldr	x1, [x19, #16]
  34:	str	x1, [x0, #16]
  38:	str	xzr, [x19, #16]
  3c:	str	xzr, [x19, #8]
  40:	mov	x1, x19
  44:	str	xzr, [x1], #24
  48:	ldr	x3, [x19, #24]
  4c:	str	x3, [x0, #24]
  50:	ldr	x3, [x1, #8]
  54:	str	x3, [x0, #32]
  58:	ldr	x3, [x1, #16]
  5c:	str	x3, [x0, #40]
  60:	str	xzr, [x1, #16]
  64:	str	xzr, [x1, #8]
  68:	str	xzr, [x19, #24]
  6c:	ldr	x3, [x19, #48]
  70:	str	x3, [x0, #48]
  74:	ldr	x3, [x19, #56]
  78:	str	x3, [x0, #56]
  7c:	ldr	x3, [x19, #64]
  80:	str	x3, [x0, #64]
  84:	str	xzr, [x19, #64]
  88:	str	xzr, [x19, #56]
  8c:	str	xzr, [x19, #48]
  90:	ldr	x3, [x19, #72]
  94:	str	x3, [x0, #72]
  98:	ldr	x3, [x19, #80]
  9c:	str	x3, [x0, #80]
  a0:	ldr	x3, [x19, #88]
  a4:	str	x3, [x0, #88]
  a8:	str	xzr, [x19, #88]
  ac:	str	xzr, [x19, #80]
  b0:	str	xzr, [x19, #72]
  b4:	ldr	w1, [x19, #96]
  b8:	str	w1, [x0, #96]
  bc:	ldr	x1, [x19, #104]
  c0:	str	x1, [x0, #104]
  c4:	ldrb	w1, [x19, #112]
  c8:	strb	w1, [x0, #112]
  cc:	add	x1, x0, #0x78
  d0:	add	x19, x19, #0x78
  d4:	ld1	{v0.16b, v1.16b}, [x19]
  d8:	st1	{v0.16b, v1.16b}, [x1]
  dc:	str	x0, [x20]
  e0:	adrp	x0, 0 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEvvEET_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x20, #24]
  ec:	adrp	x0, 0 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEvvEET_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x20, #16]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x29, x30, [sp], #32
 100:	ret

Disassembly of section .text._ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEvvEET_:

0000000000000000 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEvvEET_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	str	xzr, [x0, #16]
  18:	mov	x0, #0xa0                  	// #160
  1c:	bl	0 <_Znwm>
  20:	ldr	x1, [x19]
  24:	str	x1, [x0]
  28:	ldr	x1, [x19, #8]
  2c:	str	x1, [x0, #8]
  30:	ldr	x1, [x19, #16]
  34:	str	x1, [x0, #16]
  38:	str	xzr, [x19, #16]
  3c:	str	xzr, [x19, #8]
  40:	mov	x1, x19
  44:	str	xzr, [x1], #24
  48:	ldr	x3, [x19, #24]
  4c:	str	x3, [x0, #24]
  50:	ldr	x3, [x1, #8]
  54:	str	x3, [x0, #32]
  58:	ldr	x3, [x1, #16]
  5c:	str	x3, [x0, #40]
  60:	str	xzr, [x1, #16]
  64:	str	xzr, [x1, #8]
  68:	str	xzr, [x19, #24]
  6c:	ldr	x3, [x19, #48]
  70:	str	x3, [x0, #48]
  74:	ldr	x3, [x19, #56]
  78:	str	x3, [x0, #56]
  7c:	ldr	x3, [x19, #64]
  80:	str	x3, [x0, #64]
  84:	str	xzr, [x19, #64]
  88:	str	xzr, [x19, #56]
  8c:	str	xzr, [x19, #48]
  90:	ldr	x3, [x19, #72]
  94:	str	x3, [x0, #72]
  98:	ldr	x3, [x19, #80]
  9c:	str	x3, [x0, #80]
  a0:	ldr	x3, [x19, #88]
  a4:	str	x3, [x0, #88]
  a8:	str	xzr, [x19, #88]
  ac:	str	xzr, [x19, #80]
  b0:	str	xzr, [x19, #72]
  b4:	ldr	w1, [x19, #96]
  b8:	str	w1, [x0, #96]
  bc:	ldr	x1, [x19, #104]
  c0:	str	x1, [x0, #104]
  c4:	ldr	x1, [x19, #112]
  c8:	str	x1, [x0, #112]
  cc:	ldrb	w1, [x19, #120]
  d0:	strb	w1, [x0, #120]
  d4:	add	x1, x0, #0x80
  d8:	add	x19, x19, #0x80
  dc:	ld1	{v0.16b, v1.16b}, [x19]
  e0:	st1	{v0.16b, v1.16b}, [x1]
  e4:	str	x0, [x20]
  e8:	adrp	x0, 0 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEvvEET_>
  ec:	ldr	x0, [x0]
  f0:	str	x0, [x20, #24]
  f4:	adrp	x0, 0 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEvvEET_>
  f8:	ldr	x0, [x0]
  fc:	str	x0, [x20, #16]
 100:	ldp	x19, x20, [sp, #16]
 104:	ldp	x29, x30, [sp], #32
 108:	ret

Disassembly of section .text._ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEvvEET_:

0000000000000000 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEvvEET_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	str	xzr, [x0, #16]
  18:	mov	x0, #0xa0                  	// #160
  1c:	bl	0 <_Znwm>
  20:	ldr	x1, [x19]
  24:	str	x1, [x0]
  28:	ldr	x1, [x19, #8]
  2c:	str	x1, [x0, #8]
  30:	ldr	x1, [x19, #16]
  34:	str	x1, [x0, #16]
  38:	str	xzr, [x19, #16]
  3c:	str	xzr, [x19, #8]
  40:	mov	x1, x19
  44:	str	xzr, [x1], #24
  48:	ldr	x3, [x19, #24]
  4c:	str	x3, [x0, #24]
  50:	ldr	x3, [x1, #8]
  54:	str	x3, [x0, #32]
  58:	ldr	x3, [x1, #16]
  5c:	str	x3, [x0, #40]
  60:	str	xzr, [x1, #16]
  64:	str	xzr, [x1, #8]
  68:	str	xzr, [x19, #24]
  6c:	ldr	x3, [x19, #48]
  70:	str	x3, [x0, #48]
  74:	ldr	x3, [x19, #56]
  78:	str	x3, [x0, #56]
  7c:	ldr	x3, [x19, #64]
  80:	str	x3, [x0, #64]
  84:	str	xzr, [x19, #64]
  88:	str	xzr, [x19, #56]
  8c:	str	xzr, [x19, #48]
  90:	ldr	x3, [x19, #72]
  94:	str	x3, [x0, #72]
  98:	ldr	x3, [x19, #80]
  9c:	str	x3, [x0, #80]
  a0:	ldr	x3, [x19, #88]
  a4:	str	x3, [x0, #88]
  a8:	str	xzr, [x19, #88]
  ac:	str	xzr, [x19, #80]
  b0:	str	xzr, [x19, #72]
  b4:	ldr	w1, [x19, #96]
  b8:	str	w1, [x0, #96]
  bc:	ldr	x1, [x19, #104]
  c0:	str	x1, [x0, #104]
  c4:	ldr	x1, [x19, #112]
  c8:	str	x1, [x0, #112]
  cc:	ldrb	w1, [x19, #120]
  d0:	strb	w1, [x0, #120]
  d4:	add	x1, x0, #0x80
  d8:	add	x19, x19, #0x80
  dc:	ld1	{v0.16b, v1.16b}, [x19]
  e0:	st1	{v0.16b, v1.16b}, [x1]
  e4:	str	x0, [x20]
  e8:	adrp	x0, 0 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEvvEET_>
  ec:	ldr	x0, [x0]
  f0:	str	x0, [x20, #24]
  f4:	adrp	x0, 0 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEvvEET_>
  f8:	ldr	x0, [x0]
  fc:	str	x0, [x20, #16]
 100:	ldp	x19, x20, [sp, #16]
 104:	ldp	x29, x30, [sp], #32
 108:	ret

Disassembly of section .text._ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEvvEET_:

0000000000000000 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEvvEET_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	str	xzr, [x0, #16]
  18:	mov	x0, #0xa0                  	// #160
  1c:	bl	0 <_Znwm>
  20:	ldr	x1, [x19]
  24:	str	x1, [x0]
  28:	ldr	x1, [x19, #8]
  2c:	str	x1, [x0, #8]
  30:	ldr	x1, [x19, #16]
  34:	str	x1, [x0, #16]
  38:	str	xzr, [x19, #16]
  3c:	str	xzr, [x19, #8]
  40:	mov	x1, x19
  44:	str	xzr, [x1], #24
  48:	ldr	x3, [x19, #24]
  4c:	str	x3, [x0, #24]
  50:	ldr	x3, [x1, #8]
  54:	str	x3, [x0, #32]
  58:	ldr	x3, [x1, #16]
  5c:	str	x3, [x0, #40]
  60:	str	xzr, [x1, #16]
  64:	str	xzr, [x1, #8]
  68:	str	xzr, [x19, #24]
  6c:	ldr	x3, [x19, #48]
  70:	str	x3, [x0, #48]
  74:	ldr	x3, [x19, #56]
  78:	str	x3, [x0, #56]
  7c:	ldr	x3, [x19, #64]
  80:	str	x3, [x0, #64]
  84:	str	xzr, [x19, #64]
  88:	str	xzr, [x19, #56]
  8c:	str	xzr, [x19, #48]
  90:	ldr	x3, [x19, #72]
  94:	str	x3, [x0, #72]
  98:	ldr	x3, [x19, #80]
  9c:	str	x3, [x0, #80]
  a0:	ldr	x3, [x19, #88]
  a4:	str	x3, [x0, #88]
  a8:	str	xzr, [x19, #88]
  ac:	str	xzr, [x19, #80]
  b0:	str	xzr, [x19, #72]
  b4:	ldr	w1, [x19, #96]
  b8:	str	w1, [x0, #96]
  bc:	ldr	x1, [x19, #104]
  c0:	str	x1, [x0, #104]
  c4:	ldr	x1, [x19, #112]
  c8:	str	x1, [x0, #112]
  cc:	ldrb	w1, [x19, #120]
  d0:	strb	w1, [x0, #120]
  d4:	add	x1, x0, #0x80
  d8:	add	x19, x19, #0x80
  dc:	ld1	{v0.16b, v1.16b}, [x19]
  e0:	st1	{v0.16b, v1.16b}, [x1]
  e4:	str	x0, [x20]
  e8:	adrp	x0, 0 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEvvEET_>
  ec:	ldr	x0, [x0]
  f0:	str	x0, [x20, #24]
  f4:	adrp	x0, 0 <_ZNSt8functionIFbcEEC1INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEvvEET_>
  f8:	ldr	x0, [x0]
  fc:	str	x0, [x20, #16]
 100:	ldp	x19, x20, [sp, #16]
 104:	ldp	x29, x30, [sp], #32
 108:	ret

Disassembly of section .text._ZNSt11_Deque_baseIlSaIlEED2Ev:

0000000000000000 <_ZNSt11_Deque_baseIlSaIlEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 4c <_ZNSt11_Deque_baseIlSaIlEED1Ev+0x4c>
  18:	str	x21, [sp, #32]
  1c:	ldr	x20, [x19, #40]
  20:	ldr	x21, [x19, #72]
  24:	add	x21, x21, #0x8
  28:	cmp	x20, x21
  2c:	b.cs	40 <_ZNSt11_Deque_baseIlSaIlEED1Ev+0x40>  // b.hs, b.nlast
  30:	ldr	x0, [x20], #8
  34:	bl	0 <_ZdlPv>
  38:	cmp	x21, x20
  3c:	b.hi	30 <_ZNSt11_Deque_baseIlSaIlEED1Ev+0x30>  // b.pmore
  40:	ldr	x0, [x19]
  44:	bl	0 <_ZdlPv>
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x20, x1
  18:	mov	x24, x2
  1c:	and	w1, w3, #0xff
  20:	str	w1, [sp, #108]
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	mov	x19, x0
  2c:	add	x0, sp, #0x80
  30:	str	x0, [sp, #112]
  34:	str	xzr, [sp, #120]
  38:	strb	wzr, [sp, #128]
  3c:	cmp	x20, x24
  40:	b.eq	114 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x114>  // b.none
  44:	stp	x25, x26, [sp, #64]
  48:	stp	x27, x28, [sp, #80]
  4c:	add	x27, sp, #0x70
  50:	add	x26, x27, #0x10
  54:	mov	x25, #0xf                   	// #15
  58:	mov	x28, #0x1                   	// #1
  5c:	b	a8 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xa8>
  60:	add	x21, x19, w21, sxtw
  64:	strb	w0, [x21, #313]
  68:	ldr	x23, [sp, #120]
  6c:	add	x21, x23, #0x1
  70:	ldr	x0, [sp, #112]
  74:	cmp	x0, x26
  78:	ldr	x0, [sp, #128]
  7c:	csel	x0, x0, x25, ne  // ne = any
  80:	cmp	x21, x0
  84:	b.hi	f0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xf0>  // b.pmore
  88:	ldr	x0, [sp, #112]
  8c:	strb	w22, [x0, x23]
  90:	str	x21, [sp, #120]
  94:	ldr	x0, [sp, #112]
  98:	strb	wzr, [x0, x21]
  9c:	add	x20, x20, #0x1
  a0:	cmp	x24, x20
  a4:	b.eq	10c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x10c>  // b.none
  a8:	ldr	x0, [x19]
  ac:	ldr	x2, [x0, #32]
  b0:	ldrb	w1, [x20]
  b4:	mov	x0, x19
  b8:	blr	x2
  bc:	mov	w1, w0
  c0:	and	w21, w0, #0xff
  c4:	add	x0, x19, w0, uxtb
  c8:	ldrb	w22, [x0, #313]
  cc:	cbnz	w22, 68 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x68>
  d0:	ldr	x0, [x19]
  d4:	ldr	x3, [x0, #64]
  d8:	mov	w2, #0x0                   	// #0
  dc:	mov	x0, x19
  e0:	blr	x3
  e4:	ands	w22, w0, #0xff
  e8:	b.ne	60 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x60>  // b.any
  ec:	b	68 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x68>
  f0:	mov	x4, x28
  f4:	mov	x3, #0x0                   	// #0
  f8:	mov	x2, #0x0                   	// #0
  fc:	mov	x1, x23
 100:	mov	x0, x27
 104:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 108:	b	88 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x88>
 10c:	ldp	x25, x26, [sp, #64]
 110:	ldp	x27, x28, [sp, #80]
 114:	adrp	x19, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 118:	ldr	x19, [x19]
 11c:	add	x21, x19, #0xf0
 120:	add	x20, sp, #0x70
 124:	mov	x22, x19
 128:	ldr	x1, [x19]
 12c:	mov	x0, x20
 130:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 134:	cbz	w0, 174 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x174>
 138:	add	x19, x19, #0x10
 13c:	cmp	x19, x21
 140:	b.ne	124 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x124>  // b.any
 144:	mov	w19, #0x0                   	// #0
 148:	ldr	x0, [sp, #112]
 14c:	add	x1, sp, #0x80
 150:	cmp	x0, x1
 154:	b.eq	15c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x15c>  // b.none
 158:	bl	0 <_ZdlPv>
 15c:	mov	w0, w19
 160:	ldp	x19, x20, [sp, #16]
 164:	ldp	x21, x22, [sp, #32]
 168:	ldp	x23, x24, [sp, #48]
 16c:	ldp	x29, x30, [sp], #144
 170:	ret
 174:	ldr	w0, [sp, #108]
 178:	cbz	w0, 18c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x18c>
 17c:	ldrh	w0, [x19, #8]
 180:	mov	w19, #0x400                 	// #1024
 184:	tst	w0, #0x300
 188:	b.ne	148 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x148>  // b.any
 18c:	ldr	w19, [x22, #8]
 190:	b	148 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x148>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	and	w21, w1, #0xff
  14:	mov	w19, w2
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	mov	x20, x0
  20:	and	x1, x21, #0xff
  24:	ldr	x0, [x0, #48]
  28:	ldrh	w0, [x0, x1, lsl #1]
  2c:	and	w0, w19, w0
  30:	tst	w0, #0xffff
  34:	b.ne	7c <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x7c>  // b.any
  38:	mov	w0, #0x0                   	// #0
  3c:	tbz	w19, #16, 80 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x80>
  40:	ldrb	w0, [x20, #56]
  44:	cbz	w0, 58 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x58>
  48:	ldrb	w0, [x20, #152]
  4c:	cmp	w21, w0
  50:	cset	w0, eq  // eq = none
  54:	b	80 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x80>
  58:	mov	x0, x20
  5c:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  60:	ldr	x0, [x20]
  64:	ldr	x2, [x0, #48]
  68:	mov	w1, #0x5f                  	// #95
  6c:	mov	x0, x20
  70:	blr	x2
  74:	and	w0, w0, #0xff
  78:	b	4c <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x4c>
  7c:	mov	w0, #0x1                   	// #1
  80:	ldp	x19, x20, [sp, #16]
  84:	ldr	x21, [sp, #32]
  88:	ldp	x29, x30, [sp], #48
  8c:	ret

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	ldr	x1, [x0, #24]
  18:	ldr	x0, [x0, #32]
  1c:	cmp	x0, x1
  20:	b.eq	d4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xd4>  // b.none
  24:	ldr	x0, [x19, #40]
  28:	cmp	x1, x0
  2c:	b.eq	108 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x108>  // b.none
  30:	ldurb	w21, [x1, #-1]
  34:	ldr	x0, [x19, #48]
  38:	ldr	x20, [x0, #16]
  3c:	add	x20, x20, #0x50
  40:	adrp	x1, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  44:	ldr	x1, [x1]
  48:	mov	w3, #0x0                   	// #0
  4c:	add	x2, x1, #0x1
  50:	mov	x0, x20
  54:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  58:	mov	w2, w0
  5c:	mov	w1, w21
  60:	mov	x0, x20
  64:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  68:	and	w20, w0, #0xff
  6c:	ldr	x1, [x19, #24]
  70:	ldr	x2, [x19, #40]
  74:	mov	w0, #0x0                   	// #0
  78:	cmp	x1, x2
  7c:	b.eq	bc <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xbc>  // b.none
  80:	ldrb	w21, [x1]
  84:	ldr	x0, [x19, #48]
  88:	ldr	x19, [x0, #16]
  8c:	add	x19, x19, #0x50
  90:	adrp	x1, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  94:	ldr	x1, [x1]
  98:	mov	w3, #0x0                   	// #0
  9c:	add	x2, x1, #0x1
  a0:	mov	x0, x19
  a4:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  a8:	mov	w2, w0
  ac:	mov	w1, w21
  b0:	mov	x0, x19
  b4:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  b8:	and	w0, w0, #0xff
  bc:	cmp	w0, w20
  c0:	cset	w0, ne  // ne = any
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldr	x21, [sp, #32]
  cc:	ldp	x29, x30, [sp], #48
  d0:	ret
  d4:	ldr	w2, [x19, #136]
  d8:	mov	w0, #0x0                   	// #0
  dc:	tbnz	w2, #2, c4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xc4>
  e0:	ldr	x0, [x19, #40]
  e4:	cmp	x1, x0
  e8:	b.eq	118 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x118>  // b.none
  ec:	ldr	w0, [x19, #136]
  f0:	tbnz	w0, #7, 30 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x30>
  f4:	ldr	x1, [x19, #24]
  f8:	mov	w20, #0x0                   	// #0
  fc:	b	80 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x80>
 100:	mov	w0, #0x0                   	// #0
 104:	b	c4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xc4>
 108:	ldr	w2, [x19, #136]
 10c:	mov	w0, #0x0                   	// #0
 110:	tbnz	w2, #3, c4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xc4>
 114:	b	30 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x30>
 118:	ldr	w0, [x19, #136]
 11c:	tbnz	w0, #3, 100 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x100>
 120:	ldr	w0, [x19, #136]
 124:	mov	w20, #0x0                   	// #0
 128:	tbz	w0, #7, 6c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x6c>
 12c:	b	30 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x30>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	and	w21, w1, #0xff
  18:	ldr	x0, [x0, #120]
  1c:	ldrb	w1, [x0, x2]
  20:	cbnz	w1, 188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
  24:	mov	x20, x2
  28:	mov	w1, #0x1                   	// #1
  2c:	strb	w1, [x0, x2]
  30:	ldr	x2, [x19, #56]
  34:	add	x0, x20, x20, lsl #1
  38:	lsl	x0, x0, #4
  3c:	ldr	x1, [x2, #56]
  40:	add	x22, x1, x0
  44:	ldr	w1, [x1, x0]
  48:	cmp	w1, #0x6
  4c:	b.eq	260 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x260>  // b.none
  50:	b.le	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb4>
  54:	cmp	w1, #0x9
  58:	b.eq	1bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x1bc>  // b.none
  5c:	b.le	140 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x140>
  60:	cmp	w1, #0xb
  64:	b.eq	2bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2bc>  // b.none
  68:	cmp	w1, #0xc
  6c:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.any
  70:	ldr	x0, [x19, #24]
  74:	ldr	x1, [x19, #32]
  78:	cmp	x0, x1
  7c:	b.eq	310 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x310>  // b.none
  80:	cmp	w21, #0x1
  84:	b.eq	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x94>  // b.none
  88:	ldr	x1, [x19, #40]
  8c:	cmp	x0, x1
  90:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.any
  94:	ldrb	w0, [x19, #140]
  98:	cbnz	w0, 188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
  9c:	mov	w0, #0x1                   	// #1
  a0:	strb	w0, [x19, #140]
  a4:	mov	x1, x19
  a8:	ldr	x0, [x19, #64]
  ac:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  b0:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
  b4:	cmp	w1, #0x3
  b8:	b.eq	2fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2fc>  // b.none
  bc:	b.le	f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xf4>
  c0:	cmp	w1, #0x4
  c4:	b.eq	22c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x22c>  // b.none
  c8:	ldr	x1, [x19, #24]
  cc:	ldr	x0, [x19, #40]
  d0:	cmp	x1, x0
  d4:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.any
  d8:	ldr	w0, [x19, #136]
  dc:	tbnz	w0, #1, 188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
  e0:	ldr	x2, [x22, #8]
  e4:	mov	w1, w21
  e8:	mov	x0, x19
  ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  f0:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
  f4:	cmp	w1, #0x1
  f8:	b.eq	31c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x31c>  // b.none
  fc:	cmp	w1, #0x2
 100:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.any
 104:	ldrb	w0, [x22, #24]
 108:	cbz	w0, 198 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x198>
 10c:	ldrb	w0, [x19, #140]
 110:	cbnz	w0, 188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 114:	ldr	x2, [x22, #8]
 118:	mov	w1, w21
 11c:	mov	x0, x19
 120:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 124:	ldrb	w0, [x19, #140]
 128:	cbnz	w0, 188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 12c:	mov	x2, x20
 130:	mov	w1, w21
 134:	mov	x0, x19
 138:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 13c:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 140:	cmp	w1, #0x7
 144:	b.eq	28c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28c>  // b.none
 148:	cmp	w1, #0x8
 14c:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.any
 150:	stp	x23, x24, [sp, #48]
 154:	ldr	x20, [x22, #16]
 158:	add	x20, x20, x20, lsl #1
 15c:	lsl	x20, x20, #3
 160:	ldr	x23, [x19]
 164:	ldr	x24, [x23, x20]
 168:	ldr	x0, [x19, #24]
 16c:	str	x0, [x23, x20]
 170:	ldr	x2, [x22, #8]
 174:	mov	w1, w21
 178:	mov	x0, x19
 17c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 180:	str	x24, [x23, x20]
 184:	ldp	x23, x24, [sp, #48]
 188:	ldp	x19, x20, [sp, #16]
 18c:	ldp	x21, x22, [sp, #32]
 190:	ldp	x29, x30, [sp], #112
 194:	ret
 198:	mov	x2, x20
 19c:	mov	w1, w21
 1a0:	mov	x0, x19
 1a4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1a8:	ldr	x2, [x22, #8]
 1ac:	mov	w1, w21
 1b0:	mov	x0, x19
 1b4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1b8:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 1bc:	stp	x23, x24, [sp, #48]
 1c0:	str	x25, [sp, #64]
 1c4:	ldr	x23, [x22, #16]
 1c8:	add	x23, x23, x23, lsl #1
 1cc:	lsl	x23, x23, #3
 1d0:	ldr	x24, [x19]
 1d4:	add	x20, x24, x23
 1d8:	ldp	x0, x1, [x20]
 1dc:	stp	x0, x1, [sp, #88]
 1e0:	ldr	x0, [x20, #16]
 1e4:	str	x0, [sp, #104]
 1e8:	ldrb	w25, [x20, #16]
 1ec:	ldr	x0, [x19, #24]
 1f0:	str	x0, [x20, #8]
 1f4:	mov	w0, #0x1                   	// #1
 1f8:	strb	w0, [x20, #16]
 1fc:	ldr	x2, [x22, #8]
 200:	mov	w1, w21
 204:	mov	x0, x19
 208:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 20c:	ldr	x0, [sp, #88]
 210:	str	x0, [x24, x23]
 214:	ldr	x0, [sp, #96]
 218:	str	x0, [x20, #8]
 21c:	strb	w25, [x20, #16]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldr	x25, [sp, #64]
 228:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 22c:	ldr	x1, [x19, #24]
 230:	ldr	x0, [x19, #32]
 234:	cmp	x1, x0
 238:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.any
 23c:	ldr	w1, [x19, #136]
 240:	mov	w0, #0x81                  	// #129
 244:	tst	w1, w0
 248:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.any
 24c:	ldr	x2, [x22, #8]
 250:	mov	w1, w21
 254:	mov	x0, x19
 258:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 25c:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 260:	mov	x0, x19
 264:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 268:	ldrb	w1, [x22, #24]
 26c:	eor	w1, w1, #0x1
 270:	cmp	w1, w0, uxtb
 274:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.any
 278:	ldr	x2, [x22, #8]
 27c:	mov	w1, w21
 280:	mov	x0, x19
 284:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 288:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 28c:	ldr	x1, [x22, #16]
 290:	mov	x0, x19
 294:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 298:	ldrb	w1, [x22, #24]
 29c:	eor	w1, w1, #0x1
 2a0:	cmp	w1, w0, uxtb
 2a4:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.any
 2a8:	ldr	x2, [x22, #8]
 2ac:	mov	w1, w21
 2b0:	mov	x0, x19
 2b4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2b8:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 2bc:	ldr	x0, [x19, #24]
 2c0:	ldr	x1, [x19, #40]
 2c4:	cmp	x0, x1
 2c8:	b.eq	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.none
 2cc:	ldrb	w1, [x0]
 2d0:	add	x0, x22, #0x10
 2d4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2d8:	and	w0, w0, #0xff
 2dc:	cbz	w0, 188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 2e0:	ldr	x0, [x22, #8]
 2e4:	str	x0, [sp, #88]
 2e8:	mov	x2, x19
 2ec:	add	x1, sp, #0x58
 2f0:	add	x0, x19, #0x60
 2f4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2f8:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 2fc:	mov	x2, x20
 300:	mov	w1, w21
 304:	mov	x0, x19
 308:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 30c:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 310:	ldr	w1, [x19, #136]
 314:	tbz	w1, #5, 80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x80>
 318:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 31c:	ldr	w0, [x2, #24]
 320:	tbz	w0, #4, 350 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x350>
 324:	ldr	x2, [x22, #16]
 328:	mov	w1, w21
 32c:	mov	x0, x19
 330:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 334:	ldrb	w0, [x19, #140]
 338:	cbnz	w0, 188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 33c:	ldr	x2, [x22, #8]
 340:	mov	w1, w21
 344:	mov	x0, x19
 348:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 34c:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>
 350:	ldr	x2, [x22, #16]
 354:	mov	w1, w21
 358:	mov	x0, x19
 35c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 360:	ldrb	w20, [x19, #140]
 364:	strb	wzr, [x19, #140]
 368:	ldr	x2, [x22, #8]
 36c:	mov	w1, w21
 370:	mov	x0, x19
 374:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 378:	ldrb	w0, [x19, #140]
 37c:	orr	w20, w20, w0
 380:	strb	w20, [x19, #140]
 384:	b	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x188>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x20, x0
  18:	and	w22, w1, #0xff
  1c:	ldr	x0, [x0, #128]
  20:	str	x0, [sp, #88]
  24:	add	x19, x20, #0x60
  28:	ldr	x2, [x20, #64]
  2c:	add	x1, sp, #0x58
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  38:	strb	wzr, [x20, #140]
  3c:	ldr	x1, [x20, #96]
  40:	ldr	x0, [x20, #104]
  44:	cmp	x1, x0
  48:	b.eq	1e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1e4>  // b.none
  4c:	stp	x25, x26, [sp, #64]
  50:	mov	w24, #0x0                   	// #0
  54:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  58:	movk	x23, #0xaaab
  5c:	b	12c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x12c>
  60:	bl	0 <_ZdlPv>
  64:	ldr	x2, [x26]
  68:	mov	w1, w22
  6c:	mov	x0, x20
  70:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  74:	add	x19, x19, #0x20
  78:	cmp	x21, x19
  7c:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xb4>  // b.none
  80:	ldr	x0, [x20]
  84:	mov	x26, x19
  88:	ldr	x1, [x19, #8]
  8c:	str	x1, [x20]
  90:	ldr	x1, [x19, #16]
  94:	str	x1, [x20, #8]
  98:	ldr	x1, [x19, #24]
  9c:	str	x1, [x20, #16]
  a0:	str	xzr, [x19, #8]
  a4:	str	xzr, [x19, #16]
  a8:	str	xzr, [x19, #24]
  ac:	cbnz	x0, 60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x60>
  b0:	b	64 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x64>
  b4:	cmp	w22, #0x1
  b8:	b.eq	e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xe4>  // b.none
  bc:	ldr	x0, [x20, #24]
  c0:	ldr	x1, [x20, #40]
  c4:	cmp	x0, x1
  c8:	b.eq	1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1a4>  // b.none
  cc:	add	x0, x0, #0x1
  d0:	str	x0, [x20, #24]
  d4:	cmp	x21, x25
  d8:	b.eq	10c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x10c>  // b.none
  dc:	mov	x19, x25
  e0:	b	fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xfc>
  e4:	ldrb	w0, [x20, #140]
  e8:	orr	w24, w0, w24
  ec:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xbc>
  f0:	add	x19, x19, #0x20
  f4:	cmp	x21, x19
  f8:	b.eq	10c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x10c>  // b.none
  fc:	ldr	x0, [x19, #8]
 100:	cbz	x0, f0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xf0>
 104:	bl	0 <_ZdlPv>
 108:	b	f0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xf0>
 10c:	cbz	x25, 118 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x118>
 110:	mov	x0, x25
 114:	bl	0 <_ZdlPv>
 118:	strb	wzr, [x20, #140]
 11c:	ldr	x1, [x20, #104]
 120:	ldr	x0, [x20, #96]
 124:	cmp	x1, x0
 128:	b.eq	180 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x180>  // b.none
 12c:	ldr	x0, [x20, #120]
 130:	ldr	x2, [x20, #56]
 134:	ldr	x1, [x2, #64]
 138:	ldr	x2, [x2, #56]
 13c:	sub	x1, x1, x2
 140:	asr	x1, x1, #4
 144:	mul	x1, x1, x23
 148:	cbz	x1, 15c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x15c>
 14c:	add	x1, x0, x1
 150:	strb	wzr, [x0], #1
 154:	cmp	x0, x1
 158:	b.ne	150 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x150>  // b.any
 15c:	ldr	x25, [x20, #96]
 160:	ldr	x21, [x20, #104]
 164:	str	xzr, [x20, #112]
 168:	str	xzr, [x20, #104]
 16c:	str	xzr, [x20, #96]
 170:	cmp	x21, x25
 174:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xb4>  // b.none
 178:	mov	x19, x25
 17c:	b	80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x80>
 180:	ldp	x25, x26, [sp, #64]
 184:	cbnz	w22, 18c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x18c>
 188:	ldrb	w24, [x20, #140]
 18c:	ldr	x22, [x20, #96]
 190:	ldr	x21, [x20, #104]
 194:	cmp	x22, x21
 198:	b.eq	214 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x214>  // b.none
 19c:	mov	x19, x22
 1a0:	b	200 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x200>
 1a4:	cmp	x21, x25
 1a8:	b.eq	1d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1d0>  // b.none
 1ac:	mov	x19, x25
 1b0:	b	1c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1c0>
 1b4:	add	x19, x19, #0x20
 1b8:	cmp	x21, x19
 1bc:	b.eq	1d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1d0>  // b.none
 1c0:	ldr	x0, [x19, #8]
 1c4:	cbz	x0, 1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1b4>
 1c8:	bl	0 <_ZdlPv>
 1cc:	b	1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1b4>
 1d0:	cbz	x25, 1ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1ec>
 1d4:	mov	x0, x25
 1d8:	bl	0 <_ZdlPv>
 1dc:	ldp	x25, x26, [sp, #64]
 1e0:	b	184 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x184>
 1e4:	mov	w24, #0x0                   	// #0
 1e8:	b	184 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x184>
 1ec:	ldp	x25, x26, [sp, #64]
 1f0:	b	184 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x184>
 1f4:	add	x19, x19, #0x20
 1f8:	cmp	x21, x19
 1fc:	b.eq	210 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x210>  // b.none
 200:	ldr	x0, [x19, #8]
 204:	cbz	x0, 1f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1f4>
 208:	bl	0 <_ZdlPv>
 20c:	b	1f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1f4>
 210:	str	x22, [x20, #104]
 214:	mov	w0, w24
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x29, x30, [sp], #96
 228:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>:
   0:	stp	x29, x30, [sp, #-224]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	ldr	x21, [x0, #8]
  1c:	ldr	x0, [x0]
  20:	sub	x21, x21, x0
  24:	asr	x0, x21, #3
  28:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  2c:	movk	x1, #0xaaab
  30:	mul	x0, x0, x1
  34:	str	xzr, [sp, #200]
  38:	str	xzr, [sp, #208]
  3c:	str	xzr, [sp, #216]
  40:	cbz	x0, 274 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x274>
  44:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x1, #0x555, lsl #48
  4c:	cmp	x0, x1
  50:	b.hi	270 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x270>  // b.pmore
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	str	x0, [sp, #200]
  60:	str	x0, [sp, #208]
  64:	add	x21, x0, x21
  68:	str	x21, [sp, #216]
  6c:	ldr	x6, [x19]
  70:	ldr	x2, [x19, #8]
  74:	cmp	x6, x2
  78:	b.eq	d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xd4>  // b.none
  7c:	mov	x1, x6
  80:	mov	x3, x0
  84:	ldp	x4, x5, [x1]
  88:	stp	x4, x5, [x3]
  8c:	ldr	x4, [x1, #16]
  90:	str	x4, [x3, #16]
  94:	add	x3, x3, #0x18
  98:	add	x1, x1, #0x18
  9c:	cmp	x2, x1
  a0:	b.ne	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x84>  // b.any
  a4:	sub	x2, x2, #0x18
  a8:	sub	x2, x2, x6
  ac:	lsr	x2, x2, #3
  b0:	mov	x1, #0xaaab                	// #43691
  b4:	movk	x1, #0xaaaa, lsl #16
  b8:	movk	x1, #0xaaaa, lsl #32
  bc:	movk	x1, #0xaaa, lsl #48
  c0:	mul	x2, x2, x1
  c4:	and	x2, x2, #0x1fffffffffffffff
  c8:	add	x2, x2, #0x1
  cc:	add	x2, x2, x2, lsl #1
  d0:	add	x0, x0, x2, lsl #3
  d4:	str	x0, [sp, #208]
  d8:	ldr	x0, [x19, #48]
  dc:	ldr	w22, [x19, #136]
  e0:	ldr	x2, [x19, #24]
  e4:	ldr	x1, [x19, #40]
  e8:	str	xzr, [sp, #56]
  ec:	str	xzr, [sp, #64]
  f0:	str	xzr, [sp, #72]
  f4:	str	xzr, [sp, #80]
  f8:	str	x2, [sp, #88]
  fc:	str	x1, [sp, #96]
 100:	str	x0, [sp, #104]
 104:	ldr	x0, [x0, #16]
 108:	str	x0, [sp, #112]
 10c:	add	x1, sp, #0xc8
 110:	str	x1, [sp, #120]
 114:	ldr	x1, [x0, #64]
 118:	ldr	x0, [x0, #56]
 11c:	sub	x1, x1, x0
 120:	asr	x1, x1, #4
 124:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 128:	movk	x0, #0xaaab
 12c:	mul	x1, x1, x0
 130:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
 134:	cmp	x1, x0
 138:	b.hi	27c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x27c>  // b.pmore
 13c:	str	xzr, [sp, #128]
 140:	str	xzr, [sp, #136]
 144:	str	xzr, [sp, #144]
 148:	cbz	x1, 31c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x31c>
 14c:	lsl	x21, x1, #4
 150:	mov	x0, x21
 154:	bl	0 <_Znwm>
 158:	str	x0, [sp, #128]
 15c:	add	x1, x0, x21
 160:	str	x1, [sp, #144]
 164:	str	xzr, [x0]
 168:	str	wzr, [x0, #8]
 16c:	add	x0, x0, #0x10
 170:	cmp	x1, x0
 174:	b.ne	164 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x164>  // b.any
 178:	str	x1, [sp, #136]
 17c:	ldr	x0, [sp, #112]
 180:	ldr	x1, [x0, #64]
 184:	ldr	x21, [x0, #56]
 188:	sub	x1, x1, x21
 18c:	asr	x1, x1, #4
 190:	mov	x21, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 194:	movk	x21, #0xaaab
 198:	mul	x21, x1, x21
 19c:	str	xzr, [sp, #152]
 1a0:	str	xzr, [sp, #160]
 1a4:	str	xzr, [sp, #168]
 1a8:	mov	x0, x21
 1ac:	bl	0 <_Znam>
 1b0:	subs	x1, x21, #0x1
 1b4:	b.mi	1d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1d0>  // b.first
 1b8:	mov	x4, x0
 1bc:	mov	x2, x0
 1c0:	strb	wzr, [x2], #1
 1c4:	sub	x3, x4, x2
 1c8:	cmn	x3, x1
 1cc:	b.pl	1c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1c0>  // b.nfrst
 1d0:	str	x0, [sp, #176]
 1d4:	mov	w0, #0xfffffffa            	// #-6
 1d8:	and	w0, w22, w0
 1dc:	tst	x22, #0x80
 1e0:	csel	w22, w0, w22, ne  // ne = any
 1e4:	str	w22, [sp, #192]
 1e8:	str	x20, [sp, #184]
 1ec:	ldr	x0, [sp, #88]
 1f0:	str	x0, [sp, #80]
 1f4:	mov	w2, #0x0                   	// #0
 1f8:	mov	w1, #0x1                   	// #1
 1fc:	add	x0, sp, #0x38
 200:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 204:	mov	w20, w0
 208:	tst	w0, #0xff
 20c:	b.ne	288 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x288>  // b.any
 210:	ldr	x0, [sp, #176]
 214:	cbz	x0, 21c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x21c>
 218:	bl	0 <_ZdaPv>
 21c:	ldr	x19, [sp, #152]
 220:	ldr	x21, [sp, #160]
 224:	cmp	x19, x21
 228:	b.ne	310 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x310>  // b.any
 22c:	ldr	x0, [sp, #152]
 230:	cbz	x0, 238 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x238>
 234:	bl	0 <_ZdlPv>
 238:	ldr	x0, [sp, #128]
 23c:	cbz	x0, 244 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x244>
 240:	bl	0 <_ZdlPv>
 244:	ldr	x0, [sp, #56]
 248:	cbz	x0, 250 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x250>
 24c:	bl	0 <_ZdlPv>
 250:	ldr	x0, [sp, #200]
 254:	cbz	x0, 25c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x25c>
 258:	bl	0 <_ZdlPv>
 25c:	mov	w0, w20
 260:	ldp	x19, x20, [sp, #16]
 264:	ldp	x21, x22, [sp, #32]
 268:	ldp	x29, x30, [sp], #224
 26c:	ret
 270:	bl	0 <_ZSt17__throw_bad_allocv>
 274:	mov	x0, #0x0                   	// #0
 278:	b	5c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x5c>
 27c:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 280:	add	x0, x0, #0x0
 284:	bl	0 <_ZSt20__throw_length_errorPKc>
 288:	ldr	x2, [sp, #200]
 28c:	ldr	x0, [sp, #208]
 290:	cmp	x0, x2
 294:	b.eq	210 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x210>  // b.none
 298:	mov	x0, #0x0                   	// #0
 29c:	mov	x3, #0x0                   	// #0
 2a0:	mov	x6, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 2a4:	movk	x6, #0xaaab
 2a8:	b	2d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2d0>
 2ac:	add	x3, x3, #0x1
 2b0:	ldr	x2, [sp, #200]
 2b4:	add	x0, x0, #0x18
 2b8:	ldr	x1, [sp, #208]
 2bc:	sub	x1, x1, x2
 2c0:	asr	x1, x1, #3
 2c4:	mul	x1, x1, x6
 2c8:	cmp	x3, x1
 2cc:	b.cs	210 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x210>  // b.hs, b.nlast
 2d0:	add	x1, x2, x0
 2d4:	ldrb	w4, [x1, #16]
 2d8:	cbz	w4, 2ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2ac>
 2dc:	ldr	x5, [x19]
 2e0:	add	x4, x5, x0
 2e4:	ldr	x2, [x2, x0]
 2e8:	str	x2, [x5, x0]
 2ec:	ldr	x2, [x1, #8]
 2f0:	str	x2, [x4, #8]
 2f4:	ldrb	w1, [x1, #16]
 2f8:	strb	w1, [x4, #16]
 2fc:	b	2ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2ac>
 300:	bl	0 <_ZdlPv>
 304:	add	x19, x19, #0x20
 308:	cmp	x21, x19
 30c:	b.eq	22c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x22c>  // b.none
 310:	ldr	x0, [x19, #8]
 314:	cbnz	x0, 300 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x300>
 318:	b	304 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x304>
 31c:	str	xzr, [sp, #128]
 320:	str	xzr, [sp, #144]
 324:	mov	x1, #0x0                   	// #0
 328:	b	178 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x178>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	and	w1, w1, #0xff
  14:	ldr	x4, [x0, #56]
  18:	add	x3, x2, x2, lsl #1
  1c:	ldr	x4, [x4, #56]
  20:	add	x3, x4, x3, lsl #4
  24:	lsl	x19, x2, #4
  28:	ldr	x20, [x0, #72]
  2c:	add	x21, x20, x19
  30:	ldr	w22, [x21, #8]
  34:	cbz	w22, 48 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x48>
  38:	ldr	x4, [x20, x19]
  3c:	ldr	x2, [x0, #24]
  40:	cmp	x4, x2
  44:	b.eq	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x84>  // b.none
  48:	str	x23, [sp, #48]
  4c:	ldr	x23, [x20, x19]
  50:	ldr	x2, [x0, #24]
  54:	str	x2, [x20, x19]
  58:	mov	w2, #0x1                   	// #1
  5c:	str	w2, [x21, #8]
  60:	ldr	x2, [x3, #16]
  64:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  68:	str	x23, [x20, x19]
  6c:	str	w22, [x21, #8]
  70:	ldr	x23, [sp, #48]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x21, x22, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	cmp	w22, #0x1
  88:	b.gt	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>
  8c:	add	w22, w22, #0x1
  90:	str	w22, [x21, #8]
  94:	ldr	x2, [x3, #16]
  98:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  9c:	ldr	w0, [x21, #8]
  a0:	sub	w0, w0, #0x1
  a4:	str	w0, [x21, #8]
  a8:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x20, x0
  18:	and	w0, w1, #0xff
  1c:	str	w0, [sp, #104]
  20:	ldr	x0, [x20, #56]
  24:	add	x2, x2, x2, lsl #1
  28:	ldr	x21, [x0, #56]
  2c:	add	x21, x21, x2, lsl #4
  30:	ldr	x0, [x21, #16]
  34:	add	x0, x0, x0, lsl #1
  38:	lsl	x0, x0, #3
  3c:	ldr	x1, [x20]
  40:	add	x3, x1, x0
  44:	ldrb	w27, [x3, #16]
  48:	cbz	w27, ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xec>
  4c:	stp	x23, x24, [sp, #48]
  50:	stp	x25, x26, [sp, #64]
  54:	ldr	x22, [x20, #24]
  58:	ldr	x23, [x1, x0]
  5c:	ldr	x19, [x20, #40]
  60:	cmp	x22, x19
  64:	b.eq	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x94>  // b.none
  68:	mov	x0, x22
  6c:	ldr	x1, [x3, #8]
  70:	add	x1, x1, x22
  74:	sub	x1, x1, x23
  78:	cmp	x1, x0
  7c:	b.eq	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x90>  // b.none
  80:	add	x0, x0, #0x1
  84:	cmp	x19, x0
  88:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x78>  // b.any
  8c:	b	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x94>
  90:	mov	x19, x0
  94:	ldr	x0, [x20, #48]
  98:	ldr	x1, [x0, #16]
  9c:	ldr	x25, [x3, #8]
  a0:	ldr	w0, [x0]
  a4:	tbnz	w0, #0, 118 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x118>
  a8:	sub	x2, x25, x23
  ac:	sub	x0, x19, x22
  b0:	cmp	x2, x0
  b4:	b.ne	1d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x1d4>  // b.any
  b8:	cbnz	x2, 100 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x100>
  bc:	cbz	w27, 1e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x1e0>
  c0:	ldr	x22, [x20, #24]
  c4:	cmp	x22, x19
  c8:	b.eq	1b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x1b8>  // b.none
  cc:	str	x19, [x20, #24]
  d0:	ldr	x2, [x21, #8]
  d4:	ldrb	w1, [sp, #104]
  d8:	mov	x0, x20
  dc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
  e0:	str	x22, [x20, #24]
  e4:	ldp	x23, x24, [sp, #48]
  e8:	ldp	x25, x26, [sp, #64]
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldp	x27, x28, [sp, #80]
  f8:	ldp	x29, x30, [sp], #128
  fc:	ret
 100:	mov	x1, x22
 104:	mov	x0, x23
 108:	bl	0 <memcmp>
 10c:	cmp	w0, #0x0
 110:	cset	w27, eq  // eq = none
 114:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>
 118:	add	x26, sp, #0x78
 11c:	add	x1, x1, #0x50
 120:	mov	x0, x26
 124:	bl	0 <_ZNSt6localeC1ERKS_>
 128:	mov	x0, x26
 12c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 130:	mov	x24, x0
 134:	mov	x0, x26
 138:	bl	0 <_ZNSt6localeD1Ev>
 13c:	sub	x0, x25, x23
 140:	sub	x1, x19, x22
 144:	cmp	x0, x1
 148:	b.eq	154 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x154>  // b.none
 14c:	mov	w27, #0x0                   	// #0
 150:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>
 154:	cmp	x23, x25
 158:	b.eq	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>  // b.none
 15c:	mov	x26, #0x0                   	// #0
 160:	ldrb	w0, [x22, x26]
 164:	str	w0, [sp, #108]
 168:	ldr	x0, [x24]
 16c:	ldr	x2, [x0, #32]
 170:	ldrb	w1, [x23, x26]
 174:	mov	x0, x24
 178:	blr	x2
 17c:	and	w28, w0, #0xff
 180:	ldr	x0, [x24]
 184:	ldr	x2, [x0, #32]
 188:	ldrb	w1, [sp, #108]
 18c:	mov	x0, x24
 190:	blr	x2
 194:	cmp	w28, w0, uxtb
 198:	b.ne	1b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x1b0>  // b.any
 19c:	add	x26, x26, #0x1
 1a0:	add	x0, x23, x26
 1a4:	cmp	x25, x0
 1a8:	b.ne	160 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x160>  // b.any
 1ac:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>
 1b0:	mov	w27, #0x0                   	// #0
 1b4:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>
 1b8:	ldr	x2, [x21, #8]
 1bc:	ldrb	w1, [sp, #104]
 1c0:	mov	x0, x20
 1c4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
 1c8:	ldp	x23, x24, [sp, #48]
 1cc:	ldp	x25, x26, [sp, #64]
 1d0:	b	ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xec>
 1d4:	ldp	x23, x24, [sp, #48]
 1d8:	ldp	x25, x26, [sp, #64]
 1dc:	b	ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xec>
 1e0:	ldp	x23, x24, [sp, #48]
 1e4:	ldp	x25, x26, [sp, #64]
 1e8:	b	ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xec>

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	ldr	x1, [x0, #24]
  18:	ldr	x0, [x0, #32]
  1c:	cmp	x0, x1
  20:	b.eq	d4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xd4>  // b.none
  24:	ldr	x0, [x19, #40]
  28:	cmp	x1, x0
  2c:	b.eq	108 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x108>  // b.none
  30:	ldurb	w21, [x1, #-1]
  34:	ldr	x0, [x19, #48]
  38:	ldr	x20, [x0, #16]
  3c:	add	x20, x20, #0x50
  40:	adrp	x1, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  44:	ldr	x1, [x1]
  48:	mov	w3, #0x0                   	// #0
  4c:	add	x2, x1, #0x1
  50:	mov	x0, x20
  54:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  58:	mov	w2, w0
  5c:	mov	w1, w21
  60:	mov	x0, x20
  64:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  68:	and	w20, w0, #0xff
  6c:	ldr	x1, [x19, #24]
  70:	ldr	x2, [x19, #40]
  74:	mov	w0, #0x0                   	// #0
  78:	cmp	x1, x2
  7c:	b.eq	bc <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xbc>  // b.none
  80:	ldrb	w21, [x1]
  84:	ldr	x0, [x19, #48]
  88:	ldr	x19, [x0, #16]
  8c:	add	x19, x19, #0x50
  90:	adrp	x1, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  94:	ldr	x1, [x1]
  98:	mov	w3, #0x0                   	// #0
  9c:	add	x2, x1, #0x1
  a0:	mov	x0, x19
  a4:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  a8:	mov	w2, w0
  ac:	mov	w1, w21
  b0:	mov	x0, x19
  b4:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  b8:	and	w0, w0, #0xff
  bc:	cmp	w0, w20
  c0:	cset	w0, ne  // ne = any
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldr	x21, [sp, #32]
  cc:	ldp	x29, x30, [sp], #48
  d0:	ret
  d4:	ldr	w2, [x19, #112]
  d8:	mov	w0, #0x0                   	// #0
  dc:	tbnz	w2, #2, c4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xc4>
  e0:	ldr	x0, [x19, #40]
  e4:	cmp	x1, x0
  e8:	b.eq	118 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x118>  // b.none
  ec:	ldr	w0, [x19, #112]
  f0:	tbnz	w0, #7, 30 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x30>
  f4:	ldr	x1, [x19, #24]
  f8:	mov	w20, #0x0                   	// #0
  fc:	b	80 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x80>
 100:	mov	w0, #0x0                   	// #0
 104:	b	c4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xc4>
 108:	ldr	w2, [x19, #112]
 10c:	mov	w0, #0x0                   	// #0
 110:	tbnz	w2, #3, c4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xc4>
 114:	b	30 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x30>
 118:	ldr	w0, [x19, #112]
 11c:	tbnz	w0, #3, 100 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x100>
 120:	ldr	w0, [x19, #112]
 124:	mov	w20, #0x0                   	// #0
 128:	tbz	w0, #7, 6c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x6c>
 12c:	b	30 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x30>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	and	w22, w1, #0xff
  18:	mov	x20, x2
  1c:	ldr	x2, [x0, #56]
  20:	add	x0, x20, x20, lsl #1
  24:	lsl	x0, x0, #4
  28:	ldr	x1, [x2, #56]
  2c:	add	x21, x1, x0
  30:	ldr	w1, [x1, x0]
  34:	cmp	w1, #0x6
  38:	b.eq	238 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x238>  // b.none
  3c:	b.le	8c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x8c>
  40:	cmp	w1, #0x9
  44:	b.eq	194 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x194>  // b.none
  48:	b.le	110 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x110>
  4c:	cmp	w1, #0xb
  50:	b.eq	294 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x294>  // b.none
  54:	cmp	w1, #0xc
  58:	b.ne	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.any
  5c:	cbnz	w22, 388 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x388>
  60:	ldr	x0, [x19, #24]
  64:	ldr	x1, [x19, #40]
  68:	cmp	x0, x1
  6c:	cset	w3, eq  // eq = none
  70:	strb	w3, [x19, #116]
  74:	mov	x1, x0
  78:	ldr	x4, [x19, #32]
  7c:	cmp	x0, x4
  80:	b.eq	2fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2fc>  // b.none
  84:	cbz	w3, 158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
  88:	b	3a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x3a0>
  8c:	cmp	w1, #0x3
  90:	b.eq	2e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2e4>  // b.none
  94:	b.le	cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xcc>
  98:	cmp	w1, #0x4
  9c:	b.eq	204 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x204>  // b.none
  a0:	ldr	x1, [x19, #24]
  a4:	ldr	x0, [x19, #40]
  a8:	cmp	x1, x0
  ac:	b.ne	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.any
  b0:	ldr	w0, [x19, #112]
  b4:	tbnz	w0, #1, 158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
  b8:	ldr	x2, [x21, #8]
  bc:	mov	w1, w22
  c0:	mov	x0, x19
  c4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  c8:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
  cc:	cmp	w1, #0x1
  d0:	b.eq	31c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x31c>  // b.none
  d4:	cmp	w1, #0x2
  d8:	b.ne	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.any
  dc:	ldrb	w0, [x21, #24]
  e0:	cbnz	w0, 168 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x168>
  e4:	mov	x2, x20
  e8:	mov	w1, w22
  ec:	mov	x0, x19
  f0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  f4:	ldrb	w0, [x19, #116]
  f8:	cbnz	w0, 158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
  fc:	ldr	x2, [x21, #8]
 100:	mov	w1, w22
 104:	mov	x0, x19
 108:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 10c:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 110:	cmp	w1, #0x7
 114:	b.eq	264 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x264>  // b.none
 118:	cmp	w1, #0x8
 11c:	b.ne	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.any
 120:	stp	x23, x24, [sp, #48]
 124:	ldr	x20, [x21, #16]
 128:	add	x20, x20, x20, lsl #1
 12c:	lsl	x20, x20, #3
 130:	ldr	x23, [x19]
 134:	ldr	x24, [x23, x20]
 138:	ldr	x0, [x19, #24]
 13c:	str	x0, [x23, x20]
 140:	ldr	x2, [x21, #8]
 144:	mov	w1, w22
 148:	mov	x0, x19
 14c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 150:	str	x24, [x23, x20]
 154:	ldp	x23, x24, [sp, #48]
 158:	ldp	x19, x20, [sp, #16]
 15c:	ldp	x21, x22, [sp, #32]
 160:	ldp	x29, x30, [sp], #112
 164:	ret
 168:	ldr	x2, [x21, #8]
 16c:	mov	w1, w22
 170:	mov	x0, x19
 174:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 178:	ldrb	w0, [x19, #116]
 17c:	cbnz	w0, 158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 180:	mov	x2, x20
 184:	mov	w1, w22
 188:	mov	x0, x19
 18c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 190:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 194:	stp	x23, x24, [sp, #48]
 198:	str	x25, [sp, #64]
 19c:	ldr	x23, [x21, #16]
 1a0:	add	x23, x23, x23, lsl #1
 1a4:	lsl	x23, x23, #3
 1a8:	ldr	x24, [x19]
 1ac:	add	x20, x24, x23
 1b0:	ldp	x0, x1, [x20]
 1b4:	stp	x0, x1, [sp, #88]
 1b8:	ldr	x0, [x20, #16]
 1bc:	str	x0, [sp, #104]
 1c0:	ldrb	w25, [x20, #16]
 1c4:	ldr	x0, [x19, #24]
 1c8:	str	x0, [x20, #8]
 1cc:	mov	w0, #0x1                   	// #1
 1d0:	strb	w0, [x20, #16]
 1d4:	ldr	x2, [x21, #8]
 1d8:	mov	w1, w22
 1dc:	mov	x0, x19
 1e0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1e4:	ldr	x0, [sp, #88]
 1e8:	str	x0, [x24, x23]
 1ec:	ldr	x0, [sp, #96]
 1f0:	str	x0, [x20, #8]
 1f4:	strb	w25, [x20, #16]
 1f8:	ldp	x23, x24, [sp, #48]
 1fc:	ldr	x25, [sp, #64]
 200:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 204:	ldr	x1, [x19, #24]
 208:	ldr	x0, [x19, #32]
 20c:	cmp	x1, x0
 210:	b.ne	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.any
 214:	ldr	w1, [x19, #112]
 218:	mov	w0, #0x81                  	// #129
 21c:	tst	w1, w0
 220:	b.ne	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.any
 224:	ldr	x2, [x21, #8]
 228:	mov	w1, w22
 22c:	mov	x0, x19
 230:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 234:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 238:	mov	x0, x19
 23c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 240:	ldrb	w1, [x21, #24]
 244:	eor	w1, w1, #0x1
 248:	cmp	w1, w0, uxtb
 24c:	b.ne	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.any
 250:	ldr	x2, [x21, #8]
 254:	mov	w1, w22
 258:	mov	x0, x19
 25c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 260:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 264:	ldr	x1, [x21, #16]
 268:	mov	x0, x19
 26c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 270:	ldrb	w1, [x21, #24]
 274:	eor	w1, w1, #0x1
 278:	cmp	w1, w0, uxtb
 27c:	b.ne	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.any
 280:	ldr	x2, [x21, #8]
 284:	mov	w1, w22
 288:	mov	x0, x19
 28c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 290:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 294:	ldr	x0, [x19, #24]
 298:	ldr	x1, [x19, #40]
 29c:	cmp	x0, x1
 2a0:	b.eq	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.none
 2a4:	ldrb	w1, [x0]
 2a8:	add	x0, x21, #0x10
 2ac:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 2b0:	and	w0, w0, #0xff
 2b4:	cbz	w0, 158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 2b8:	ldr	x0, [x19, #24]
 2bc:	add	x0, x0, #0x1
 2c0:	str	x0, [x19, #24]
 2c4:	ldr	x2, [x21, #8]
 2c8:	mov	w1, w22
 2cc:	mov	x0, x19
 2d0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 2d4:	ldr	x0, [x19, #24]
 2d8:	sub	x0, x0, #0x1
 2dc:	str	x0, [x19, #24]
 2e0:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 2e4:	mov	x2, x20
 2e8:	mov	w1, w22
 2ec:	mov	x0, x19
 2f0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 2f4:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 2f8:	mov	w3, #0x1                   	// #1
 2fc:	ldr	w0, [x19, #112]
 300:	tbz	w0, #5, 84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x84>
 304:	strb	wzr, [x19, #116]
 308:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 30c:	mov	x1, x19
 310:	ldr	x0, [x19, #64]
 314:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 318:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 31c:	ldr	w0, [x2, #24]
 320:	tbz	w0, #4, 350 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x350>
 324:	ldr	x2, [x21, #16]
 328:	mov	w1, w22
 32c:	mov	x0, x19
 330:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 334:	ldrb	w0, [x19, #116]
 338:	cbnz	w0, 158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 33c:	ldr	x2, [x21, #8]
 340:	mov	w1, w22
 344:	mov	x0, x19
 348:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 34c:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 350:	ldr	x2, [x21, #16]
 354:	mov	w1, w22
 358:	mov	x0, x19
 35c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 360:	ldrb	w20, [x19, #116]
 364:	strb	wzr, [x19, #116]
 368:	ldr	x2, [x21, #8]
 36c:	mov	w1, w22
 370:	mov	x0, x19
 374:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 378:	ldrb	w0, [x19, #116]
 37c:	orr	w20, w20, w0
 380:	strb	w20, [x19, #116]
 384:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>
 388:	mov	w0, #0x1                   	// #1
 38c:	strb	w0, [x19, #116]
 390:	ldr	x1, [x19, #24]
 394:	ldr	x0, [x19, #32]
 398:	cmp	x0, x1
 39c:	b.eq	2f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2f8>  // b.none
 3a0:	ldr	w0, [x2, #24]
 3a4:	tbnz	w0, #4, 30c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x30c>
 3a8:	ldr	x0, [x19, #104]
 3ac:	cmp	x0, #0x0
 3b0:	ccmp	x0, x1, #0x0, ne  // ne = any
 3b4:	b.cs	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>  // b.hs, b.nlast
 3b8:	ldr	x0, [x19, #24]
 3bc:	str	x0, [x19, #104]
 3c0:	mov	x1, x19
 3c4:	ldr	x0, [x19, #64]
 3c8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 3cc:	b	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x158>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x20, x0
  18:	and	w0, w1, #0xff
  1c:	str	w0, [sp, #104]
  20:	ldr	x0, [x20, #56]
  24:	add	x2, x2, x2, lsl #1
  28:	ldr	x21, [x0, #56]
  2c:	add	x21, x21, x2, lsl #4
  30:	ldr	x0, [x21, #16]
  34:	add	x0, x0, x0, lsl #1
  38:	lsl	x0, x0, #3
  3c:	ldr	x1, [x20]
  40:	add	x3, x1, x0
  44:	ldrb	w27, [x3, #16]
  48:	cbz	w27, ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xec>
  4c:	stp	x23, x24, [sp, #48]
  50:	stp	x25, x26, [sp, #64]
  54:	ldr	x22, [x20, #24]
  58:	ldr	x23, [x1, x0]
  5c:	ldr	x19, [x20, #40]
  60:	cmp	x22, x19
  64:	b.eq	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x94>  // b.none
  68:	mov	x0, x22
  6c:	ldr	x1, [x3, #8]
  70:	add	x1, x1, x22
  74:	sub	x1, x1, x23
  78:	cmp	x1, x0
  7c:	b.eq	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x90>  // b.none
  80:	add	x0, x0, #0x1
  84:	cmp	x19, x0
  88:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x78>  // b.any
  8c:	b	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x94>
  90:	mov	x19, x0
  94:	ldr	x0, [x20, #48]
  98:	ldr	x1, [x0, #16]
  9c:	ldr	x25, [x3, #8]
  a0:	ldr	w0, [x0]
  a4:	tbnz	w0, #0, 118 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x118>
  a8:	sub	x2, x25, x23
  ac:	sub	x0, x19, x22
  b0:	cmp	x2, x0
  b4:	b.ne	1d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x1d4>  // b.any
  b8:	cbnz	x2, 100 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x100>
  bc:	cbz	w27, 1e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x1e0>
  c0:	ldr	x22, [x20, #24]
  c4:	cmp	x22, x19
  c8:	b.eq	1b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x1b8>  // b.none
  cc:	str	x19, [x20, #24]
  d0:	ldr	x2, [x21, #8]
  d4:	ldrb	w1, [sp, #104]
  d8:	mov	x0, x20
  dc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
  e0:	str	x22, [x20, #24]
  e4:	ldp	x23, x24, [sp, #48]
  e8:	ldp	x25, x26, [sp, #64]
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldp	x27, x28, [sp, #80]
  f8:	ldp	x29, x30, [sp], #128
  fc:	ret
 100:	mov	x1, x22
 104:	mov	x0, x23
 108:	bl	0 <memcmp>
 10c:	cmp	w0, #0x0
 110:	cset	w27, eq  // eq = none
 114:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>
 118:	add	x26, sp, #0x78
 11c:	add	x1, x1, #0x50
 120:	mov	x0, x26
 124:	bl	0 <_ZNSt6localeC1ERKS_>
 128:	mov	x0, x26
 12c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 130:	mov	x24, x0
 134:	mov	x0, x26
 138:	bl	0 <_ZNSt6localeD1Ev>
 13c:	sub	x0, x25, x23
 140:	sub	x1, x19, x22
 144:	cmp	x0, x1
 148:	b.eq	154 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x154>  // b.none
 14c:	mov	w27, #0x0                   	// #0
 150:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>
 154:	cmp	x23, x25
 158:	b.eq	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>  // b.none
 15c:	mov	x26, #0x0                   	// #0
 160:	ldrb	w0, [x22, x26]
 164:	str	w0, [sp, #108]
 168:	ldr	x0, [x24]
 16c:	ldr	x2, [x0, #32]
 170:	ldrb	w1, [x23, x26]
 174:	mov	x0, x24
 178:	blr	x2
 17c:	and	w28, w0, #0xff
 180:	ldr	x0, [x24]
 184:	ldr	x2, [x0, #32]
 188:	ldrb	w1, [sp, #108]
 18c:	mov	x0, x24
 190:	blr	x2
 194:	cmp	w28, w0, uxtb
 198:	b.ne	1b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x1b0>  // b.any
 19c:	add	x26, x26, #0x1
 1a0:	add	x0, x23, x26
 1a4:	cmp	x25, x0
 1a8:	b.ne	160 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x160>  // b.any
 1ac:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>
 1b0:	mov	w27, #0x0                   	// #0
 1b4:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>
 1b8:	ldr	x2, [x21, #8]
 1bc:	ldrb	w1, [sp, #104]
 1c0:	mov	x0, x20
 1c4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
 1c8:	ldp	x23, x24, [sp, #48]
 1cc:	ldp	x25, x26, [sp, #64]
 1d0:	b	ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xec>
 1d4:	ldp	x23, x24, [sp, #48]
 1d8:	ldp	x25, x26, [sp, #64]
 1dc:	b	ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xec>
 1e0:	ldp	x23, x24, [sp, #48]
 1e4:	ldp	x25, x26, [sp, #64]
 1e8:	b	ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xec>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	and	w20, w1, #0xff
  14:	strb	wzr, [x0, #116]
  18:	str	xzr, [x0, #104]
  1c:	ldr	x1, [x0, #64]
  20:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE>
  24:	ldr	x2, [x19, #96]
  28:	mov	w1, w20
  2c:	mov	x0, x19
  30:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE>
  34:	ldrb	w0, [x19, #116]
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x21, x0
  14:	ldr	x0, [x3, #16]
  18:	cbz	x0, 500 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x500>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x1
  24:	mov	x20, x2
  28:	mov	x23, x3
  2c:	mov	w22, w4
  30:	str	x21, [x2, #24]
  34:	ldr	x0, [x3, #16]
  38:	ldr	x0, [x0, #40]
  3c:	add	w0, w0, #0x3
  40:	ldr	x2, [x2, #8]
  44:	ldr	x3, [x20]
  48:	sub	x1, x2, x3
  4c:	asr	x1, x1, #3
  50:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  54:	movk	x4, #0xaaab
  58:	mul	x1, x1, x4
  5c:	cmp	x0, x1
  60:	b.hi	80 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x80>  // b.pmore
  64:	b.cs	8c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x8c>  // b.hs, b.nlast
  68:	add	x0, x0, x0, lsl #1
  6c:	add	x0, x3, x0, lsl #3
  70:	cmp	x2, x0
  74:	b.eq	8c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x8c>  // b.none
  78:	str	x0, [x20, #8]
  7c:	b	8c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x8c>
  80:	sub	x1, x0, x1
  84:	mov	x0, x20
  88:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  8c:	ldr	x5, [x20]
  90:	ldr	x0, [x20, #8]
  94:	cmp	x5, x0
  98:	b.eq	ac <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xac>  // b.none
  9c:	strb	wzr, [x5, #16]
  a0:	add	x5, x5, #0x18
  a4:	cmp	x5, x0
  a8:	b.ne	9c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x9c>  // b.any
  ac:	ldr	w0, [x23]
  b0:	tbz	w0, #10, 314 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x314>
  b4:	str	xzr, [sp, #64]
  b8:	str	xzr, [sp, #72]
  bc:	str	xzr, [sp, #80]
  c0:	str	xzr, [sp, #88]
  c4:	str	x21, [sp, #96]
  c8:	str	x19, [sp, #104]
  cc:	str	x23, [sp, #112]
  d0:	ldr	x1, [x23, #16]
  d4:	str	x1, [sp, #120]
  d8:	str	x20, [sp, #128]
  dc:	ldr	x0, [x1, #64]
  e0:	ldr	x1, [x1, #56]
  e4:	sub	x0, x0, x1
  e8:	asr	x0, x0, #4
  ec:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  f0:	movk	x1, #0xaaab
  f4:	mul	x0, x0, x1
  f8:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
  fc:	cmp	x0, x1
 100:	b.hi	2ec <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2ec>  // b.pmore
 104:	str	xzr, [sp, #136]
 108:	str	xzr, [sp, #144]
 10c:	str	xzr, [sp, #152]
 110:	cbz	x0, 508 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x508>
 114:	lsl	x23, x0, #4
 118:	mov	x0, x23
 11c:	bl	0 <_Znwm>
 120:	mov	x3, x0
 124:	str	x0, [sp, #136]
 128:	add	x0, x0, x23
 12c:	str	x0, [sp, #152]
 130:	str	xzr, [x3]
 134:	str	wzr, [x3, #8]
 138:	add	x3, x3, #0x10
 13c:	cmp	x3, x0
 140:	b.ne	130 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x130>  // b.any
 144:	str	x0, [sp, #144]
 148:	ldr	x0, [sp, #120]
 14c:	ldr	x24, [x0, #32]
 150:	ldr	x2, [x0, #64]
 154:	ldr	x23, [x0, #56]
 158:	sub	x2, x2, x23
 15c:	asr	x2, x2, #4
 160:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 164:	movk	x23, #0xaaab
 168:	mul	x23, x2, x23
 16c:	str	xzr, [sp, #160]
 170:	str	xzr, [sp, #168]
 174:	str	xzr, [sp, #176]
 178:	mov	x0, x23
 17c:	bl	0 <_Znam>
 180:	subs	x2, x23, #0x1
 184:	b.mi	1a0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1a0>  // b.first
 188:	mov	x4, x0
 18c:	mov	x1, x0
 190:	strb	wzr, [x1], #1
 194:	sub	x3, x4, x1
 198:	cmn	x3, x2
 19c:	b.pl	190 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x190>  // b.nfrst
 1a0:	str	x0, [sp, #184]
 1a4:	str	x24, [sp, #192]
 1a8:	mov	w0, #0xfffffffa            	// #-6
 1ac:	and	w0, w22, w0
 1b0:	tst	x22, #0x80
 1b4:	csel	w22, w0, w22, ne  // ne = any
 1b8:	str	w22, [sp, #200]
 1bc:	ldr	x0, [sp, #96]
 1c0:	str	x0, [sp, #88]
 1c4:	mov	w2, #0x0                   	// #0
 1c8:	mov	w1, #0x1                   	// #1
 1cc:	add	x0, sp, #0x40
 1d0:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 1d4:	ands	w23, w0, #0xff
 1d8:	b.ne	22c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x22c>  // b.any
 1dc:	ldr	w0, [sp, #200]
 1e0:	tbnz	w0, #6, 22c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x22c>
 1e4:	orr	w0, w0, #0x80
 1e8:	str	w0, [sp, #200]
 1ec:	add	x24, sp, #0x40
 1f0:	mov	w22, #0x1                   	// #1
 1f4:	ldr	x0, [sp, #96]
 1f8:	ldr	x1, [sp, #104]
 1fc:	cmp	x0, x1
 200:	b.eq	22c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x22c>  // b.none
 204:	add	x0, x0, #0x1
 208:	str	x0, [sp, #96]
 20c:	str	x0, [sp, #88]
 210:	mov	w2, #0x0                   	// #0
 214:	mov	w1, w22
 218:	mov	x0, x24
 21c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 220:	ands	w0, w0, #0xff
 224:	b.eq	1f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1f4>  // b.none
 228:	mov	w23, w0
 22c:	ldr	x0, [sp, #184]
 230:	cbz	x0, 238 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x238>
 234:	bl	0 <_ZdaPv>
 238:	ldr	x22, [sp, #160]
 23c:	ldr	x24, [sp, #168]
 240:	cmp	x22, x24
 244:	b.ne	304 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x304>  // b.any
 248:	ldr	x0, [sp, #160]
 24c:	cbz	x0, 254 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x254>
 250:	bl	0 <_ZdlPv>
 254:	ldr	x0, [sp, #136]
 258:	cbz	x0, 260 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x260>
 25c:	bl	0 <_ZdlPv>
 260:	ldr	x0, [sp, #64]
 264:	cbz	x0, 26c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x26c>
 268:	bl	0 <_ZdlPv>
 26c:	cbz	w23, 484 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x484>
 270:	ldr	x3, [x20]
 274:	ldr	x1, [x20, #8]
 278:	cmp	x1, x3
 27c:	b.ne	470 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x470>  // b.any
 280:	ldr	x1, [x20]
 284:	ldr	x0, [x20, #8]
 288:	sub	x0, x0, x1
 28c:	sub	x4, x0, #0x30
 290:	add	x3, x1, x4
 294:	sub	x0, x0, #0x18
 298:	add	x2, x1, x0
 29c:	str	x21, [x1, x4]
 2a0:	ldr	x4, [x20]
 2a4:	ldr	x4, [x4]
 2a8:	str	x4, [x3, #8]
 2ac:	cmp	x21, x4
 2b0:	cset	w4, ne  // ne = any
 2b4:	strb	w4, [x3, #16]
 2b8:	ldr	x3, [x20]
 2bc:	ldr	x3, [x3, #8]
 2c0:	str	x3, [x1, x0]
 2c4:	str	x19, [x2, #8]
 2c8:	cmp	x3, x19
 2cc:	cset	w0, ne  // ne = any
 2d0:	strb	w0, [x2, #16]
 2d4:	ldp	x19, x20, [sp, #16]
 2d8:	mov	w0, w23
 2dc:	ldp	x21, x22, [sp, #32]
 2e0:	ldp	x23, x24, [sp, #48]
 2e4:	ldp	x29, x30, [sp], #208
 2e8:	ret
 2ec:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 2f0:	add	x0, x0, #0x0
 2f4:	bl	0 <_ZSt20__throw_length_errorPKc>
 2f8:	add	x22, x22, #0x20
 2fc:	cmp	x24, x22
 300:	b.eq	248 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x248>  // b.none
 304:	ldr	x0, [x22, #8]
 308:	cbz	x0, 2f8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2f8>
 30c:	bl	0 <_ZdlPv>
 310:	b	2f8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2f8>
 314:	str	xzr, [sp, #64]
 318:	str	xzr, [sp, #72]
 31c:	str	xzr, [sp, #80]
 320:	str	xzr, [sp, #88]
 324:	str	x21, [sp, #96]
 328:	str	x19, [sp, #104]
 32c:	str	x23, [sp, #112]
 330:	ldr	x1, [x23, #16]
 334:	str	x1, [sp, #120]
 338:	str	x20, [sp, #128]
 33c:	ldr	x0, [x1, #64]
 340:	ldr	x1, [x1, #56]
 344:	sub	x0, x0, x1
 348:	asr	x0, x0, #4
 34c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 350:	movk	x1, #0xaaab
 354:	mul	x0, x0, x1
 358:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
 35c:	cmp	x0, x1
 360:	b.hi	458 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x458>  // b.pmore
 364:	str	xzr, [sp, #136]
 368:	str	xzr, [sp, #144]
 36c:	str	xzr, [sp, #152]
 370:	cbz	x0, 518 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x518>
 374:	lsl	x23, x0, #4
 378:	mov	x0, x23
 37c:	bl	0 <_Znwm>
 380:	mov	x3, x0
 384:	str	x0, [sp, #136]
 388:	add	x0, x0, x23
 38c:	str	x0, [sp, #152]
 390:	str	xzr, [x3]
 394:	str	wzr, [x3, #8]
 398:	add	x3, x3, #0x10
 39c:	cmp	x0, x3
 3a0:	b.ne	390 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x390>  // b.any
 3a4:	str	x0, [sp, #144]
 3a8:	ldr	x0, [sp, #120]
 3ac:	ldr	x0, [x0, #32]
 3b0:	str	x0, [sp, #160]
 3b4:	str	xzr, [sp, #168]
 3b8:	mov	w0, #0xfffffffa            	// #-6
 3bc:	and	w0, w22, w0
 3c0:	tst	x22, #0x80
 3c4:	csel	w22, w0, w22, ne  // ne = any
 3c8:	str	w22, [sp, #176]
 3cc:	ldr	x0, [sp, #96]
 3d0:	str	x0, [sp, #88]
 3d4:	mov	w2, #0x0                   	// #0
 3d8:	mov	w1, #0x1                   	// #1
 3dc:	add	x0, sp, #0x40
 3e0:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 3e4:	ands	w23, w0, #0xff
 3e8:	b.ne	43c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x43c>  // b.any
 3ec:	ldr	w0, [sp, #176]
 3f0:	tbnz	w0, #6, 43c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x43c>
 3f4:	orr	w0, w0, #0x80
 3f8:	str	w0, [sp, #176]
 3fc:	add	x24, sp, #0x40
 400:	mov	w22, #0x1                   	// #1
 404:	ldr	x1, [sp, #96]
 408:	ldr	x0, [sp, #104]
 40c:	cmp	x1, x0
 410:	b.eq	43c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x43c>  // b.none
 414:	add	x1, x1, #0x1
 418:	str	x1, [sp, #96]
 41c:	str	x1, [sp, #88]
 420:	mov	w2, #0x0                   	// #0
 424:	mov	w1, w22
 428:	mov	x0, x24
 42c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 430:	ands	w0, w0, #0xff
 434:	b.eq	404 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x404>  // b.none
 438:	mov	w23, w0
 43c:	ldr	x0, [sp, #136]
 440:	cbz	x0, 448 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x448>
 444:	bl	0 <_ZdlPv>
 448:	ldr	x0, [sp, #64]
 44c:	cbz	x0, 26c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x26c>
 450:	bl	0 <_ZdlPv>
 454:	b	26c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x26c>
 458:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 45c:	add	x0, x0, #0x0
 460:	bl	0 <_ZSt20__throw_length_errorPKc>
 464:	add	x3, x3, #0x18
 468:	cmp	x1, x3
 46c:	b.eq	280 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x280>  // b.none
 470:	ldrb	w0, [x3, #16]
 474:	cbnz	w0, 464 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x464>
 478:	str	x19, [x3, #8]
 47c:	str	x19, [x3]
 480:	b	464 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x464>
 484:	ldr	x2, [x20, #8]
 488:	ldr	x1, [x20]
 48c:	sub	x0, x2, x1
 490:	asr	x0, x0, #3
 494:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 498:	movk	x3, #0xaaab
 49c:	mul	x0, x0, x3
 4a0:	cmp	x0, #0x2
 4a4:	b.ls	4c4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4c4>  // b.plast
 4a8:	cmp	x0, #0x3
 4ac:	b.ls	4d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4d4>  // b.plast
 4b0:	add	x1, x1, #0x48
 4b4:	cmp	x2, x1
 4b8:	b.eq	4d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4d4>  // b.none
 4bc:	str	x1, [x20, #8]
 4c0:	b	4d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4d4>
 4c4:	mov	x1, #0x3                   	// #3
 4c8:	sub	x1, x1, x0
 4cc:	mov	x0, x20
 4d0:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 4d4:	ldr	x1, [x20]
 4d8:	ldr	x0, [x20, #8]
 4dc:	cmp	x0, x1
 4e0:	b.eq	528 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x528>  // b.none
 4e4:	strb	wzr, [x1, #16]
 4e8:	str	x19, [x1, #8]
 4ec:	str	x19, [x1], #24
 4f0:	cmp	x0, x1
 4f4:	b.ne	4e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4e4>  // b.any
 4f8:	ldp	x19, x20, [sp, #16]
 4fc:	b	2d8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2d8>
 500:	mov	w23, #0x0                   	// #0
 504:	b	2d8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2d8>
 508:	str	xzr, [sp, #136]
 50c:	str	xzr, [sp, #152]
 510:	mov	x0, #0x0                   	// #0
 514:	b	144 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x144>
 518:	str	xzr, [sp, #136]
 51c:	str	xzr, [sp, #152]
 520:	mov	x0, #0x0                   	// #0
 524:	b	3a4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3a4>
 528:	ldp	x19, x20, [sp, #16]
 52c:	b	2d8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2d8>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	ldr	x21, [x0, #8]
  1c:	ldr	x0, [x0]
  20:	sub	x21, x21, x0
  24:	asr	x0, x21, #3
  28:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  2c:	movk	x1, #0xaaab
  30:	mul	x0, x0, x1
  34:	str	xzr, [sp, #168]
  38:	str	xzr, [sp, #176]
  3c:	str	xzr, [sp, #184]
  40:	cbz	x0, 1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1f8>
  44:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x1, #0x555, lsl #48
  4c:	cmp	x0, x1
  50:	b.hi	1f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1f4>  // b.pmore
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	str	x0, [sp, #168]
  60:	str	x0, [sp, #176]
  64:	add	x21, x0, x21
  68:	str	x21, [sp, #184]
  6c:	ldr	x6, [x19]
  70:	ldr	x2, [x19, #8]
  74:	cmp	x6, x2
  78:	b.eq	d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xd4>  // b.none
  7c:	mov	x1, x6
  80:	mov	x3, x0
  84:	ldp	x4, x5, [x1]
  88:	stp	x4, x5, [x3]
  8c:	ldr	x4, [x1, #16]
  90:	str	x4, [x3, #16]
  94:	add	x3, x3, #0x18
  98:	add	x1, x1, #0x18
  9c:	cmp	x2, x1
  a0:	b.ne	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x84>  // b.any
  a4:	sub	x2, x2, #0x18
  a8:	sub	x2, x2, x6
  ac:	lsr	x2, x2, #3
  b0:	mov	x1, #0xaaab                	// #43691
  b4:	movk	x1, #0xaaaa, lsl #16
  b8:	movk	x1, #0xaaaa, lsl #32
  bc:	movk	x1, #0xaaa, lsl #48
  c0:	mul	x2, x2, x1
  c4:	and	x2, x2, #0x1fffffffffffffff
  c8:	add	x2, x2, #0x1
  cc:	add	x2, x2, x2, lsl #1
  d0:	add	x0, x0, x2, lsl #3
  d4:	str	x0, [sp, #176]
  d8:	ldr	x0, [x19, #48]
  dc:	ldr	w22, [x19, #112]
  e0:	ldr	x2, [x19, #24]
  e4:	ldr	x1, [x19, #40]
  e8:	str	xzr, [sp, #48]
  ec:	str	xzr, [sp, #56]
  f0:	str	xzr, [sp, #64]
  f4:	str	xzr, [sp, #72]
  f8:	str	x2, [sp, #80]
  fc:	str	x1, [sp, #88]
 100:	str	x0, [sp, #96]
 104:	ldr	x0, [x0, #16]
 108:	str	x0, [sp, #104]
 10c:	add	x1, sp, #0xa8
 110:	str	x1, [sp, #112]
 114:	ldr	x1, [x0, #64]
 118:	ldr	x0, [x0, #56]
 11c:	sub	x1, x1, x0
 120:	asr	x1, x1, #4
 124:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 128:	movk	x0, #0xaaab
 12c:	mul	x1, x1, x0
 130:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
 134:	cmp	x1, x0
 138:	b.hi	200 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x200>  // b.pmore
 13c:	str	xzr, [sp, #120]
 140:	str	xzr, [sp, #128]
 144:	str	xzr, [sp, #136]
 148:	cbz	x1, 284 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x284>
 14c:	lsl	x21, x1, #4
 150:	mov	x0, x21
 154:	bl	0 <_Znwm>
 158:	str	x0, [sp, #120]
 15c:	add	x1, x0, x21
 160:	str	x1, [sp, #136]
 164:	str	xzr, [x0]
 168:	str	wzr, [x0, #8]
 16c:	add	x0, x0, #0x10
 170:	cmp	x1, x0
 174:	b.ne	164 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x164>  // b.any
 178:	str	x1, [sp, #128]
 17c:	str	xzr, [sp, #152]
 180:	mov	w0, #0xfffffffa            	// #-6
 184:	and	w0, w22, w0
 188:	tst	x22, #0x80
 18c:	csel	w22, w0, w22, ne  // ne = any
 190:	str	w22, [sp, #160]
 194:	str	x20, [sp, #144]
 198:	ldr	x0, [sp, #80]
 19c:	str	x0, [sp, #72]
 1a0:	mov	w2, #0x0                   	// #0
 1a4:	mov	w1, #0x1                   	// #1
 1a8:	add	x0, sp, #0x30
 1ac:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 1b0:	mov	w20, w0
 1b4:	tst	w0, #0xff
 1b8:	b.ne	20c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x20c>  // b.any
 1bc:	ldr	x0, [sp, #120]
 1c0:	cbz	x0, 1c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1c8>
 1c4:	bl	0 <_ZdlPv>
 1c8:	ldr	x0, [sp, #48]
 1cc:	cbz	x0, 1d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1d4>
 1d0:	bl	0 <_ZdlPv>
 1d4:	ldr	x0, [sp, #168]
 1d8:	cbz	x0, 1e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1e0>
 1dc:	bl	0 <_ZdlPv>
 1e0:	mov	w0, w20
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x29, x30, [sp], #192
 1f0:	ret
 1f4:	bl	0 <_ZSt17__throw_bad_allocv>
 1f8:	mov	x0, #0x0                   	// #0
 1fc:	b	5c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x5c>
 200:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 204:	add	x0, x0, #0x0
 208:	bl	0 <_ZSt20__throw_length_errorPKc>
 20c:	ldr	x2, [sp, #168]
 210:	ldr	x0, [sp, #176]
 214:	cmp	x0, x2
 218:	b.eq	1bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1bc>  // b.none
 21c:	mov	x0, #0x0                   	// #0
 220:	mov	x3, #0x0                   	// #0
 224:	mov	x6, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 228:	movk	x6, #0xaaab
 22c:	b	254 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x254>
 230:	add	x3, x3, #0x1
 234:	ldr	x2, [sp, #168]
 238:	add	x0, x0, #0x18
 23c:	ldr	x1, [sp, #176]
 240:	sub	x1, x1, x2
 244:	asr	x1, x1, #3
 248:	mul	x1, x1, x6
 24c:	cmp	x3, x1
 250:	b.cs	1bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1bc>  // b.hs, b.nlast
 254:	add	x1, x2, x0
 258:	ldrb	w4, [x1, #16]
 25c:	cbz	w4, 230 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x230>
 260:	ldr	x5, [x19]
 264:	add	x4, x5, x0
 268:	ldr	x2, [x2, x0]
 26c:	str	x2, [x5, x0]
 270:	ldr	x2, [x1, #8]
 274:	str	x2, [x4, #8]
 278:	ldrb	w1, [x1, #16]
 27c:	strb	w1, [x4, #16]
 280:	b	230 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x230>
 284:	str	xzr, [sp, #120]
 288:	str	xzr, [sp, #136]
 28c:	mov	x1, #0x0                   	// #0
 290:	b	178 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x178>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x21, x0
  14:	ldr	x0, [x3, #16]
  18:	cbz	x0, 438 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x438>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x1
  24:	mov	x20, x2
  28:	mov	x23, x3
  2c:	mov	w22, w4
  30:	str	x21, [x2, #24]
  34:	ldr	x0, [x3, #16]
  38:	ldr	x0, [x0, #40]
  3c:	add	w0, w0, #0x3
  40:	ldr	x2, [x2, #8]
  44:	ldr	x3, [x20]
  48:	sub	x1, x2, x3
  4c:	asr	x1, x1, #3
  50:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  54:	movk	x4, #0xaaab
  58:	mul	x1, x1, x4
  5c:	cmp	x0, x1
  60:	b.hi	80 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x80>  // b.pmore
  64:	b.cs	8c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x8c>  // b.hs, b.nlast
  68:	add	x0, x0, x0, lsl #1
  6c:	add	x0, x3, x0, lsl #3
  70:	cmp	x2, x0
  74:	b.eq	8c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x8c>  // b.none
  78:	str	x0, [x20, #8]
  7c:	b	8c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x8c>
  80:	sub	x1, x0, x1
  84:	mov	x0, x20
  88:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  8c:	ldr	x5, [x20]
  90:	ldr	x0, [x20, #8]
  94:	cmp	x5, x0
  98:	b.eq	ac <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xac>  // b.none
  9c:	strb	wzr, [x5, #16]
  a0:	add	x5, x5, #0x18
  a4:	cmp	x0, x5
  a8:	b.ne	9c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x9c>  // b.any
  ac:	ldr	w0, [x23]
  b0:	tbz	w0, #10, 2a0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2a0>
  b4:	str	xzr, [sp, #64]
  b8:	str	xzr, [sp, #72]
  bc:	str	xzr, [sp, #80]
  c0:	str	xzr, [sp, #88]
  c4:	str	x21, [sp, #96]
  c8:	str	x19, [sp, #104]
  cc:	str	x23, [sp, #112]
  d0:	ldr	x1, [x23, #16]
  d4:	str	x1, [sp, #120]
  d8:	str	x20, [sp, #128]
  dc:	ldr	x0, [x1, #64]
  e0:	ldr	x1, [x1, #56]
  e4:	sub	x0, x0, x1
  e8:	asr	x0, x0, #4
  ec:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  f0:	movk	x1, #0xaaab
  f4:	mul	x0, x0, x1
  f8:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
  fc:	cmp	x0, x1
 100:	b.hi	278 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x278>  // b.pmore
 104:	str	xzr, [sp, #136]
 108:	str	xzr, [sp, #144]
 10c:	str	xzr, [sp, #152]
 110:	cbz	x0, 440 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x440>
 114:	lsl	x23, x0, #4
 118:	mov	x0, x23
 11c:	bl	0 <_Znwm>
 120:	mov	x3, x0
 124:	str	x0, [sp, #136]
 128:	add	x0, x0, x23
 12c:	str	x0, [sp, #152]
 130:	str	xzr, [x3]
 134:	str	wzr, [x3, #8]
 138:	add	x3, x3, #0x10
 13c:	cmp	x3, x0
 140:	b.ne	130 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x130>  // b.any
 144:	str	x0, [sp, #144]
 148:	ldr	x0, [sp, #120]
 14c:	ldr	x24, [x0, #32]
 150:	ldr	x2, [x0, #64]
 154:	ldr	x23, [x0, #56]
 158:	sub	x2, x2, x23
 15c:	asr	x2, x2, #4
 160:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 164:	movk	x23, #0xaaab
 168:	mul	x23, x2, x23
 16c:	str	xzr, [sp, #160]
 170:	str	xzr, [sp, #168]
 174:	str	xzr, [sp, #176]
 178:	mov	x0, x23
 17c:	bl	0 <_Znam>
 180:	subs	x2, x23, #0x1
 184:	b.mi	1a0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1a0>  // b.first
 188:	mov	x4, x0
 18c:	mov	x1, x0
 190:	strb	wzr, [x1], #1
 194:	sub	x3, x4, x1
 198:	cmn	x3, x2
 19c:	b.pl	190 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x190>  // b.nfrst
 1a0:	str	x0, [sp, #184]
 1a4:	str	x24, [sp, #192]
 1a8:	mov	w0, #0xfffffffa            	// #-6
 1ac:	and	w0, w22, w0
 1b0:	tst	x22, #0x80
 1b4:	csel	w22, w0, w22, ne  // ne = any
 1b8:	str	w22, [sp, #200]
 1bc:	ldr	x0, [sp, #96]
 1c0:	str	x0, [sp, #88]
 1c4:	mov	w2, #0x0                   	// #0
 1c8:	mov	w1, #0x0                   	// #0
 1cc:	add	x0, sp, #0x40
 1d0:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 1d4:	and	w23, w0, #0xff
 1d8:	ldr	x0, [sp, #184]
 1dc:	cbz	x0, 1e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e4>
 1e0:	bl	0 <_ZdaPv>
 1e4:	ldr	x22, [sp, #160]
 1e8:	ldr	x24, [sp, #168]
 1ec:	cmp	x22, x24
 1f0:	b.ne	290 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x290>  // b.any
 1f4:	ldr	x0, [sp, #160]
 1f8:	cbz	x0, 200 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x200>
 1fc:	bl	0 <_ZdlPv>
 200:	ldr	x0, [sp, #136]
 204:	cbz	x0, 20c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x20c>
 208:	bl	0 <_ZdlPv>
 20c:	ldr	x0, [sp, #64]
 210:	cbz	x0, 218 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x218>
 214:	bl	0 <_ZdlPv>
 218:	cbz	w23, 3bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3bc>
 21c:	ldr	x3, [x20]
 220:	ldr	x0, [x20, #8]
 224:	cmp	x0, x3
 228:	b.ne	3a8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3a8>  // b.any
 22c:	ldr	x1, [x20]
 230:	ldr	x0, [x20, #8]
 234:	sub	x0, x0, x1
 238:	sub	x4, x0, #0x30
 23c:	add	x3, x1, x4
 240:	sub	x0, x0, #0x18
 244:	add	x2, x1, x0
 248:	strb	wzr, [x3, #16]
 24c:	str	x21, [x1, x4]
 250:	str	x21, [x3, #8]
 254:	strb	wzr, [x2, #16]
 258:	str	x19, [x1, x0]
 25c:	str	x19, [x2, #8]
 260:	ldp	x19, x20, [sp, #16]
 264:	mov	w0, w23
 268:	ldp	x21, x22, [sp, #32]
 26c:	ldp	x23, x24, [sp, #48]
 270:	ldp	x29, x30, [sp], #208
 274:	ret
 278:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 27c:	add	x0, x0, #0x0
 280:	bl	0 <_ZSt20__throw_length_errorPKc>
 284:	add	x22, x22, #0x20
 288:	cmp	x24, x22
 28c:	b.eq	1f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1f4>  // b.none
 290:	ldr	x0, [x22, #8]
 294:	cbz	x0, 284 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x284>
 298:	bl	0 <_ZdlPv>
 29c:	b	284 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x284>
 2a0:	str	xzr, [sp, #64]
 2a4:	str	xzr, [sp, #72]
 2a8:	str	xzr, [sp, #80]
 2ac:	str	xzr, [sp, #88]
 2b0:	str	x21, [sp, #96]
 2b4:	str	x19, [sp, #104]
 2b8:	str	x23, [sp, #112]
 2bc:	ldr	x1, [x23, #16]
 2c0:	str	x1, [sp, #120]
 2c4:	str	x20, [sp, #128]
 2c8:	ldr	x0, [x1, #64]
 2cc:	ldr	x1, [x1, #56]
 2d0:	sub	x0, x0, x1
 2d4:	asr	x0, x0, #4
 2d8:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 2dc:	movk	x1, #0xaaab
 2e0:	mul	x0, x0, x1
 2e4:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
 2e8:	cmp	x0, x1
 2ec:	b.hi	390 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x390>  // b.pmore
 2f0:	str	xzr, [sp, #136]
 2f4:	str	xzr, [sp, #144]
 2f8:	str	xzr, [sp, #152]
 2fc:	cbz	x0, 450 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x450>
 300:	lsl	x23, x0, #4
 304:	mov	x0, x23
 308:	bl	0 <_Znwm>
 30c:	mov	x3, x0
 310:	str	x0, [sp, #136]
 314:	add	x0, x0, x23
 318:	str	x0, [sp, #152]
 31c:	str	xzr, [x3]
 320:	str	wzr, [x3, #8]
 324:	add	x3, x3, #0x10
 328:	cmp	x0, x3
 32c:	b.ne	31c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x31c>  // b.any
 330:	str	x0, [sp, #144]
 334:	ldr	x0, [sp, #120]
 338:	ldr	x0, [x0, #32]
 33c:	str	x0, [sp, #160]
 340:	str	xzr, [sp, #168]
 344:	mov	w0, #0xfffffffa            	// #-6
 348:	and	w0, w22, w0
 34c:	tst	x22, #0x80
 350:	csel	w22, w0, w22, ne  // ne = any
 354:	str	w22, [sp, #176]
 358:	ldr	x0, [sp, #96]
 35c:	str	x0, [sp, #88]
 360:	mov	w2, #0x0                   	// #0
 364:	mov	w1, #0x0                   	// #0
 368:	add	x0, sp, #0x40
 36c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 370:	and	w23, w0, #0xff
 374:	ldr	x0, [sp, #136]
 378:	cbz	x0, 380 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x380>
 37c:	bl	0 <_ZdlPv>
 380:	ldr	x0, [sp, #64]
 384:	cbz	x0, 218 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x218>
 388:	bl	0 <_ZdlPv>
 38c:	b	218 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x218>
 390:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 394:	add	x0, x0, #0x0
 398:	bl	0 <_ZSt20__throw_length_errorPKc>
 39c:	add	x3, x3, #0x18
 3a0:	cmp	x0, x3
 3a4:	b.eq	22c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x22c>  // b.none
 3a8:	ldrb	w1, [x3, #16]
 3ac:	cbnz	w1, 39c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x39c>
 3b0:	str	x19, [x3, #8]
 3b4:	str	x19, [x3]
 3b8:	b	39c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x39c>
 3bc:	ldr	x2, [x20, #8]
 3c0:	ldr	x1, [x20]
 3c4:	sub	x0, x2, x1
 3c8:	asr	x0, x0, #3
 3cc:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 3d0:	movk	x3, #0xaaab
 3d4:	mul	x0, x0, x3
 3d8:	cmp	x0, #0x2
 3dc:	b.ls	3fc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3fc>  // b.plast
 3e0:	cmp	x0, #0x3
 3e4:	b.ls	40c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x40c>  // b.plast
 3e8:	add	x1, x1, #0x48
 3ec:	cmp	x2, x1
 3f0:	b.eq	40c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x40c>  // b.none
 3f4:	str	x1, [x20, #8]
 3f8:	b	40c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x40c>
 3fc:	mov	x1, #0x3                   	// #3
 400:	sub	x1, x1, x0
 404:	mov	x0, x20
 408:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 40c:	ldr	x1, [x20]
 410:	ldr	x0, [x20, #8]
 414:	cmp	x0, x1
 418:	b.eq	460 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x460>  // b.none
 41c:	strb	wzr, [x1, #16]
 420:	str	x19, [x1, #8]
 424:	str	x19, [x1], #24
 428:	cmp	x0, x1
 42c:	b.ne	41c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x41c>  // b.any
 430:	ldp	x19, x20, [sp, #16]
 434:	b	264 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x264>
 438:	mov	w23, #0x0                   	// #0
 43c:	b	264 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x264>
 440:	str	xzr, [sp, #136]
 444:	str	xzr, [sp, #152]
 448:	mov	x0, #0x0                   	// #0
 44c:	b	144 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x144>
 450:	str	xzr, [sp, #136]
 454:	str	xzr, [sp, #152]
 458:	mov	x0, #0x0                   	// #0
 45c:	b	330 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x330>
 460:	ldp	x19, x20, [sp, #16]
 464:	b	264 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x264>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	and	w1, w1, #0xff
  14:	ldr	x4, [x0, #56]
  18:	add	x3, x2, x2, lsl #1
  1c:	ldr	x4, [x4, #56]
  20:	add	x3, x4, x3, lsl #4
  24:	lsl	x19, x2, #4
  28:	ldr	x20, [x0, #72]
  2c:	add	x21, x20, x19
  30:	ldr	w22, [x21, #8]
  34:	cbz	w22, 48 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x48>
  38:	ldr	x4, [x20, x19]
  3c:	ldr	x2, [x0, #24]
  40:	cmp	x4, x2
  44:	b.eq	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x84>  // b.none
  48:	str	x23, [sp, #48]
  4c:	ldr	x23, [x20, x19]
  50:	ldr	x2, [x0, #24]
  54:	str	x2, [x20, x19]
  58:	mov	w2, #0x1                   	// #1
  5c:	str	w2, [x21, #8]
  60:	ldr	x2, [x3, #16]
  64:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  68:	str	x23, [x20, x19]
  6c:	str	w22, [x21, #8]
  70:	ldr	x23, [sp, #48]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x21, x22, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	cmp	w22, #0x1
  88:	b.gt	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>
  8c:	add	w22, w22, #0x1
  90:	str	w22, [x21, #8]
  94:	ldr	x2, [x3, #16]
  98:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  9c:	ldr	w0, [x21, #8]
  a0:	sub	w0, w0, #0x1
  a4:	str	w0, [x21, #8]
  a8:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	cbz	x1, 34 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x34>
  18:	ldr	x1, [x19, #24]
  1c:	mov	x0, x20
  20:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  24:	mov	x0, x19
  28:	ldr	x19, [x19, #16]
  2c:	bl	0 <_ZdlPv>
  30:	cbnz	x19, 18 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x18>
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt8functionIFbcEEC2ERKS1_:

0000000000000000 <_ZNSt8functionIFbcEEC1ERKS1_>:
   0:	str	xzr, [x0, #16]
   4:	ldr	x3, [x1, #16]
   8:	cbz	x3, 44 <_ZNSt8functionIFbcEEC1ERKS1_+0x44>
   c:	stp	x29, x30, [sp, #-32]!
  10:	mov	x29, sp
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	mov	x20, x1
  20:	mov	w2, #0x2                   	// #2
  24:	blr	x3
  28:	ldr	x0, [x20, #24]
  2c:	str	x0, [x19, #24]
  30:	ldr	x0, [x20, #16]
  34:	str	x0, [x19, #16]
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	ret

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x24, x0
  20:	mov	x26, x1
  24:	mov	x27, x1
  28:	ldr	x21, [x0, #8]
  2c:	ldr	x23, [x0]
  30:	sub	x0, x21, x23
  34:	asr	x0, x0, #4
  38:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  3c:	movk	x1, #0xaaab
  40:	mul	x0, x0, x1
  44:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  48:	movk	x1, #0x2aa, lsl #48
  4c:	cmp	x0, x1
  50:	b.eq	d0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xd0>  // b.none
  54:	mov	x19, x2
  58:	cmp	x0, #0x0
  5c:	csinc	x1, x0, xzr, ne  // ne = any
  60:	adds	x0, x1, x0
  64:	b.cs	288 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x288>  // b.hs, b.nlast
  68:	mov	x22, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  6c:	movk	x22, #0x2aa, lsl #48
  70:	cmp	x0, x22
  74:	csel	x22, x0, x22, ls  // ls = plast
  78:	sub	x20, x26, x23
  7c:	mov	x25, #0x0                   	// #0
  80:	cbz	x0, 94 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>
  84:	add	x0, x22, x22, lsl #1
  88:	lsl	x0, x0, #4
  8c:	bl	0 <_Znwm>
  90:	mov	x25, x0
  94:	add	x0, x25, x20
  98:	ldp	x2, x3, [x19]
  9c:	stp	x2, x3, [x0]
  a0:	ldp	x2, x3, [x19, #16]
  a4:	stp	x2, x3, [x0, #16]
  a8:	ldp	x2, x3, [x19, #32]
  ac:	stp	x2, x3, [x0, #32]
  b0:	ldr	w1, [x19]
  b4:	cmp	w1, #0xb
  b8:	b.eq	dc <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xdc>  // b.none
  bc:	cmp	x26, x23
  c0:	b.eq	188 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x188>  // b.none
  c4:	mov	x20, x25
  c8:	mov	x19, x23
  cc:	b	118 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x118>
  d0:	adrp	x0, 0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  d4:	add	x0, x0, #0x0
  d8:	bl	0 <_ZSt20__throw_length_errorPKc>
  dc:	ldr	x1, [x19, #32]
  e0:	str	xzr, [x19, #32]
  e4:	str	x1, [x0, #32]
  e8:	ldr	x1, [x19, #40]
  ec:	ldr	x2, [x0, #40]
  f0:	str	x2, [x19, #40]
  f4:	str	x1, [x0, #40]
  f8:	b	bc <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xbc>
  fc:	add	x1, x19, #0x10
 100:	add	x0, x20, #0x10
 104:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 108:	add	x19, x19, #0x30
 10c:	add	x20, x20, #0x30
 110:	cmp	x27, x19
 114:	b.eq	140 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x140>  // b.none
 118:	ldp	x0, x1, [x19]
 11c:	stp	x0, x1, [x20]
 120:	ldp	x0, x1, [x19, #16]
 124:	stp	x0, x1, [x20, #16]
 128:	ldp	x0, x1, [x19, #32]
 12c:	stp	x0, x1, [x20, #32]
 130:	ldr	w0, [x19]
 134:	cmp	w0, #0xb
 138:	b.ne	108 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x108>  // b.any
 13c:	b	fc <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xfc>
 140:	sub	x27, x26, #0x30
 144:	sub	x27, x27, x23
 148:	lsr	x27, x27, #4
 14c:	mov	x0, #0xaaab                	// #43691
 150:	movk	x0, #0xaaaa, lsl #16
 154:	movk	x0, #0xaaaa, lsl #32
 158:	movk	x0, #0xaaa, lsl #48
 15c:	mul	x27, x27, x0
 160:	and	x27, x27, #0xfffffffffffffff
 164:	add	x27, x27, #0x1
 168:	add	x27, x27, x27, lsl #1
 16c:	add	x27, x25, x27, lsl #4
 170:	add	x27, x27, #0x30
 174:	mov	x20, x27
 178:	mov	x19, x26
 17c:	cmp	x26, x21
 180:	b.ne	1ac <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1ac>  // b.any
 184:	b	204 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x204>
 188:	mov	x27, x25
 18c:	b	170 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x170>
 190:	add	x1, x19, #0x10
 194:	add	x0, x20, #0x10
 198:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 19c:	add	x19, x19, #0x30
 1a0:	add	x20, x20, #0x30
 1a4:	cmp	x21, x19
 1a8:	b.eq	1d4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1d4>  // b.none
 1ac:	ldp	x0, x1, [x19]
 1b0:	stp	x0, x1, [x20]
 1b4:	ldp	x0, x1, [x19, #16]
 1b8:	stp	x0, x1, [x20, #16]
 1bc:	ldp	x0, x1, [x19, #32]
 1c0:	stp	x0, x1, [x20, #32]
 1c4:	ldr	w0, [x19]
 1c8:	cmp	w0, #0xb
 1cc:	b.ne	19c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x19c>  // b.any
 1d0:	b	190 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x190>
 1d4:	sub	x0, x21, x26
 1d8:	sub	x0, x0, #0x30
 1dc:	lsr	x0, x0, #4
 1e0:	mov	x1, #0xaaab                	// #43691
 1e4:	movk	x1, #0xaaaa, lsl #16
 1e8:	movk	x1, #0xaaaa, lsl #32
 1ec:	movk	x1, #0xaaa, lsl #48
 1f0:	mul	x0, x0, x1
 1f4:	and	x0, x0, #0xfffffffffffffff
 1f8:	add	x0, x0, #0x1
 1fc:	add	x0, x0, x0, lsl #1
 200:	add	x27, x27, x0, lsl #4
 204:	cmp	x21, x23
 208:	b.eq	24c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x24c>  // b.none
 20c:	mov	x19, x23
 210:	mov	w20, #0x3                   	// #3
 214:	b	224 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x224>
 218:	add	x19, x19, #0x30
 21c:	cmp	x19, x21
 220:	b.eq	24c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x24c>  // b.none
 224:	ldr	w0, [x19]
 228:	cmp	w0, #0xb
 22c:	b.ne	218 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x218>  // b.any
 230:	ldr	x3, [x19, #32]
 234:	cbz	x3, 218 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x218>
 238:	add	x0, x19, #0x10
 23c:	mov	w2, w20
 240:	mov	x1, x0
 244:	blr	x3
 248:	b	218 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x218>
 24c:	cbz	x23, 258 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x258>
 250:	mov	x0, x23
 254:	bl	0 <_ZdlPv>
 258:	str	x25, [x24]
 25c:	str	x27, [x24, #8]
 260:	add	x22, x22, x22, lsl #1
 264:	add	x25, x25, x22, lsl #4
 268:	str	x25, [x24, #16]
 26c:	ldp	x19, x20, [sp, #16]
 270:	ldp	x21, x22, [sp, #32]
 274:	ldp	x23, x24, [sp, #48]
 278:	ldp	x25, x26, [sp, #64]
 27c:	ldr	x27, [sp, #80]
 280:	ldp	x29, x30, [sp], #96
 284:	ret
 288:	sub	x20, x26, x23
 28c:	mov	x22, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 290:	movk	x22, #0x2aa, lsl #48
 294:	b	84 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x84>

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	ldr	x1, [x0, #8]
   8:	ldr	x3, [x0, #16]
   c:	cmp	x1, x3
  10:	b.eq	7c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_+0x7c>  // b.none
  14:	ldp	x4, x5, [x2]
  18:	stp	x4, x5, [x1]
  1c:	ldp	x4, x5, [x2, #16]
  20:	stp	x4, x5, [x1, #16]
  24:	ldp	x4, x5, [x2, #32]
  28:	stp	x4, x5, [x1, #32]
  2c:	ldr	w3, [x2]
  30:	cmp	w3, #0xb
  34:	b.eq	48 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_+0x48>  // b.none
  38:	ldr	x1, [x0, #8]
  3c:	add	x1, x1, #0x30
  40:	str	x1, [x0, #8]
  44:	ret
  48:	str	xzr, [x1, #32]
  4c:	ldp	x4, x5, [x2, #16]
  50:	ldp	x6, x7, [x1, #16]
  54:	stp	x6, x7, [x2, #16]
  58:	stp	x4, x5, [x1, #16]
  5c:	ldr	x3, [x2, #32]
  60:	str	xzr, [x2, #32]
  64:	str	x3, [x1, #32]
  68:	ldr	x3, [x2, #40]
  6c:	ldr	x4, [x1, #40]
  70:	str	x4, [x2, #40]
  74:	str	x3, [x1, #40]
  78:	b	38 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_+0x38>
  7c:	stp	x29, x30, [sp, #-16]!
  80:	mov	x29, sp
  84:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_>
  88:	ldp	x29, x30, [sp], #16
  8c:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w0, #0x2                   	// #2
  14:	str	w0, [sp, #80]
  18:	str	x1, [sp, #88]
  1c:	str	x2, [sp, #96]
  20:	strb	w3, [sp, #104]
  24:	ldp	x0, x1, [sp, #80]
  28:	stp	x0, x1, [sp, #32]
  2c:	ldp	x0, x1, [sp, #96]
  30:	stp	x0, x1, [sp, #48]
  34:	ldp	x0, x1, [sp, #112]
  38:	stp	x0, x1, [sp, #64]
  3c:	add	x20, x19, #0x38
  40:	add	x1, sp, #0x20
  44:	mov	x0, x20
  48:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>
  4c:	ldr	x0, [x19, #64]
  50:	ldr	x1, [x19, #56]
  54:	sub	x0, x0, x1
  58:	asr	x0, x0, #4
  5c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  60:	movk	x1, #0xaaab
  64:	mul	x0, x0, x1
  68:	mov	x1, #0x86a0                	// #34464
  6c:	movk	x1, #0x1, lsl #16
  70:	cmp	x0, x1
  74:	b.hi	a4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0xa4>  // b.pmore
  78:	sub	x19, x0, #0x1
  7c:	ldr	w0, [sp, #32]
  80:	cmp	w0, #0xb
  84:	b.eq	a8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0xa8>  // b.none
  88:	ldr	w0, [sp, #80]
  8c:	cmp	w0, #0xb
  90:	b.eq	c4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0xc4>  // b.none
  94:	mov	x0, x19
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldp	x29, x30, [sp], #128
  a0:	ret
  a4:	bl	0 <abort>
  a8:	ldr	x3, [sp, #64]
  ac:	cbz	x3, 88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x88>
  b0:	add	x0, sp, #0x30
  b4:	mov	w2, #0x3                   	// #3
  b8:	mov	x1, x0
  bc:	blr	x3
  c0:	b	88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x88>
  c4:	ldr	x3, [sp, #112]
  c8:	cbz	x3, 94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x94>
  cc:	add	x0, sp, #0x60
  d0:	mov	w2, #0x3                   	// #3
  d4:	mov	x1, x0
  d8:	blr	x3
  dc:	b	94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x94>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w0, #0x9                   	// #9
  14:	str	w0, [sp, #80]
  18:	mov	x0, #0xffffffffffffffff    	// #-1
  1c:	str	x0, [sp, #88]
  20:	ldr	x0, [x19, #8]
  24:	ldr	x1, [x0, #-8]!
  28:	str	x1, [sp, #96]
  2c:	str	x0, [x19, #8]
  30:	ldp	x0, x1, [sp, #80]
  34:	stp	x0, x1, [sp, #32]
  38:	ldp	x0, x1, [sp, #96]
  3c:	stp	x0, x1, [sp, #48]
  40:	ldp	x0, x1, [sp, #112]
  44:	stp	x0, x1, [sp, #64]
  48:	add	x20, x19, #0x38
  4c:	add	x1, sp, #0x20
  50:	mov	x0, x20
  54:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>
  58:	ldr	x0, [x19, #64]
  5c:	ldr	x1, [x19, #56]
  60:	sub	x0, x0, x1
  64:	asr	x0, x0, #4
  68:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  6c:	movk	x1, #0xaaab
  70:	mul	x0, x0, x1
  74:	mov	x1, #0x86a0                	// #34464
  78:	movk	x1, #0x1, lsl #16
  7c:	cmp	x0, x1
  80:	b.hi	b0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xb0>  // b.pmore
  84:	sub	x19, x0, #0x1
  88:	ldr	w0, [sp, #32]
  8c:	cmp	w0, #0xb
  90:	b.eq	b4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xb4>  // b.none
  94:	ldr	w0, [sp, #80]
  98:	cmp	w0, #0xb
  9c:	b.eq	d0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xd0>  // b.none
  a0:	mov	x0, x19
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x29, x30, [sp], #128
  ac:	ret
  b0:	bl	0 <abort>
  b4:	ldr	x3, [sp, #64]
  b8:	cbz	x3, 94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x94>
  bc:	add	x0, sp, #0x30
  c0:	mov	w2, #0x3                   	// #3
  c4:	mov	x1, x0
  c8:	blr	x3
  cc:	b	94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x94>
  d0:	ldr	x3, [sp, #112]
  d4:	cbz	x3, a0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xa0>
  d8:	add	x0, sp, #0x60
  dc:	mov	w2, #0x3                   	// #3
  e0:	mov	x1, x0
  e4:	blr	x3
  e8:	b	a0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xa0>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #40]
  14:	add	x1, x0, #0x1
  18:	str	x1, [x19, #40]
  1c:	str	x0, [sp, #136]
  20:	ldr	x1, [x19, #8]
  24:	ldr	x2, [x19, #16]
  28:	cmp	x1, x2
  2c:	b.eq	d8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xd8>  // b.none
  30:	str	x0, [x1]
  34:	ldr	x0, [x19, #8]
  38:	add	x0, x0, #0x8
  3c:	str	x0, [x19, #8]
  40:	mov	w0, #0x8                   	// #8
  44:	str	w0, [sp, #88]
  48:	mov	x0, #0xffffffffffffffff    	// #-1
  4c:	str	x0, [sp, #96]
  50:	ldr	x0, [sp, #136]
  54:	str	x0, [sp, #104]
  58:	ldp	x0, x1, [sp, #88]
  5c:	stp	x0, x1, [sp, #40]
  60:	ldp	x0, x1, [sp, #104]
  64:	stp	x0, x1, [sp, #56]
  68:	ldp	x0, x1, [sp, #120]
  6c:	stp	x0, x1, [sp, #72]
  70:	add	x20, x19, #0x38
  74:	add	x1, sp, #0x28
  78:	mov	x0, x20
  7c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
  80:	ldr	x0, [x19, #64]
  84:	ldr	x1, [x19, #56]
  88:	sub	x0, x0, x1
  8c:	asr	x0, x0, #4
  90:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  94:	movk	x1, #0xaaab
  98:	mul	x0, x0, x1
  9c:	mov	x1, #0x86a0                	// #34464
  a0:	movk	x1, #0x1, lsl #16
  a4:	cmp	x0, x1
  a8:	b.hi	e8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xe8>  // b.pmore
  ac:	sub	x19, x0, #0x1
  b0:	ldr	w0, [sp, #40]
  b4:	cmp	w0, #0xb
  b8:	b.eq	ec <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xec>  // b.none
  bc:	ldr	w0, [sp, #88]
  c0:	cmp	w0, #0xb
  c4:	b.eq	108 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x108>  // b.none
  c8:	mov	x0, x19
  cc:	ldp	x19, x20, [sp, #16]
  d0:	ldp	x29, x30, [sp], #144
  d4:	ret
  d8:	add	x2, sp, #0x88
  dc:	mov	x0, x19
  e0:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
  e4:	b	40 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x40>
  e8:	bl	0 <abort>
  ec:	ldr	x3, [sp, #72]
  f0:	cbz	x3, bc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xbc>
  f4:	add	x0, sp, #0x38
  f8:	mov	w2, #0x3                   	// #3
  fc:	mov	x1, x0
 100:	blr	x3
 104:	b	bc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xbc>
 108:	ldr	x3, [sp, #120]
 10c:	cbz	x3, c8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xc8>
 110:	add	x0, sp, #0x68
 114:	mov	w2, #0x3                   	// #3
 118:	mov	x1, x0
 11c:	blr	x3
 120:	b	c8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xc8>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	w0, [x0, #24]
  14:	tbnz	w0, #10, e8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xe8>
  18:	ldr	x0, [x19, #40]
  1c:	cmp	x0, x1
  20:	b.ls	ec <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xec>  // b.plast
  24:	ldr	x2, [x19]
  28:	ldr	x4, [x19, #8]
  2c:	cmp	x2, x4
  30:	b.eq	4c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x4c>  // b.none
  34:	ldr	x3, [x2]
  38:	cmp	x1, x3
  3c:	b.eq	f0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xf0>  // b.none
  40:	add	x2, x2, #0x8
  44:	cmp	x4, x2
  48:	b.ne	34 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x34>  // b.any
  4c:	mov	w0, #0x1                   	// #1
  50:	strb	w0, [x19, #48]
  54:	mov	w0, #0x3                   	// #3
  58:	str	w0, [sp, #80]
  5c:	mov	x0, #0xffffffffffffffff    	// #-1
  60:	str	x0, [sp, #88]
  64:	str	x1, [sp, #96]
  68:	ldp	x0, x1, [sp, #80]
  6c:	stp	x0, x1, [sp, #32]
  70:	ldp	x0, x1, [sp, #96]
  74:	stp	x0, x1, [sp, #48]
  78:	ldp	x0, x1, [sp, #112]
  7c:	stp	x0, x1, [sp, #64]
  80:	add	x20, x19, #0x38
  84:	add	x1, sp, #0x20
  88:	mov	x0, x20
  8c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm>
  90:	ldr	x0, [x19, #64]
  94:	ldr	x1, [x19, #56]
  98:	sub	x0, x0, x1
  9c:	asr	x0, x0, #4
  a0:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a4:	movk	x1, #0xaaab
  a8:	mul	x0, x0, x1
  ac:	mov	x1, #0x86a0                	// #34464
  b0:	movk	x1, #0x1, lsl #16
  b4:	cmp	x0, x1
  b8:	b.hi	f4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xf4>  // b.pmore
  bc:	sub	x19, x0, #0x1
  c0:	ldr	w0, [sp, #32]
  c4:	cmp	w0, #0xb
  c8:	b.eq	f8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xf8>  // b.none
  cc:	ldr	w0, [sp, #80]
  d0:	cmp	w0, #0xb
  d4:	b.eq	114 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x114>  // b.none
  d8:	mov	x0, x19
  dc:	ldp	x19, x20, [sp, #16]
  e0:	ldp	x29, x30, [sp], #128
  e4:	ret
  e8:	bl	0 <abort>
  ec:	bl	0 <abort>
  f0:	bl	0 <abort>
  f4:	bl	0 <abort>
  f8:	ldr	x3, [sp, #64]
  fc:	cbz	x3, cc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xcc>
 100:	add	x0, sp, #0x30
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x3
 110:	b	cc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xcc>
 114:	ldr	x3, [sp, #112]
 118:	cbz	x3, d8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xd8>
 11c:	add	x0, sp, #0x60
 120:	mov	w2, #0x3                   	// #3
 124:	mov	x1, x0
 128:	blr	x3
 12c:	b	d8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xd8>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w0, #0xb                   	// #11
  14:	str	w0, [sp, #80]
  18:	mov	x0, #0xffffffffffffffff    	// #-1
  1c:	str	x0, [sp, #88]
  20:	ldp	x4, x5, [x1]
  24:	ldp	x2, x3, [sp, #32]
  28:	stp	x2, x3, [x1]
  2c:	ldr	x2, [x1, #16]
  30:	str	xzr, [x1, #16]
  34:	ldr	x0, [x1, #24]
  38:	str	xzr, [x1, #24]
  3c:	str	x2, [sp, #112]
  40:	str	x0, [sp, #120]
  44:	ldp	x6, x7, [sp, #80]
  48:	stp	x6, x7, [sp, #32]
  4c:	ldp	x6, x7, [sp, #112]
  50:	stp	x6, x7, [sp, #64]
  54:	stp	x4, x5, [sp, #96]
  58:	stp	x4, x5, [sp, #48]
  5c:	str	xzr, [sp, #112]
  60:	str	x2, [sp, #64]
  64:	ldr	x1, [sp, #72]
  68:	str	x1, [sp, #120]
  6c:	str	x0, [sp, #72]
  70:	add	x20, x19, #0x38
  74:	add	x1, sp, #0x20
  78:	mov	x0, x20
  7c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  80:	ldr	x0, [x19, #64]
  84:	ldr	x1, [x19, #56]
  88:	sub	x0, x0, x1
  8c:	asr	x0, x0, #4
  90:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  94:	movk	x1, #0xaaab
  98:	mul	x0, x0, x1
  9c:	mov	x1, #0x86a0                	// #34464
  a0:	movk	x1, #0x1, lsl #16
  a4:	cmp	x0, x1
  a8:	b.hi	d8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xd8>  // b.pmore
  ac:	sub	x19, x0, #0x1
  b0:	ldr	w0, [sp, #32]
  b4:	cmp	w0, #0xb
  b8:	b.eq	dc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xdc>  // b.none
  bc:	ldr	w0, [sp, #80]
  c0:	cmp	w0, #0xb
  c4:	b.eq	f8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xf8>  // b.none
  c8:	mov	x0, x19
  cc:	ldp	x19, x20, [sp, #16]
  d0:	ldp	x29, x30, [sp], #128
  d4:	ret
  d8:	bl	0 <abort>
  dc:	ldr	x3, [sp, #64]
  e0:	cbz	x3, bc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xbc>
  e4:	add	x0, sp, #0x30
  e8:	mov	w2, #0x3                   	// #3
  ec:	mov	x1, x0
  f0:	blr	x3
  f4:	b	bc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xbc>
  f8:	ldr	x3, [sp, #112]
  fc:	cbz	x3, c8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xc8>
 100:	add	x0, sp, #0x60
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x3
 110:	b	c8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xc8>

Disassembly of section .text._ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_:

0000000000000000 <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_>:
   0:	ldr	x2, [x0, #16]
   4:	add	x0, x0, #0x8
   8:	cbz	x2, 4c <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x4c>
   c:	ldr	x3, [x1]
  10:	mov	x1, x0
  14:	b	20 <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x20>
  18:	ldr	x2, [x2, #24]
  1c:	cbz	x2, 38 <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x38>
  20:	ldr	x4, [x2, #32]
  24:	cmp	x4, x3
  28:	b.lt	18 <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x18>  // b.tstop
  2c:	mov	x1, x2
  30:	ldr	x2, [x2, #16]
  34:	b	1c <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x1c>
  38:	cmp	x0, x1
  3c:	b.eq	50 <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x50>  // b.none
  40:	ldr	x2, [x1, #32]
  44:	cmp	x2, x3
  48:	csel	x0, x0, x1, gt
  4c:	ret
  50:	mov	x0, x1
  54:	b	4c <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x4c>

Disassembly of section .text._ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_:

0000000000000000 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	ldr	x3, [x0, #72]
  1c:	ldr	x1, [x0, #40]
  20:	sub	x21, x3, x1
  24:	asr	x6, x21, #3
  28:	ldr	x0, [x0, #48]
  2c:	ldr	x2, [x19, #56]
  30:	sub	x0, x0, x2
  34:	sub	x2, x6, #0x1
  38:	lsl	x2, x2, #6
  3c:	add	x2, x2, x0, asr #3
  40:	ldr	x0, [x19, #32]
  44:	ldr	x4, [x19, #16]
  48:	sub	x0, x0, x4
  4c:	add	x0, x2, x0, asr #3
  50:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	x0, x2
  58:	b.eq	c0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xc0>  // b.none
  5c:	ldr	x2, [x19, #8]
  60:	ldr	x4, [x19]
  64:	sub	x0, x3, x4
  68:	sub	x0, x2, x0, asr #3
  6c:	cmp	x0, #0x1
  70:	b.ls	d0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xd0>  // b.plast
  74:	ldr	x21, [x19, #72]
  78:	mov	x0, #0x200                 	// #512
  7c:	bl	0 <_Znwm>
  80:	str	x0, [x21, #8]
  84:	ldr	x0, [x19, #48]
  88:	ldr	x1, [x20]
  8c:	str	x1, [x0]
  90:	ldr	x0, [x19, #72]
  94:	add	x2, x0, #0x8
  98:	str	x2, [x19, #72]
  9c:	ldr	x0, [x0, #8]
  a0:	str	x0, [x19, #56]
  a4:	add	x2, x0, #0x200
  a8:	str	x2, [x19, #64]
  ac:	str	x0, [x19, #48]
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret
  c0:	stp	x23, x24, [sp, #48]
  c4:	adrp	x0, 0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>
  c8:	add	x0, x0, #0x0
  cc:	bl	0 <_ZSt20__throw_length_errorPKc>
  d0:	add	x22, x6, #0x2
  d4:	cmp	x2, x22, lsl #1
  d8:	b.ls	130 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x130>  // b.plast
  dc:	sub	x2, x2, x22
  e0:	lsr	x2, x2, #1
  e4:	add	x22, x4, x2, lsl #3
  e8:	cmp	x1, x22
  ec:	b.ls	10c <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x10c>  // b.plast
  f0:	add	x3, x3, #0x8
  f4:	cmp	x1, x3
  f8:	b.eq	19c <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x19c>  // b.none
  fc:	sub	x2, x3, x1
 100:	mov	x0, x22
 104:	bl	0 <memmove>
 108:	b	19c <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x19c>
 10c:	add	x3, x3, #0x8
 110:	cmp	x1, x3
 114:	b.eq	19c <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x19c>  // b.none
 118:	sub	x2, x3, x1
 11c:	add	x0, x21, #0x8
 120:	sub	x0, x0, x2
 124:	add	x0, x22, x0
 128:	bl	0 <memmove>
 12c:	b	19c <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x19c>
 130:	stp	x23, x24, [sp, #48]
 134:	cmp	x2, #0x0
 138:	csinc	x23, x2, xzr, ne  // ne = any
 13c:	add	x2, x2, #0x2
 140:	add	x23, x23, x2
 144:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
 148:	cmp	x23, x0
 14c:	b.hi	1cc <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x1cc>  // b.pmore
 150:	lsl	x0, x23, #3
 154:	bl	0 <_Znwm>
 158:	mov	x24, x0
 15c:	sub	x2, x23, x22
 160:	lsr	x2, x2, #1
 164:	add	x22, x0, x2, lsl #3
 168:	ldr	x1, [x19, #40]
 16c:	ldr	x2, [x19, #72]
 170:	add	x2, x2, #0x8
 174:	cmp	x1, x2
 178:	b.eq	188 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x188>  // b.none
 17c:	sub	x2, x2, x1
 180:	mov	x0, x22
 184:	bl	0 <memmove>
 188:	ldr	x0, [x19]
 18c:	bl	0 <_ZdlPv>
 190:	str	x24, [x19]
 194:	str	x23, [x19, #8]
 198:	ldp	x23, x24, [sp, #48]
 19c:	str	x22, [x19, #40]
 1a0:	ldr	x0, [x22]
 1a4:	str	x0, [x19, #24]
 1a8:	add	x0, x0, #0x200
 1ac:	str	x0, [x19, #32]
 1b0:	add	x0, x22, x21
 1b4:	str	x0, [x19, #72]
 1b8:	ldr	x0, [x22, x21]
 1bc:	str	x0, [x19, #56]
 1c0:	add	x0, x0, #0x200
 1c4:	str	x0, [x19, #64]
 1c8:	b	74 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x74>
 1cc:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeIlSaIlEE15_M_pop_back_auxEv:

0000000000000000 <_ZNSt5dequeIlSaIlEE15_M_pop_back_auxEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #56]
  14:	bl	0 <_ZdlPv>
  18:	ldr	x0, [x19, #72]
  1c:	sub	x2, x0, #0x8
  20:	str	x2, [x19, #72]
  24:	ldur	x0, [x0, #-8]
  28:	str	x0, [x19, #56]
  2c:	add	x2, x0, #0x200
  30:	str	x2, [x19, #64]
  34:	add	x0, x0, #0x1f8
  38:	str	x0, [x19, #48]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x21, x0
  18:	mov	x22, x1
  1c:	and	w24, w2, #0xff
  20:	ldr	x2, [x0, #72]
  24:	ldr	x1, [x0, #40]
  28:	sub	x23, x2, x1
  2c:	asr	x20, x23, #3
  30:	add	x20, x20, #0x1
  34:	add	x20, x20, x22
  38:	ldr	x0, [x0, #8]
  3c:	cmp	x0, x20, lsl #1
  40:	b.ls	ac <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xac>  // b.plast
  44:	ldr	x3, [x21]
  48:	sub	x19, x0, x20
  4c:	lsr	x19, x19, #1
  50:	lsl	x22, x22, #3
  54:	cmp	w24, #0x0
  58:	csel	x22, x22, xzr, ne  // ne = any
  5c:	add	x19, x22, x19, lsl #3
  60:	add	x19, x3, x19
  64:	cmp	x1, x19
  68:	b.ls	88 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x88>  // b.plast
  6c:	add	x2, x2, #0x8
  70:	cmp	x1, x2
  74:	b.eq	128 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x128>  // b.none
  78:	sub	x2, x2, x1
  7c:	mov	x0, x19
  80:	bl	0 <memmove>
  84:	b	128 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x128>
  88:	add	x2, x2, #0x8
  8c:	cmp	x1, x2
  90:	b.eq	128 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x128>  // b.none
  94:	sub	x2, x2, x1
  98:	add	x0, x23, #0x8
  9c:	sub	x0, x0, x2
  a0:	add	x0, x19, x0
  a4:	bl	0 <memmove>
  a8:	b	128 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x128>
  ac:	stp	x25, x26, [sp, #64]
  b0:	cmp	x0, x22
  b4:	csel	x25, x0, x22, cs  // cs = hs, nlast
  b8:	add	x0, x0, #0x2
  bc:	add	x25, x25, x0
  c0:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  c4:	cmp	x25, x0
  c8:	b.hi	168 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x168>  // b.pmore
  cc:	lsl	x0, x25, #3
  d0:	bl	0 <_Znwm>
  d4:	mov	x26, x0
  d8:	sub	x19, x25, x20
  dc:	lsr	x19, x19, #1
  e0:	lsl	x22, x22, #3
  e4:	cmp	w24, #0x0
  e8:	csel	x22, x22, xzr, ne  // ne = any
  ec:	add	x22, x22, x19, lsl #3
  f0:	add	x19, x0, x22
  f4:	ldr	x1, [x21, #40]
  f8:	ldr	x2, [x21, #72]
  fc:	add	x2, x2, #0x8
 100:	cmp	x1, x2
 104:	b.eq	114 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x114>  // b.none
 108:	sub	x2, x2, x1
 10c:	mov	x0, x19
 110:	bl	0 <memmove>
 114:	ldr	x0, [x21]
 118:	bl	0 <_ZdlPv>
 11c:	str	x26, [x21]
 120:	str	x25, [x21, #8]
 124:	ldp	x25, x26, [sp, #64]
 128:	str	x19, [x21, #40]
 12c:	ldr	x0, [x19]
 130:	str	x0, [x21, #24]
 134:	add	x0, x0, #0x1f8
 138:	str	x0, [x21, #32]
 13c:	add	x1, x19, x23
 140:	str	x1, [x21, #72]
 144:	ldr	x1, [x19, x23]
 148:	str	x1, [x21, #56]
 14c:	add	x1, x1, #0x1f8
 150:	str	x1, [x21, #64]
 154:	ldp	x19, x20, [sp, #16]
 158:	ldp	x21, x22, [sp, #32]
 15c:	ldp	x23, x24, [sp, #48]
 160:	ldp	x29, x30, [sp], #80
 164:	ret
 168:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	ldr	x0, [x0, #48]
  18:	ldr	x1, [x19, #64]
  1c:	sub	x1, x1, #0x18
  20:	cmp	x0, x1
  24:	b.eq	50 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x50>  // b.none
  28:	ldp	x2, x3, [x20]
  2c:	stp	x2, x3, [x0]
  30:	ldr	x1, [x20, #16]
  34:	str	x1, [x0, #16]
  38:	ldr	x0, [x19, #48]
  3c:	add	x0, x0, #0x18
  40:	str	x0, [x19, #48]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret
  50:	str	x21, [sp, #32]
  54:	ldr	x2, [x19, #72]
  58:	ldr	x1, [x19, #40]
  5c:	sub	x1, x2, x1
  60:	asr	x1, x1, #3
  64:	sub	x1, x1, #0x1
  68:	add	x3, x1, x1, lsl #2
  6c:	add	x1, x1, x3, lsl #2
  70:	ldr	x3, [x19, #56]
  74:	sub	x0, x0, x3
  78:	asr	x0, x0, #3
  7c:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  80:	movk	x3, #0xaaab
  84:	madd	x0, x0, x3, x1
  88:	ldr	x1, [x19, #32]
  8c:	ldr	x4, [x19, #16]
  90:	sub	x1, x1, x4
  94:	asr	x1, x1, #3
  98:	madd	x0, x1, x3, x0
  9c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  a0:	movk	x1, #0x555, lsl #48
  a4:	cmp	x0, x1
  a8:	b.eq	110 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x110>  // b.none
  ac:	ldr	x0, [x19]
  b0:	sub	x2, x2, x0
  b4:	ldr	x0, [x19, #8]
  b8:	sub	x2, x0, x2, asr #3
  bc:	cmp	x2, #0x1
  c0:	b.ls	11c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x11c>  // b.plast
  c4:	ldr	x21, [x19, #72]
  c8:	mov	x0, #0x1f8                 	// #504
  cc:	bl	0 <_Znwm>
  d0:	str	x0, [x21, #8]
  d4:	ldr	x0, [x19, #48]
  d8:	ldp	x2, x3, [x20]
  dc:	stp	x2, x3, [x0]
  e0:	ldr	x1, [x20, #16]
  e4:	str	x1, [x0, #16]
  e8:	ldr	x0, [x19, #72]
  ec:	add	x2, x0, #0x8
  f0:	str	x2, [x19, #72]
  f4:	ldr	x0, [x0, #8]
  f8:	str	x0, [x19, #56]
  fc:	add	x2, x0, #0x1f8
 100:	str	x2, [x19, #64]
 104:	str	x0, [x19, #48]
 108:	ldr	x21, [sp, #32]
 10c:	b	44 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x44>
 110:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
 114:	add	x0, x0, #0x0
 118:	bl	0 <_ZSt20__throw_length_errorPKc>
 11c:	mov	w2, #0x0                   	// #0
 120:	mov	x1, #0x1                   	// #1
 124:	mov	x0, x19
 128:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
 12c:	b	c4 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0xc4>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	mov	w0, #0xb                   	// #11
  1c:	str	w0, [sp, #88]
  20:	mov	x0, #0xffffffffffffffff    	// #-1
  24:	str	x0, [sp, #96]
  28:	ldp	x2, x3, [sp, #56]
  2c:	ldp	x0, x1, [sp, #136]
  30:	stp	x0, x1, [sp, #56]
  34:	str	xzr, [sp, #72]
  38:	str	xzr, [sp, #80]
  3c:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>
  40:	ldr	x1, [x1]
  44:	str	x1, [sp, #120]
  48:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>
  4c:	ldr	x0, [x0]
  50:	str	x0, [sp, #128]
  54:	ldp	x4, x5, [sp, #88]
  58:	stp	x4, x5, [sp, #136]
  5c:	ldp	x4, x5, [sp, #120]
  60:	stp	x4, x5, [sp, #168]
  64:	stp	x2, x3, [sp, #104]
  68:	stp	x2, x3, [sp, #152]
  6c:	str	xzr, [sp, #120]
  70:	str	x1, [sp, #168]
  74:	ldr	x1, [sp, #176]
  78:	str	x1, [sp, #128]
  7c:	str	x0, [sp, #176]
  80:	add	x19, x21, #0x38
  84:	add	x1, sp, #0x88
  88:	mov	x0, x19
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>
  90:	ldr	x19, [x21, #64]
  94:	ldr	x0, [x21, #56]
  98:	sub	x19, x19, x0
  9c:	asr	x19, x19, #4
  a0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a4:	movk	x0, #0xaaab
  a8:	mul	x19, x19, x0
  ac:	mov	x0, #0x86a0                	// #34464
  b0:	movk	x0, #0x1, lsl #16
  b4:	cmp	x19, x0
  b8:	b.hi	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0x118>  // b.pmore
  bc:	sub	x19, x19, #0x1
  c0:	ldr	w0, [sp, #136]
  c4:	cmp	w0, #0xb
  c8:	b.eq	11c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0x11c>  // b.none
  cc:	ldr	w0, [sp, #88]
  d0:	cmp	w0, #0xb
  d4:	b.eq	138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0x138>  // b.none
  d8:	str	x21, [sp, #184]
  dc:	str	x19, [sp, #192]
  e0:	str	x19, [sp, #200]
  e4:	add	x1, sp, #0xb8
  e8:	add	x0, x20, #0x130
  ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>
  f0:	ldr	x3, [sp, #72]
  f4:	cbz	x3, 108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0x108>
  f8:	add	x0, sp, #0x38
  fc:	mov	w2, #0x3                   	// #3
 100:	mov	x1, x0
 104:	blr	x3
 108:	ldp	x19, x20, [sp, #16]
 10c:	ldr	x21, [sp, #32]
 110:	ldp	x29, x30, [sp], #208
 114:	ret
 118:	bl	0 <abort>
 11c:	ldr	x3, [sp, #168]
 120:	cbz	x3, cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0xcc>
 124:	add	x0, sp, #0x98
 128:	mov	w2, #0x3                   	// #3
 12c:	mov	x1, x0
 130:	blr	x3
 134:	b	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0xcc>
 138:	ldr	x3, [sp, #120]
 13c:	cbz	x3, d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0xd8>
 140:	add	x0, sp, #0x68
 144:	mov	w2, #0x3                   	// #3
 148:	mov	x1, x0
 14c:	blr	x3
 150:	b	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0xd8>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #384]
  1c:	str	x0, [sp, #56]
  20:	mov	w0, #0xb                   	// #11
  24:	str	w0, [sp, #88]
  28:	mov	x0, #0xffffffffffffffff    	// #-1
  2c:	str	x0, [sp, #96]
  30:	ldp	x2, x3, [sp, #56]
  34:	ldp	x0, x1, [sp, #136]
  38:	stp	x0, x1, [sp, #56]
  3c:	str	xzr, [sp, #72]
  40:	str	xzr, [sp, #80]
  44:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>
  48:	ldr	x1, [x1]
  4c:	str	x1, [sp, #120]
  50:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>
  54:	ldr	x0, [x0]
  58:	str	x0, [sp, #128]
  5c:	ldp	x4, x5, [sp, #88]
  60:	stp	x4, x5, [sp, #136]
  64:	ldp	x4, x5, [sp, #120]
  68:	stp	x4, x5, [sp, #168]
  6c:	stp	x2, x3, [sp, #104]
  70:	stp	x2, x3, [sp, #152]
  74:	str	xzr, [sp, #120]
  78:	str	x1, [sp, #168]
  7c:	ldr	x1, [sp, #176]
  80:	str	x1, [sp, #128]
  84:	str	x0, [sp, #176]
  88:	add	x19, x21, #0x38
  8c:	add	x1, sp, #0x88
  90:	mov	x0, x19
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>
  98:	ldr	x19, [x21, #64]
  9c:	ldr	x0, [x21, #56]
  a0:	sub	x19, x19, x0
  a4:	asr	x19, x19, #4
  a8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  ac:	movk	x0, #0xaaab
  b0:	mul	x19, x19, x0
  b4:	mov	x0, #0x86a0                	// #34464
  b8:	movk	x0, #0x1, lsl #16
  bc:	cmp	x19, x0
  c0:	b.hi	120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0x120>  // b.pmore
  c4:	sub	x19, x19, #0x1
  c8:	ldr	w0, [sp, #136]
  cc:	cmp	w0, #0xb
  d0:	b.eq	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0x124>  // b.none
  d4:	ldr	w0, [sp, #88]
  d8:	cmp	w0, #0xb
  dc:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0x140>  // b.none
  e0:	str	x21, [sp, #184]
  e4:	str	x19, [sp, #192]
  e8:	str	x19, [sp, #200]
  ec:	add	x1, sp, #0xb8
  f0:	add	x0, x20, #0x130
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>
  f8:	ldr	x3, [sp, #72]
  fc:	cbz	x3, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0x110>
 100:	add	x0, sp, #0x38
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x3
 110:	ldp	x19, x20, [sp, #16]
 114:	ldr	x21, [sp, #32]
 118:	ldp	x29, x30, [sp], #208
 11c:	ret
 120:	bl	0 <abort>
 124:	ldr	x3, [sp, #168]
 128:	cbz	x3, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0xd4>
 12c:	add	x0, sp, #0x98
 130:	mov	w2, #0x3                   	// #3
 134:	mov	x1, x0
 138:	blr	x3
 13c:	b	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0xd4>
 140:	ldr	x3, [sp, #120]
 144:	cbz	x3, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0xe0>
 148:	add	x0, sp, #0x68
 14c:	mov	w2, #0x3                   	// #3
 150:	mov	x1, x0
 154:	blr	x3
 158:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0xe0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #384]
  1c:	str	x0, [sp, #56]
  20:	mov	w0, #0xb                   	// #11
  24:	str	w0, [sp, #88]
  28:	mov	x0, #0xffffffffffffffff    	// #-1
  2c:	str	x0, [sp, #96]
  30:	ldp	x2, x3, [sp, #56]
  34:	ldp	x0, x1, [sp, #136]
  38:	stp	x0, x1, [sp, #56]
  3c:	str	xzr, [sp, #72]
  40:	str	xzr, [sp, #80]
  44:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>
  48:	ldr	x1, [x1]
  4c:	str	x1, [sp, #120]
  50:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>
  54:	ldr	x0, [x0]
  58:	str	x0, [sp, #128]
  5c:	ldp	x4, x5, [sp, #88]
  60:	stp	x4, x5, [sp, #136]
  64:	ldp	x4, x5, [sp, #120]
  68:	stp	x4, x5, [sp, #168]
  6c:	stp	x2, x3, [sp, #104]
  70:	stp	x2, x3, [sp, #152]
  74:	str	xzr, [sp, #120]
  78:	str	x1, [sp, #168]
  7c:	ldr	x1, [sp, #176]
  80:	str	x1, [sp, #128]
  84:	str	x0, [sp, #176]
  88:	add	x19, x21, #0x38
  8c:	add	x1, sp, #0x88
  90:	mov	x0, x19
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>
  98:	ldr	x19, [x21, #64]
  9c:	ldr	x0, [x21, #56]
  a0:	sub	x19, x19, x0
  a4:	asr	x19, x19, #4
  a8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  ac:	movk	x0, #0xaaab
  b0:	mul	x19, x19, x0
  b4:	mov	x0, #0x86a0                	// #34464
  b8:	movk	x0, #0x1, lsl #16
  bc:	cmp	x19, x0
  c0:	b.hi	120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0x120>  // b.pmore
  c4:	sub	x19, x19, #0x1
  c8:	ldr	w0, [sp, #136]
  cc:	cmp	w0, #0xb
  d0:	b.eq	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0x124>  // b.none
  d4:	ldr	w0, [sp, #88]
  d8:	cmp	w0, #0xb
  dc:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0x140>  // b.none
  e0:	str	x21, [sp, #184]
  e4:	str	x19, [sp, #192]
  e8:	str	x19, [sp, #200]
  ec:	add	x1, sp, #0xb8
  f0:	add	x0, x20, #0x130
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>
  f8:	ldr	x3, [sp, #72]
  fc:	cbz	x3, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0x110>
 100:	add	x0, sp, #0x38
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x3
 110:	ldp	x19, x20, [sp, #16]
 114:	ldr	x21, [sp, #32]
 118:	ldp	x29, x30, [sp], #208
 11c:	ret
 120:	bl	0 <abort>
 124:	ldr	x3, [sp, #168]
 128:	cbz	x3, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0xd4>
 12c:	add	x0, sp, #0x98
 130:	mov	w2, #0x3                   	// #3
 134:	mov	x1, x0
 138:	blr	x3
 13c:	b	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0xd4>
 140:	ldr	x3, [sp, #120]
 144:	cbz	x3, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0xe0>
 148:	add	x0, sp, #0x68
 14c:	mov	w2, #0x3                   	// #3
 150:	mov	x1, x0
 154:	blr	x3
 158:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0xe0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #384]
  1c:	str	x0, [sp, #56]
  20:	mov	w0, #0xb                   	// #11
  24:	str	w0, [sp, #88]
  28:	mov	x0, #0xffffffffffffffff    	// #-1
  2c:	str	x0, [sp, #96]
  30:	ldp	x2, x3, [sp, #56]
  34:	ldp	x0, x1, [sp, #136]
  38:	stp	x0, x1, [sp, #56]
  3c:	str	xzr, [sp, #72]
  40:	str	xzr, [sp, #80]
  44:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>
  48:	ldr	x1, [x1]
  4c:	str	x1, [sp, #120]
  50:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>
  54:	ldr	x0, [x0]
  58:	str	x0, [sp, #128]
  5c:	ldp	x4, x5, [sp, #88]
  60:	stp	x4, x5, [sp, #136]
  64:	ldp	x4, x5, [sp, #120]
  68:	stp	x4, x5, [sp, #168]
  6c:	stp	x2, x3, [sp, #104]
  70:	stp	x2, x3, [sp, #152]
  74:	str	xzr, [sp, #120]
  78:	str	x1, [sp, #168]
  7c:	ldr	x1, [sp, #176]
  80:	str	x1, [sp, #128]
  84:	str	x0, [sp, #176]
  88:	add	x19, x21, #0x38
  8c:	add	x1, sp, #0x88
  90:	mov	x0, x19
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>
  98:	ldr	x19, [x21, #64]
  9c:	ldr	x0, [x21, #56]
  a0:	sub	x19, x19, x0
  a4:	asr	x19, x19, #4
  a8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  ac:	movk	x0, #0xaaab
  b0:	mul	x19, x19, x0
  b4:	mov	x0, #0x86a0                	// #34464
  b8:	movk	x0, #0x1, lsl #16
  bc:	cmp	x19, x0
  c0:	b.hi	120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0x120>  // b.pmore
  c4:	sub	x19, x19, #0x1
  c8:	ldr	w0, [sp, #136]
  cc:	cmp	w0, #0xb
  d0:	b.eq	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0x124>  // b.none
  d4:	ldr	w0, [sp, #88]
  d8:	cmp	w0, #0xb
  dc:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0x140>  // b.none
  e0:	str	x21, [sp, #184]
  e4:	str	x19, [sp, #192]
  e8:	str	x19, [sp, #200]
  ec:	add	x1, sp, #0xb8
  f0:	add	x0, x20, #0x130
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>
  f8:	ldr	x3, [sp, #72]
  fc:	cbz	x3, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0x110>
 100:	add	x0, sp, #0x38
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x3
 110:	ldp	x19, x20, [sp, #16]
 114:	ldr	x21, [sp, #32]
 118:	ldp	x29, x30, [sp], #208
 11c:	ret
 120:	bl	0 <abort>
 124:	ldr	x3, [sp, #168]
 128:	cbz	x3, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0xd4>
 12c:	add	x0, sp, #0x98
 130:	mov	w2, #0x3                   	// #3
 134:	mov	x1, x0
 138:	blr	x3
 13c:	b	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0xd4>
 140:	ldr	x3, [sp, #120]
 144:	cbz	x3, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0xe0>
 148:	add	x0, sp, #0x68
 14c:	mov	w2, #0x3                   	// #3
 150:	mov	x1, x0
 154:	blr	x3
 158:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0xe0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	mov	w0, #0xb                   	// #11
  1c:	str	w0, [sp, #88]
  20:	mov	x0, #0xffffffffffffffff    	// #-1
  24:	str	x0, [sp, #96]
  28:	ldp	x2, x3, [sp, #56]
  2c:	ldp	x0, x1, [sp, #136]
  30:	stp	x0, x1, [sp, #56]
  34:	str	xzr, [sp, #72]
  38:	str	xzr, [sp, #80]
  3c:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>
  40:	ldr	x1, [x1]
  44:	str	x1, [sp, #120]
  48:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>
  4c:	ldr	x0, [x0]
  50:	str	x0, [sp, #128]
  54:	ldp	x4, x5, [sp, #88]
  58:	stp	x4, x5, [sp, #136]
  5c:	ldp	x4, x5, [sp, #120]
  60:	stp	x4, x5, [sp, #168]
  64:	stp	x2, x3, [sp, #104]
  68:	stp	x2, x3, [sp, #152]
  6c:	str	xzr, [sp, #120]
  70:	str	x1, [sp, #168]
  74:	ldr	x1, [sp, #176]
  78:	str	x1, [sp, #128]
  7c:	str	x0, [sp, #176]
  80:	add	x19, x21, #0x38
  84:	add	x1, sp, #0x88
  88:	mov	x0, x19
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>
  90:	ldr	x19, [x21, #64]
  94:	ldr	x0, [x21, #56]
  98:	sub	x19, x19, x0
  9c:	asr	x19, x19, #4
  a0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a4:	movk	x0, #0xaaab
  a8:	mul	x19, x19, x0
  ac:	mov	x0, #0x86a0                	// #34464
  b0:	movk	x0, #0x1, lsl #16
  b4:	cmp	x19, x0
  b8:	b.hi	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0x118>  // b.pmore
  bc:	sub	x19, x19, #0x1
  c0:	ldr	w0, [sp, #136]
  c4:	cmp	w0, #0xb
  c8:	b.eq	11c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0x11c>  // b.none
  cc:	ldr	w0, [sp, #88]
  d0:	cmp	w0, #0xb
  d4:	b.eq	138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0x138>  // b.none
  d8:	str	x21, [sp, #184]
  dc:	str	x19, [sp, #192]
  e0:	str	x19, [sp, #200]
  e4:	add	x1, sp, #0xb8
  e8:	add	x0, x20, #0x130
  ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>
  f0:	ldr	x3, [sp, #72]
  f4:	cbz	x3, 108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0x108>
  f8:	add	x0, sp, #0x38
  fc:	mov	w2, #0x3                   	// #3
 100:	mov	x1, x0
 104:	blr	x3
 108:	ldp	x19, x20, [sp, #16]
 10c:	ldr	x21, [sp, #32]
 110:	ldp	x29, x30, [sp], #208
 114:	ret
 118:	bl	0 <abort>
 11c:	ldr	x3, [sp, #168]
 120:	cbz	x3, cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0xcc>
 124:	add	x0, sp, #0x98
 128:	mov	w2, #0x3                   	// #3
 12c:	mov	x1, x0
 130:	blr	x3
 134:	b	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0xcc>
 138:	ldr	x3, [sp, #120]
 13c:	cbz	x3, d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0xd8>
 140:	add	x0, sp, #0x68
 144:	mov	w2, #0x3                   	// #3
 148:	mov	x1, x0
 14c:	blr	x3
 150:	b	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0xd8>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #384]
  1c:	str	x0, [sp, #56]
  20:	mov	w0, #0xb                   	// #11
  24:	str	w0, [sp, #88]
  28:	mov	x0, #0xffffffffffffffff    	// #-1
  2c:	str	x0, [sp, #96]
  30:	ldp	x2, x3, [sp, #56]
  34:	ldp	x0, x1, [sp, #136]
  38:	stp	x0, x1, [sp, #56]
  3c:	str	xzr, [sp, #72]
  40:	str	xzr, [sp, #80]
  44:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>
  48:	ldr	x1, [x1]
  4c:	str	x1, [sp, #120]
  50:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>
  54:	ldr	x0, [x0]
  58:	str	x0, [sp, #128]
  5c:	ldp	x4, x5, [sp, #88]
  60:	stp	x4, x5, [sp, #136]
  64:	ldp	x4, x5, [sp, #120]
  68:	stp	x4, x5, [sp, #168]
  6c:	stp	x2, x3, [sp, #104]
  70:	stp	x2, x3, [sp, #152]
  74:	str	xzr, [sp, #120]
  78:	str	x1, [sp, #168]
  7c:	ldr	x1, [sp, #176]
  80:	str	x1, [sp, #128]
  84:	str	x0, [sp, #176]
  88:	add	x19, x21, #0x38
  8c:	add	x1, sp, #0x88
  90:	mov	x0, x19
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>
  98:	ldr	x19, [x21, #64]
  9c:	ldr	x0, [x21, #56]
  a0:	sub	x19, x19, x0
  a4:	asr	x19, x19, #4
  a8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  ac:	movk	x0, #0xaaab
  b0:	mul	x19, x19, x0
  b4:	mov	x0, #0x86a0                	// #34464
  b8:	movk	x0, #0x1, lsl #16
  bc:	cmp	x19, x0
  c0:	b.hi	120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0x120>  // b.pmore
  c4:	sub	x19, x19, #0x1
  c8:	ldr	w0, [sp, #136]
  cc:	cmp	w0, #0xb
  d0:	b.eq	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0x124>  // b.none
  d4:	ldr	w0, [sp, #88]
  d8:	cmp	w0, #0xb
  dc:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0x140>  // b.none
  e0:	str	x21, [sp, #184]
  e4:	str	x19, [sp, #192]
  e8:	str	x19, [sp, #200]
  ec:	add	x1, sp, #0xb8
  f0:	add	x0, x20, #0x130
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>
  f8:	ldr	x3, [sp, #72]
  fc:	cbz	x3, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0x110>
 100:	add	x0, sp, #0x38
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x3
 110:	ldp	x19, x20, [sp, #16]
 114:	ldr	x21, [sp, #32]
 118:	ldp	x29, x30, [sp], #208
 11c:	ret
 120:	bl	0 <abort>
 124:	ldr	x3, [sp, #168]
 128:	cbz	x3, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0xd4>
 12c:	add	x0, sp, #0x98
 130:	mov	w2, #0x3                   	// #3
 134:	mov	x1, x0
 138:	blr	x3
 13c:	b	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0xd4>
 140:	ldr	x3, [sp, #120]
 144:	cbz	x3, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0xe0>
 148:	add	x0, sp, #0x68
 14c:	mov	w2, #0x3                   	// #3
 150:	mov	x1, x0
 154:	blr	x3
 158:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0xe0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #384]
  1c:	str	x0, [sp, #56]
  20:	mov	w0, #0xb                   	// #11
  24:	str	w0, [sp, #88]
  28:	mov	x0, #0xffffffffffffffff    	// #-1
  2c:	str	x0, [sp, #96]
  30:	ldp	x2, x3, [sp, #56]
  34:	ldp	x0, x1, [sp, #136]
  38:	stp	x0, x1, [sp, #56]
  3c:	str	xzr, [sp, #72]
  40:	str	xzr, [sp, #80]
  44:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>
  48:	ldr	x1, [x1]
  4c:	str	x1, [sp, #120]
  50:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>
  54:	ldr	x0, [x0]
  58:	str	x0, [sp, #128]
  5c:	ldp	x4, x5, [sp, #88]
  60:	stp	x4, x5, [sp, #136]
  64:	ldp	x4, x5, [sp, #120]
  68:	stp	x4, x5, [sp, #168]
  6c:	stp	x2, x3, [sp, #104]
  70:	stp	x2, x3, [sp, #152]
  74:	str	xzr, [sp, #120]
  78:	str	x1, [sp, #168]
  7c:	ldr	x1, [sp, #176]
  80:	str	x1, [sp, #128]
  84:	str	x0, [sp, #176]
  88:	add	x19, x21, #0x38
  8c:	add	x1, sp, #0x88
  90:	mov	x0, x19
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>
  98:	ldr	x19, [x21, #64]
  9c:	ldr	x0, [x21, #56]
  a0:	sub	x19, x19, x0
  a4:	asr	x19, x19, #4
  a8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  ac:	movk	x0, #0xaaab
  b0:	mul	x19, x19, x0
  b4:	mov	x0, #0x86a0                	// #34464
  b8:	movk	x0, #0x1, lsl #16
  bc:	cmp	x19, x0
  c0:	b.hi	120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0x120>  // b.pmore
  c4:	sub	x19, x19, #0x1
  c8:	ldr	w0, [sp, #136]
  cc:	cmp	w0, #0xb
  d0:	b.eq	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0x124>  // b.none
  d4:	ldr	w0, [sp, #88]
  d8:	cmp	w0, #0xb
  dc:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0x140>  // b.none
  e0:	str	x21, [sp, #184]
  e4:	str	x19, [sp, #192]
  e8:	str	x19, [sp, #200]
  ec:	add	x1, sp, #0xb8
  f0:	add	x0, x20, #0x130
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>
  f8:	ldr	x3, [sp, #72]
  fc:	cbz	x3, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0x110>
 100:	add	x0, sp, #0x38
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x3
 110:	ldp	x19, x20, [sp, #16]
 114:	ldr	x21, [sp, #32]
 118:	ldp	x29, x30, [sp], #208
 11c:	ret
 120:	bl	0 <abort>
 124:	ldr	x3, [sp, #168]
 128:	cbz	x3, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0xd4>
 12c:	add	x0, sp, #0x98
 130:	mov	w2, #0x3                   	// #3
 134:	mov	x1, x0
 138:	blr	x3
 13c:	b	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0xd4>
 140:	ldr	x3, [sp, #120]
 144:	cbz	x3, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0xe0>
 148:	add	x0, sp, #0x68
 14c:	mov	w2, #0x3                   	// #3
 150:	mov	x1, x0
 154:	blr	x3
 158:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0xe0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #384]
  1c:	str	x0, [sp, #56]
  20:	mov	w0, #0xb                   	// #11
  24:	str	w0, [sp, #88]
  28:	mov	x0, #0xffffffffffffffff    	// #-1
  2c:	str	x0, [sp, #96]
  30:	ldp	x2, x3, [sp, #56]
  34:	ldp	x0, x1, [sp, #136]
  38:	stp	x0, x1, [sp, #56]
  3c:	str	xzr, [sp, #72]
  40:	str	xzr, [sp, #80]
  44:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>
  48:	ldr	x1, [x1]
  4c:	str	x1, [sp, #120]
  50:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>
  54:	ldr	x0, [x0]
  58:	str	x0, [sp, #128]
  5c:	ldp	x4, x5, [sp, #88]
  60:	stp	x4, x5, [sp, #136]
  64:	ldp	x4, x5, [sp, #120]
  68:	stp	x4, x5, [sp, #168]
  6c:	stp	x2, x3, [sp, #104]
  70:	stp	x2, x3, [sp, #152]
  74:	str	xzr, [sp, #120]
  78:	str	x1, [sp, #168]
  7c:	ldr	x1, [sp, #176]
  80:	str	x1, [sp, #128]
  84:	str	x0, [sp, #176]
  88:	add	x19, x21, #0x38
  8c:	add	x1, sp, #0x88
  90:	mov	x0, x19
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>
  98:	ldr	x19, [x21, #64]
  9c:	ldr	x0, [x21, #56]
  a0:	sub	x19, x19, x0
  a4:	asr	x19, x19, #4
  a8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  ac:	movk	x0, #0xaaab
  b0:	mul	x19, x19, x0
  b4:	mov	x0, #0x86a0                	// #34464
  b8:	movk	x0, #0x1, lsl #16
  bc:	cmp	x19, x0
  c0:	b.hi	120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0x120>  // b.pmore
  c4:	sub	x19, x19, #0x1
  c8:	ldr	w0, [sp, #136]
  cc:	cmp	w0, #0xb
  d0:	b.eq	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0x124>  // b.none
  d4:	ldr	w0, [sp, #88]
  d8:	cmp	w0, #0xb
  dc:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0x140>  // b.none
  e0:	str	x21, [sp, #184]
  e4:	str	x19, [sp, #192]
  e8:	str	x19, [sp, #200]
  ec:	add	x1, sp, #0xb8
  f0:	add	x0, x20, #0x130
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>
  f8:	ldr	x3, [sp, #72]
  fc:	cbz	x3, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0x110>
 100:	add	x0, sp, #0x38
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x3
 110:	ldp	x19, x20, [sp, #16]
 114:	ldr	x21, [sp, #32]
 118:	ldp	x29, x30, [sp], #208
 11c:	ret
 120:	bl	0 <abort>
 124:	ldr	x3, [sp, #168]
 128:	cbz	x3, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0xd4>
 12c:	add	x0, sp, #0x98
 130:	mov	w2, #0x3                   	// #3
 134:	mov	x1, x0
 138:	blr	x3
 13c:	b	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0xd4>
 140:	ldr	x3, [sp, #120]
 144:	cbz	x3, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0xe0>
 148:	add	x0, sp, #0x68
 14c:	mov	w2, #0x3                   	// #3
 150:	mov	x1, x0
 154:	blr	x3
 158:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0xe0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #272]
  1c:	ldrb	w0, [x0]
  20:	strb	w0, [sp, #57]
  24:	mov	w0, #0xb                   	// #11
  28:	str	w0, [sp, #88]
  2c:	mov	x0, #0xffffffffffffffff    	// #-1
  30:	str	x0, [sp, #96]
  34:	ldp	x2, x3, [sp, #56]
  38:	ldp	x0, x1, [sp, #136]
  3c:	stp	x0, x1, [sp, #56]
  40:	str	xzr, [sp, #72]
  44:	str	xzr, [sp, #80]
  48:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>
  4c:	ldr	x1, [x1]
  50:	str	x1, [sp, #120]
  54:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>
  58:	ldr	x0, [x0]
  5c:	str	x0, [sp, #128]
  60:	ldp	x4, x5, [sp, #88]
  64:	stp	x4, x5, [sp, #136]
  68:	ldp	x4, x5, [sp, #120]
  6c:	stp	x4, x5, [sp, #168]
  70:	stp	x2, x3, [sp, #104]
  74:	stp	x2, x3, [sp, #152]
  78:	str	xzr, [sp, #120]
  7c:	str	x1, [sp, #168]
  80:	ldr	x1, [sp, #176]
  84:	str	x1, [sp, #128]
  88:	str	x0, [sp, #176]
  8c:	add	x19, x21, #0x38
  90:	add	x1, sp, #0x88
  94:	mov	x0, x19
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>
  9c:	ldr	x19, [x21, #64]
  a0:	ldr	x0, [x21, #56]
  a4:	sub	x19, x19, x0
  a8:	asr	x19, x19, #4
  ac:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b0:	movk	x0, #0xaaab
  b4:	mul	x19, x19, x0
  b8:	mov	x0, #0x86a0                	// #34464
  bc:	movk	x0, #0x1, lsl #16
  c0:	cmp	x19, x0
  c4:	b.hi	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0x124>  // b.pmore
  c8:	sub	x19, x19, #0x1
  cc:	ldr	w0, [sp, #136]
  d0:	cmp	w0, #0xb
  d4:	b.eq	128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0x128>  // b.none
  d8:	ldr	w0, [sp, #88]
  dc:	cmp	w0, #0xb
  e0:	b.eq	144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0x144>  // b.none
  e4:	str	x21, [sp, #184]
  e8:	str	x19, [sp, #192]
  ec:	str	x19, [sp, #200]
  f0:	add	x1, sp, #0xb8
  f4:	add	x0, x20, #0x130
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>
  fc:	ldr	x3, [sp, #72]
 100:	cbz	x3, 114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0x114>
 104:	add	x0, sp, #0x38
 108:	mov	w2, #0x3                   	// #3
 10c:	mov	x1, x0
 110:	blr	x3
 114:	ldp	x19, x20, [sp, #16]
 118:	ldr	x21, [sp, #32]
 11c:	ldp	x29, x30, [sp], #208
 120:	ret
 124:	bl	0 <abort>
 128:	ldr	x3, [sp, #168]
 12c:	cbz	x3, d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0xd8>
 130:	add	x0, sp, #0x98
 134:	mov	w2, #0x3                   	// #3
 138:	mov	x1, x0
 13c:	blr	x3
 140:	b	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0xd8>
 144:	ldr	x3, [sp, #120]
 148:	cbz	x3, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0xe4>
 14c:	add	x0, sp, #0x68
 150:	mov	w2, #0x3                   	// #3
 154:	mov	x1, x0
 158:	blr	x3
 15c:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0xe4>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #272]
  1c:	ldrb	w0, [x0]
  20:	ldr	x1, [x20, #384]
  24:	str	x1, [sp, #56]
  28:	strb	w0, [sp, #64]
  2c:	mov	w0, #0xb                   	// #11
  30:	str	w0, [sp, #88]
  34:	mov	x0, #0xffffffffffffffff    	// #-1
  38:	str	x0, [sp, #96]
  3c:	ldp	x2, x3, [sp, #56]
  40:	ldp	x0, x1, [sp, #136]
  44:	stp	x0, x1, [sp, #56]
  48:	str	xzr, [sp, #72]
  4c:	str	xzr, [sp, #80]
  50:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>
  54:	ldr	x1, [x1]
  58:	str	x1, [sp, #120]
  5c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>
  60:	ldr	x0, [x0]
  64:	str	x0, [sp, #128]
  68:	ldp	x4, x5, [sp, #88]
  6c:	stp	x4, x5, [sp, #136]
  70:	ldp	x4, x5, [sp, #120]
  74:	stp	x4, x5, [sp, #168]
  78:	stp	x2, x3, [sp, #104]
  7c:	stp	x2, x3, [sp, #152]
  80:	str	xzr, [sp, #120]
  84:	str	x1, [sp, #168]
  88:	ldr	x1, [sp, #176]
  8c:	str	x1, [sp, #128]
  90:	str	x0, [sp, #176]
  94:	add	x19, x21, #0x38
  98:	add	x1, sp, #0x88
  9c:	mov	x0, x19
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>
  a4:	ldr	x19, [x21, #64]
  a8:	ldr	x0, [x21, #56]
  ac:	sub	x19, x19, x0
  b0:	asr	x19, x19, #4
  b4:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b8:	movk	x0, #0xaaab
  bc:	mul	x19, x19, x0
  c0:	mov	x0, #0x86a0                	// #34464
  c4:	movk	x0, #0x1, lsl #16
  c8:	cmp	x19, x0
  cc:	b.hi	12c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0x12c>  // b.pmore
  d0:	sub	x19, x19, #0x1
  d4:	ldr	w0, [sp, #136]
  d8:	cmp	w0, #0xb
  dc:	b.eq	130 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0x130>  // b.none
  e0:	ldr	w0, [sp, #88]
  e4:	cmp	w0, #0xb
  e8:	b.eq	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0x14c>  // b.none
  ec:	str	x21, [sp, #184]
  f0:	str	x19, [sp, #192]
  f4:	str	x19, [sp, #200]
  f8:	add	x1, sp, #0xb8
  fc:	add	x0, x20, #0x130
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>
 104:	ldr	x3, [sp, #72]
 108:	cbz	x3, 11c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0x11c>
 10c:	add	x0, sp, #0x38
 110:	mov	w2, #0x3                   	// #3
 114:	mov	x1, x0
 118:	blr	x3
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldr	x21, [sp, #32]
 124:	ldp	x29, x30, [sp], #208
 128:	ret
 12c:	bl	0 <abort>
 130:	ldr	x3, [sp, #168]
 134:	cbz	x3, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0xe0>
 138:	add	x0, sp, #0x98
 13c:	mov	w2, #0x3                   	// #3
 140:	mov	x1, x0
 144:	blr	x3
 148:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0xe0>
 14c:	ldr	x3, [sp, #120]
 150:	cbz	x3, ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0xec>
 154:	add	x0, sp, #0x68
 158:	mov	w2, #0x3                   	// #3
 15c:	mov	x1, x0
 160:	blr	x3
 164:	b	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0xec>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #272]
  1c:	ldrb	w22, [x0]
  20:	ldr	x19, [x20, #384]
  24:	mov	x0, x19
  28:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  2c:	ldr	x1, [x0]
  30:	ldr	x2, [x1, #32]
  34:	mov	w1, w22
  38:	blr	x2
  3c:	str	x19, [sp, #56]
  40:	strb	w0, [sp, #64]
  44:	mov	w0, #0xb                   	// #11
  48:	str	w0, [sp, #88]
  4c:	mov	x0, #0xffffffffffffffff    	// #-1
  50:	str	x0, [sp, #96]
  54:	ldp	x2, x3, [sp, #56]
  58:	ldp	x0, x1, [sp, #136]
  5c:	stp	x0, x1, [sp, #56]
  60:	str	xzr, [sp, #72]
  64:	str	xzr, [sp, #80]
  68:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  6c:	ldr	x1, [x1]
  70:	str	x1, [sp, #120]
  74:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  78:	ldr	x0, [x0]
  7c:	str	x0, [sp, #128]
  80:	ldp	x4, x5, [sp, #88]
  84:	stp	x4, x5, [sp, #136]
  88:	ldp	x4, x5, [sp, #120]
  8c:	stp	x4, x5, [sp, #168]
  90:	stp	x2, x3, [sp, #104]
  94:	stp	x2, x3, [sp, #152]
  98:	str	xzr, [sp, #120]
  9c:	str	x1, [sp, #168]
  a0:	ldr	x1, [sp, #176]
  a4:	str	x1, [sp, #128]
  a8:	str	x0, [sp, #176]
  ac:	add	x19, x21, #0x38
  b0:	add	x1, sp, #0x88
  b4:	mov	x0, x19
  b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  bc:	ldr	x19, [x21, #64]
  c0:	ldr	x0, [x21, #56]
  c4:	sub	x19, x19, x0
  c8:	asr	x19, x19, #4
  cc:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  d0:	movk	x0, #0xaaab
  d4:	mul	x19, x19, x0
  d8:	mov	x0, #0x86a0                	// #34464
  dc:	movk	x0, #0x1, lsl #16
  e0:	cmp	x19, x0
  e4:	b.hi	144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0x144>  // b.pmore
  e8:	sub	x19, x19, #0x1
  ec:	ldr	w0, [sp, #136]
  f0:	cmp	w0, #0xb
  f4:	b.eq	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0x148>  // b.none
  f8:	ldr	w0, [sp, #88]
  fc:	cmp	w0, #0xb
 100:	b.eq	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0x164>  // b.none
 104:	str	x21, [sp, #184]
 108:	str	x19, [sp, #192]
 10c:	str	x19, [sp, #200]
 110:	add	x1, sp, #0xb8
 114:	add	x0, x20, #0x130
 118:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
 11c:	ldr	x3, [sp, #72]
 120:	cbz	x3, 134 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0x134>
 124:	add	x0, sp, #0x38
 128:	mov	w2, #0x3                   	// #3
 12c:	mov	x1, x0
 130:	blr	x3
 134:	ldp	x19, x20, [sp, #16]
 138:	ldp	x21, x22, [sp, #32]
 13c:	ldp	x29, x30, [sp], #208
 140:	ret
 144:	bl	0 <abort>
 148:	ldr	x3, [sp, #168]
 14c:	cbz	x3, f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xf8>
 150:	add	x0, sp, #0x98
 154:	mov	w2, #0x3                   	// #3
 158:	mov	x1, x0
 15c:	blr	x3
 160:	b	f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xf8>
 164:	ldr	x3, [sp, #120]
 168:	cbz	x3, 104 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0x104>
 16c:	add	x0, sp, #0x68
 170:	mov	w2, #0x3                   	// #3
 174:	mov	x1, x0
 178:	blr	x3
 17c:	b	104 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0x104>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x0, #256]
  18:	ldr	x0, [x0, #272]
  1c:	ldrb	w22, [x0]
  20:	ldr	x19, [x20, #384]
  24:	mov	x0, x19
  28:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  2c:	ldr	x1, [x0]
  30:	ldr	x2, [x1, #32]
  34:	mov	w1, w22
  38:	blr	x2
  3c:	str	x19, [sp, #56]
  40:	strb	w0, [sp, #64]
  44:	mov	w0, #0xb                   	// #11
  48:	str	w0, [sp, #88]
  4c:	mov	x0, #0xffffffffffffffff    	// #-1
  50:	str	x0, [sp, #96]
  54:	ldp	x2, x3, [sp, #56]
  58:	ldp	x0, x1, [sp, #136]
  5c:	stp	x0, x1, [sp, #56]
  60:	str	xzr, [sp, #72]
  64:	str	xzr, [sp, #80]
  68:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  6c:	ldr	x1, [x1]
  70:	str	x1, [sp, #120]
  74:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  78:	ldr	x0, [x0]
  7c:	str	x0, [sp, #128]
  80:	ldp	x4, x5, [sp, #88]
  84:	stp	x4, x5, [sp, #136]
  88:	ldp	x4, x5, [sp, #120]
  8c:	stp	x4, x5, [sp, #168]
  90:	stp	x2, x3, [sp, #104]
  94:	stp	x2, x3, [sp, #152]
  98:	str	xzr, [sp, #120]
  9c:	str	x1, [sp, #168]
  a0:	ldr	x1, [sp, #176]
  a4:	str	x1, [sp, #128]
  a8:	str	x0, [sp, #176]
  ac:	add	x19, x21, #0x38
  b0:	add	x1, sp, #0x88
  b4:	mov	x0, x19
  b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  bc:	ldr	x19, [x21, #64]
  c0:	ldr	x0, [x21, #56]
  c4:	sub	x19, x19, x0
  c8:	asr	x19, x19, #4
  cc:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  d0:	movk	x0, #0xaaab
  d4:	mul	x19, x19, x0
  d8:	mov	x0, #0x86a0                	// #34464
  dc:	movk	x0, #0x1, lsl #16
  e0:	cmp	x19, x0
  e4:	b.hi	144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0x144>  // b.pmore
  e8:	sub	x19, x19, #0x1
  ec:	ldr	w0, [sp, #136]
  f0:	cmp	w0, #0xb
  f4:	b.eq	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0x148>  // b.none
  f8:	ldr	w0, [sp, #88]
  fc:	cmp	w0, #0xb
 100:	b.eq	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0x164>  // b.none
 104:	str	x21, [sp, #184]
 108:	str	x19, [sp, #192]
 10c:	str	x19, [sp, #200]
 110:	add	x1, sp, #0xb8
 114:	add	x0, x20, #0x130
 118:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
 11c:	ldr	x3, [sp, #72]
 120:	cbz	x3, 134 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0x134>
 124:	add	x0, sp, #0x38
 128:	mov	w2, #0x3                   	// #3
 12c:	mov	x1, x0
 130:	blr	x3
 134:	ldp	x19, x20, [sp, #16]
 138:	ldp	x21, x22, [sp, #32]
 13c:	ldp	x29, x30, [sp], #208
 140:	ret
 144:	bl	0 <abort>
 148:	ldr	x3, [sp, #168]
 14c:	cbz	x3, f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xf8>
 150:	add	x0, sp, #0x98
 154:	mov	w2, #0x3                   	// #3
 158:	mov	x1, x0
 15c:	blr	x3
 160:	b	f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xf8>
 164:	ldr	x3, [sp, #120]
 168:	cbz	x3, 104 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0x104>
 16c:	add	x0, sp, #0x68
 170:	mov	w2, #0x3                   	// #3
 174:	mov	x1, x0
 178:	blr	x3
 17c:	b	104 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0x104>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	ldr	x2, [x0, #72]
  1c:	ldr	x0, [x0, #40]
  20:	sub	x0, x2, x0
  24:	asr	x0, x0, #3
  28:	sub	x0, x0, #0x1
  2c:	add	x1, x0, x0, lsl #2
  30:	add	x0, x0, x1, lsl #2
  34:	ldr	x1, [x19, #48]
  38:	ldr	x3, [x19, #56]
  3c:	sub	x1, x1, x3
  40:	asr	x1, x1, #3
  44:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  48:	movk	x3, #0xaaab
  4c:	madd	x1, x1, x3, x0
  50:	ldr	x0, [x19, #32]
  54:	ldr	x4, [x19, #16]
  58:	sub	x0, x0, x4
  5c:	asr	x0, x0, #3
  60:	madd	x0, x0, x3, x1
  64:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  68:	movk	x1, #0x555, lsl #48
  6c:	cmp	x0, x1
  70:	b.eq	e0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0xe0>  // b.none
  74:	ldr	x0, [x19]
  78:	sub	x2, x2, x0
  7c:	ldr	x0, [x19, #8]
  80:	sub	x2, x0, x2, asr #3
  84:	cmp	x2, #0x1
  88:	b.ls	ec <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0xec>  // b.plast
  8c:	ldr	x21, [x19, #72]
  90:	mov	x0, #0x1f8                 	// #504
  94:	bl	0 <_Znwm>
  98:	str	x0, [x21, #8]
  9c:	ldr	x0, [x19, #48]
  a0:	ldp	x2, x3, [x20]
  a4:	stp	x2, x3, [x0]
  a8:	ldr	x1, [x20, #16]
  ac:	str	x1, [x0, #16]
  b0:	ldr	x0, [x19, #72]
  b4:	add	x2, x0, #0x8
  b8:	str	x2, [x19, #72]
  bc:	ldr	x0, [x0, #8]
  c0:	str	x0, [x19, #56]
  c4:	add	x2, x0, #0x1f8
  c8:	str	x2, [x19, #64]
  cc:	str	x0, [x19, #48]
  d0:	ldp	x19, x20, [sp, #16]
  d4:	ldr	x21, [sp, #32]
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret
  e0:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  e4:	add	x0, x0, #0x0
  e8:	bl	0 <_ZSt20__throw_length_errorPKc>
  ec:	mov	w2, #0x0                   	// #0
  f0:	mov	x1, #0x1                   	// #1
  f4:	mov	x0, x19
  f8:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  fc:	b	8c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0x8c>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x26, x2
  24:	ldr	x19, [x0, #8]
  28:	ldr	x23, [x0]
  2c:	sub	x0, x19, x23
  30:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  34:	cmp	x2, x0, asr #2
  38:	b.eq	110 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x110>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x1
  44:	asr	x1, x0, #2
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	124 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x124>  // b.hs, b.nlast
  58:	mov	x24, #0x1fffffffffffffff    	// #2305843009213693951
  5c:	cmp	x0, x24
  60:	csel	x24, x0, x24, ls  // ls = plast
  64:	sub	x27, x20, x23
  68:	mov	x21, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x7c>
  70:	lsl	x0, x24, #2
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	ldr	w0, [x26]
  80:	str	w0, [x21, x27]
  84:	cmp	x20, x23
  88:	b.eq	11c <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x11c>  // b.none
  8c:	mov	x3, x21
  90:	mov	x2, x23
  94:	ldr	w0, [x2], #4
  98:	str	w0, [x3], #4
  9c:	cmp	x25, x2
  a0:	b.ne	94 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x94>  // b.any
  a4:	sub	x25, x20, x23
  a8:	add	x25, x21, x25
  ac:	add	x25, x25, #0x4
  b0:	cmp	x20, x19
  b4:	b.eq	d8 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xd8>  // b.none
  b8:	mov	x2, x20
  bc:	mov	x3, x25
  c0:	ldr	w0, [x2], #4
  c4:	str	w0, [x3], #4
  c8:	cmp	x2, x19
  cc:	b.ne	c0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xc0>  // b.any
  d0:	sub	x19, x19, x20
  d4:	add	x25, x25, x19
  d8:	cbz	x23, e4 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xe4>
  dc:	mov	x0, x23
  e0:	bl	0 <_ZdlPv>
  e4:	str	x21, [x22]
  e8:	str	x25, [x22, #8]
  ec:	add	x21, x21, x24, lsl #2
  f0:	str	x21, [x22, #16]
  f4:	ldp	x19, x20, [sp, #16]
  f8:	ldp	x21, x22, [sp, #32]
  fc:	ldp	x23, x24, [sp, #48]
 100:	ldp	x25, x26, [sp, #64]
 104:	ldr	x27, [sp, #80]
 108:	ldp	x29, x30, [sp], #96
 10c:	ret
 110:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 114:	add	x0, x0, #0x0
 118:	bl	0 <_ZSt20__throw_length_errorPKc>
 11c:	mov	x25, x21
 120:	b	ac <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xac>
 124:	sub	x27, x20, x23
 128:	mov	x24, #0x1fffffffffffffff    	// #2305843009213693951
 12c:	b	70 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x70>

Disassembly of section .text._ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_:

0000000000000000 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_>:
   0:	mov	x3, x0
   4:	mov	x0, x1
   8:	mov	x2, x3
   c:	mov	x5, x1
  10:	cmp	x3, x1
  14:	b.eq	80 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x80>  // b.none
  18:	mov	x3, x2
  1c:	add	x2, x2, #0x1
  20:	cmp	x5, x2
  24:	b.eq	80 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x80>  // b.none
  28:	ldurb	w4, [x2, #-1]
  2c:	ldrb	w1, [x2]
  30:	cmp	w4, w1
  34:	b.ne	18 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x18>  // b.any
  38:	cmp	x0, x3
  3c:	b.eq	80 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x80>  // b.none
  40:	add	x1, x3, #0x2
  44:	cmp	x0, x1
  48:	b.eq	7c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x7c>  // b.none
  4c:	mov	x2, x1
  50:	b	68 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x68>
  54:	strb	w1, [x3, #1]
  58:	add	x3, x3, #0x1
  5c:	add	x2, x2, #0x1
  60:	cmp	x2, x0
  64:	b.eq	7c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x7c>  // b.none
  68:	ldrb	w1, [x2]
  6c:	ldrb	w4, [x3]
  70:	cmp	w4, w1
  74:	b.ne	54 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x54>  // b.any
  78:	b	5c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x5c>
  7c:	add	x0, x3, #0x1
  80:	ret

Disassembly of section .text._ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_:

0000000000000000 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	cmp	x2, x1
  14:	b.eq	5c <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x5c>  // b.none
  18:	str	x21, [sp, #32]
  1c:	mov	x21, x0
  20:	mov	x19, x2
  24:	ldr	x2, [x0, #8]
  28:	cmp	x19, x2
  2c:	b.eq	40 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x40>  // b.none
  30:	sub	x2, x2, x19
  34:	mov	x1, x19
  38:	mov	x0, x20
  3c:	bl	0 <memmove>
  40:	ldr	x0, [x21, #8]
  44:	sub	x19, x0, x19
  48:	add	x19, x20, x19
  4c:	cmp	x19, x0
  50:	b.eq	6c <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x6c>  // b.none
  54:	str	x19, [x21, #8]
  58:	ldr	x21, [sp, #32]
  5c:	mov	x0, x20
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret
  6c:	ldr	x21, [sp, #32]
  70:	b	5c <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x5c>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_lower_boundEPSt13_Rb_tree_nodeIS2_EPSt18_Rb_tree_node_baseRS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_lower_boundEPSt13_Rb_tree_nodeIS2_EPSt18_Rb_tree_node_baseRS1_>:
   0:	mov	x0, x2
   4:	cbz	x1, 30 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_lower_boundEPSt13_Rb_tree_nodeIS2_EPSt18_Rb_tree_node_baseRS1_+0x30>
   8:	ldr	x4, [x3]
   c:	b	18 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_lower_boundEPSt13_Rb_tree_nodeIS2_EPSt18_Rb_tree_node_baseRS1_+0x18>
  10:	ldr	x1, [x1, #24]
  14:	cbz	x1, 30 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_lower_boundEPSt13_Rb_tree_nodeIS2_EPSt18_Rb_tree_node_baseRS1_+0x30>
  18:	ldr	x3, [x1, #32]
  1c:	cmp	x3, x4
  20:	b.lt	10 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_lower_boundEPSt13_Rb_tree_nodeIS2_EPSt18_Rb_tree_node_baseRS1_+0x10>  // b.tstop
  24:	mov	x0, x1
  28:	ldr	x1, [x1, #16]
  2c:	b	14 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_lower_boundEPSt13_Rb_tree_nodeIS2_EPSt18_Rb_tree_node_baseRS1_+0x14>
  30:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x1
  10:	add	x20, x0, #0x8
  14:	mov	x3, x1
  18:	mov	x2, x20
  1c:	ldr	x1, [x0, #16]
  20:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_>
  24:	cmp	x20, x0
  28:	b.eq	3c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x3c>  // b.none
  2c:	ldr	x2, [x19]
  30:	ldr	x1, [x0, #32]
  34:	cmp	x2, x1
  38:	csel	x0, x0, x20, ge  // ge = tcont
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm:

0000000000000000 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x22, x1
  1c:	lsr	x0, x1, #6
  20:	add	x21, x0, #0x1
  24:	add	x0, x0, #0x3
  28:	cmp	x0, #0x8
  2c:	mov	x1, #0x8                   	// #8
  30:	csel	x0, x0, x1, cs  // cs = hs, nlast
  34:	str	x0, [x19, #8]
  38:	lsl	x0, x0, #3
  3c:	bl	0 <_Znwm>
  40:	mov	x23, x0
  44:	str	x0, [x19]
  48:	ldr	x20, [x19, #8]
  4c:	sub	x20, x20, x21
  50:	lsr	x20, x20, #1
  54:	add	x24, x0, x20, lsl #3
  58:	add	x21, x24, x21, lsl #3
  5c:	cmp	x24, x21
  60:	b.cs	88 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0x88>  // b.hs, b.nlast
  64:	stp	x25, x26, [sp, #64]
  68:	mov	x25, x24
  6c:	mov	x26, #0x200                 	// #512
  70:	mov	x0, x26
  74:	bl	0 <_Znwm>
  78:	str	x0, [x25], #8
  7c:	cmp	x21, x25
  80:	b.hi	70 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0x70>  // b.pmore
  84:	ldp	x25, x26, [sp, #64]
  88:	str	x24, [x19, #40]
  8c:	ldr	x1, [x23, x20, lsl #3]
  90:	str	x1, [x19, #24]
  94:	add	x2, x1, #0x200
  98:	str	x2, [x19, #32]
  9c:	sub	x0, x21, #0x8
  a0:	str	x0, [x19, #72]
  a4:	ldur	x0, [x21, #-8]
  a8:	str	x0, [x19, #56]
  ac:	add	x3, x0, #0x200
  b0:	str	x3, [x19, #64]
  b4:	str	x1, [x19, #16]
  b8:	ubfiz	x1, x22, #3, #6
  bc:	add	x0, x0, x1
  c0:	str	x0, [x19, #48]
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x21, x22, [sp, #32]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #80
  d4:	ret

Disassembly of section .text._ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_:

0000000000000000 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_>:
   0:	mov	x3, x0
   4:	sub	x0, x1, x0
   8:	b	10 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x10>
   c:	mov	x0, x4
  10:	cmp	x0, #0x0
  14:	b.le	40 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x40>
  18:	asr	x4, x0, #1
  1c:	add	x7, x3, x4
  20:	ldrb	w6, [x3, x4]
  24:	ldrb	w5, [x2]
  28:	cmp	w6, w5
  2c:	b.cs	c <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0xc>  // b.hs, b.nlast
  30:	add	x3, x7, #0x1
  34:	sub	x0, x0, x4
  38:	sub	x0, x0, #0x1
  3c:	b	10 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x10>
  40:	mov	w0, #0x0                   	// #0
  44:	cmp	x3, x1
  48:	b.eq	5c <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x5c>  // b.none
  4c:	ldrb	w1, [x2]
  50:	ldrb	w0, [x3]
  54:	cmp	w1, w0
  58:	cset	w0, cs  // cs = hs, nlast
  5c:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	mov	x22, x8
  1c:	mov	x24, x0
  20:	mov	x21, x1
  24:	mov	x19, x2
  28:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  2c:	subs	x19, x19, x21
  30:	b.mi	e8 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xe8>  // b.first
  34:	mov	x23, x0
  38:	cbz	x19, 104 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x104>
  3c:	mov	x0, x19
  40:	bl	0 <_Znwm>
  44:	mov	x20, x0
  48:	add	x25, x0, x19
  4c:	cbnz	x19, f4 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xf4>
  50:	ldr	x0, [x23]
  54:	ldr	x3, [x0, #40]
  58:	mov	x2, x25
  5c:	mov	x1, x20
  60:	mov	x0, x23
  64:	blr	x3
  68:	mov	x0, x24
  6c:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  70:	mov	x19, x0
  74:	add	x0, sp, #0x50
  78:	add	x21, x0, #0x10
  7c:	str	x21, [sp, #80]
  80:	mov	w3, #0x0                   	// #0
  84:	mov	x2, x25
  88:	mov	x1, x20
  8c:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  90:	ldr	x1, [sp, #80]
  94:	ldr	x0, [x19]
  98:	mov	x8, x22
  9c:	ldr	x3, [x0, #24]
  a0:	ldr	x2, [sp, #88]
  a4:	add	x2, x1, x2
  a8:	mov	x0, x19
  ac:	blr	x3
  b0:	ldr	x0, [sp, #80]
  b4:	cmp	x0, x21
  b8:	b.eq	c0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xc0>  // b.none
  bc:	bl	0 <_ZdlPv>
  c0:	cbz	x20, cc <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xcc>
  c4:	mov	x0, x20
  c8:	bl	0 <_ZdlPv>
  cc:	mov	x0, x22
  d0:	ldp	x19, x20, [sp, #16]
  d4:	ldp	x21, x22, [sp, #32]
  d8:	ldp	x23, x24, [sp, #48]
  dc:	ldr	x25, [sp, #64]
  e0:	ldp	x29, x30, [sp], #112
  e4:	ret
  e8:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  ec:	add	x0, x0, #0x0
  f0:	bl	0 <_ZSt20__throw_length_errorPKc>
  f4:	mov	x2, x19
  f8:	mov	x1, x21
  fc:	bl	0 <memcpy>
 100:	b	50 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x50>
 104:	mov	x25, #0x0                   	// #0
 108:	mov	x20, #0x0                   	// #0
 10c:	b	50 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x50>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x27, x28, [sp, #80]
  18:	mov	x27, x8
  1c:	mov	x19, x1
  20:	mov	x24, x2
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	mov	x22, x0
  2c:	add	x0, sp, #0x70
  30:	str	x0, [sp, #96]
  34:	str	xzr, [sp, #104]
  38:	strb	wzr, [sp, #112]
  3c:	cmp	x19, x24
  40:	b.eq	f4 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xf4>  // b.none
  44:	stp	x25, x26, [sp, #64]
  48:	add	x28, sp, #0x60
  4c:	add	x26, x28, #0x10
  50:	mov	x25, #0xf                   	// #15
  54:	b	98 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x98>
  58:	ldr	x23, [sp, #104]
  5c:	add	x20, x23, #0x1
  60:	ldr	x0, [sp, #96]
  64:	cmp	x0, x26
  68:	ldr	x0, [sp, #112]
  6c:	csel	x0, x0, x25, ne  // ne = any
  70:	cmp	x20, x0
  74:	b.hi	d4 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xd4>  // b.pmore
  78:	ldr	x0, [sp, #96]
  7c:	strb	w21, [x0, x23]
  80:	str	x20, [sp, #104]
  84:	ldr	x0, [sp, #96]
  88:	strb	wzr, [x0, x20]
  8c:	add	x19, x19, #0x1
  90:	cmp	x24, x19
  94:	b.eq	f0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xf0>  // b.none
  98:	ldrb	w20, [x19]
  9c:	add	x0, x22, w20, sxtw
  a0:	ldrb	w21, [x0, #313]
  a4:	cbnz	w21, 58 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x58>
  a8:	ldr	x0, [x22]
  ac:	ldr	x3, [x0, #64]
  b0:	mov	w2, #0x0                   	// #0
  b4:	mov	w1, w20
  b8:	mov	x0, x22
  bc:	blr	x3
  c0:	ands	w21, w0, #0xff
  c4:	b.eq	58 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x58>  // b.none
  c8:	add	x20, x22, w20, sxtw
  cc:	strb	w0, [x20, #313]
  d0:	b	58 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x58>
  d4:	mov	x4, #0x1                   	// #1
  d8:	mov	x3, #0x0                   	// #0
  dc:	mov	x2, #0x0                   	// #0
  e0:	mov	x1, x23
  e4:	mov	x0, x28
  e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  ec:	b	78 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x78>
  f0:	ldp	x25, x26, [sp, #64]
  f4:	adrp	x19, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  f8:	ldr	x19, [x19]
  fc:	add	x23, x19, #0x400
 100:	add	x21, sp, #0x60
 104:	ldr	x1, [x19]
 108:	mov	x0, x21
 10c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 110:	cbz	w0, 134 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x134>
 114:	add	x19, x19, #0x8
 118:	cmp	x19, x23
 11c:	b.ne	104 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x104>  // b.any
 120:	add	x0, x27, #0x10
 124:	str	x0, [x27]
 128:	str	xzr, [x27, #8]
 12c:	strb	wzr, [x27, #16]
 130:	b	168 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x168>
 134:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
 138:	ldr	x0, [x0]
 13c:	sub	x20, x19, x0
 140:	ubfx	w20, w20, #3, #8
 144:	ldrb	w0, [x22, #56]
 148:	cbz	w0, 198 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x198>
 14c:	add	x20, x22, w20, sxtw
 150:	ldrb	w2, [x20, #57]
 154:	add	x0, x27, #0x10
 158:	str	x0, [x27]
 15c:	mov	x1, #0x1                   	// #1
 160:	mov	x0, x27
 164:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 168:	ldr	x0, [sp, #96]
 16c:	add	x1, sp, #0x70
 170:	cmp	x0, x1
 174:	b.eq	17c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x17c>  // b.none
 178:	bl	0 <_ZdlPv>
 17c:	mov	x0, x27
 180:	ldp	x19, x20, [sp, #16]
 184:	ldp	x21, x22, [sp, #32]
 188:	ldp	x23, x24, [sp, #48]
 18c:	ldp	x27, x28, [sp, #80]
 190:	ldp	x29, x30, [sp], #128
 194:	ret
 198:	mov	x0, x22
 19c:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 1a0:	ldr	x0, [x22]
 1a4:	ldr	x2, [x0, #48]
 1a8:	mov	w1, w20
 1ac:	mov	x0, x22
 1b0:	blr	x2
 1b4:	and	w2, w0, #0xff
 1b8:	b	154 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x154>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	ldr	x19, [x0, #16]
  14:	cbz	x19, 28 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x28>
  18:	ldr	x4, [x1]
  1c:	mov	w6, #0x0                   	// #0
  20:	mov	w5, #0x1                   	// #1
  24:	b	5c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x5c>
  28:	add	x19, x0, #0x8
  2c:	ldr	x0, [x0, #24]
  30:	cmp	x0, x19
  34:	b.eq	9c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x9c>  // b.none
  38:	mov	x0, x19
  3c:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  40:	mov	x1, x19
  44:	mov	x19, x0
  48:	b	7c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x7c>
  4c:	ldr	x2, [x19, #24]
  50:	mov	w3, w6
  54:	cbz	x2, 74 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x74>
  58:	mov	x19, x2
  5c:	ldr	x2, [x19, #32]
  60:	cmp	x2, x4
  64:	b.le	4c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x4c>
  68:	ldr	x2, [x19, #16]
  6c:	mov	w3, w5
  70:	b	54 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x54>
  74:	mov	x1, x19
  78:	cbnz	w3, 2c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x2c>
  7c:	ldr	x3, [x19, #32]
  80:	ldr	x2, [x20]
  84:	cmp	x3, x2
  88:	csel	x0, x19, xzr, ge  // ge = tcont
  8c:	csel	x1, x1, xzr, lt  // lt = tstop
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x29, x30, [sp], #32
  98:	ret
  9c:	mov	x0, #0x0                   	// #0
  a0:	mov	x1, x19
  a4:	b	90 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x90>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	mov	x21, x2
  18:	add	x0, x0, #0x8
  1c:	cmp	x1, x0
  20:	b.eq	78 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x78>  // b.none
  24:	mov	x19, x1
  28:	ldr	x22, [x2]
  2c:	ldr	x0, [x1, #32]
  30:	cmp	x0, x22
  34:	b.le	c8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xc8>
  38:	ldr	x3, [x20, #24]
  3c:	mov	x0, x3
  40:	mov	x1, x3
  44:	cmp	x3, x19
  48:	b.eq	a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xa8>  // b.none
  4c:	mov	x0, x19
  50:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  54:	mov	x3, x0
  58:	ldr	x0, [x0, #32]
  5c:	cmp	x0, x22
  60:	b.ge	b8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xb8>  // b.tcont
  64:	ldr	x1, [x3, #24]
  68:	cmp	x1, #0x0
  6c:	csel	x0, x19, xzr, ne  // ne = any
  70:	csel	x1, x3, x19, eq  // eq = none
  74:	b	a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xa8>
  78:	ldr	x0, [x20, #40]
  7c:	cbz	x0, 9c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x9c>
  80:	ldr	x1, [x20, #32]
  84:	ldr	x2, [x2]
  88:	ldr	x0, [x1, #32]
  8c:	cmp	x2, x0
  90:	b.le	9c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x9c>
  94:	mov	x0, #0x0                   	// #0
  98:	b	a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xa8>
  9c:	mov	x1, x21
  a0:	mov	x0, x20
  a4:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>
  a8:	ldp	x19, x20, [sp, #16]
  ac:	ldp	x21, x22, [sp, #32]
  b0:	ldp	x29, x30, [sp], #48
  b4:	ret
  b8:	mov	x1, x21
  bc:	mov	x0, x20
  c0:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>
  c4:	b	a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xa8>
  c8:	b.ge	11c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x11c>  // b.tcont
  cc:	ldr	x3, [x20, #32]
  d0:	mov	x0, #0x0                   	// #0
  d4:	mov	x1, x3
  d8:	cmp	x3, x19
  dc:	b.eq	a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xa8>  // b.none
  e0:	mov	x0, x19
  e4:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
  e8:	mov	x3, x0
  ec:	ldr	x0, [x0, #32]
  f0:	cmp	x22, x0
  f4:	b.ge	10c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x10c>  // b.tcont
  f8:	ldr	x1, [x19, #24]
  fc:	cmp	x1, #0x0
 100:	csel	x0, x3, xzr, ne  // ne = any
 104:	csel	x1, x3, x19, ne  // ne = any
 108:	b	a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xa8>
 10c:	mov	x1, x21
 110:	mov	x0, x20
 114:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>
 118:	b	a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xa8>
 11c:	mov	x0, x1
 120:	mov	x1, #0x0                   	// #0
 124:	b	a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xa8>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	mov	x21, x1
  18:	mov	x22, x3
  1c:	mov	x0, #0x30                  	// #48
  20:	bl	0 <_Znwm>
  24:	mov	x19, x0
  28:	ldr	x0, [x22]
  2c:	ldr	x0, [x0]
  30:	str	x0, [x19, #32]
  34:	str	xzr, [x19, #40]
  38:	add	x2, x19, #0x20
  3c:	mov	x1, x21
  40:	mov	x0, x20
  44:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_>
  48:	mov	x21, x0
  4c:	cbz	x1, a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0xa8>
  50:	mov	x2, x1
  54:	mov	w0, #0x1                   	// #1
  58:	cbz	x21, 88 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x88>
  5c:	add	x3, x20, #0x8
  60:	mov	x1, x19
  64:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
  68:	ldr	x0, [x20, #40]
  6c:	add	x0, x0, #0x1
  70:	str	x0, [x20, #40]
  74:	mov	x0, x19
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	add	x1, x20, #0x8
  8c:	cmp	x2, x1
  90:	b.eq	5c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x5c>  // b.none
  94:	ldr	x1, [x19, #32]
  98:	ldr	x0, [x2, #32]
  9c:	cmp	x1, x0
  a0:	cset	w0, lt  // lt = tstop
  a4:	b	5c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x5c>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZdlPv>
  b0:	mov	x0, x21
  b4:	b	78 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x78>

Disassembly of section .text._ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv:

0000000000000000 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>:
   0:	stp	x29, x30, [sp, #-384]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	stp	x27, x28, [sp, #80]
  1c:	mov	x25, x8
  20:	mov	x20, x0
  24:	str	wzr, [sp, #296]
  28:	str	xzr, [sp, #304]
  2c:	add	x0, sp, #0x128
  30:	str	x0, [sp, #312]
  34:	str	x0, [sp, #320]
  38:	str	xzr, [sp, #328]
  3c:	str	xzr, [sp, #208]
  40:	str	xzr, [sp, #216]
  44:	str	xzr, [sp, #224]
  48:	str	xzr, [sp, #232]
  4c:	str	xzr, [sp, #240]
  50:	str	xzr, [sp, #248]
  54:	str	xzr, [sp, #256]
  58:	str	xzr, [sp, #264]
  5c:	str	xzr, [sp, #272]
  60:	str	xzr, [sp, #280]
  64:	mov	x1, #0x0                   	// #0
  68:	add	x0, sp, #0xd0
  6c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  70:	add	x27, x20, #0x8
  74:	ldr	x1, [sp, #256]
  78:	ldr	x0, [sp, #272]
  7c:	sub	x0, x0, #0x8
  80:	cmp	x1, x0
  84:	b.eq	cc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xcc>  // b.none
  88:	ldr	x0, [x20, #8]
  8c:	str	x0, [x1]
  90:	ldr	x0, [sp, #256]
  94:	add	x0, x0, #0x8
  98:	str	x0, [sp, #256]
  9c:	ldr	x0, [sp, #256]
  a0:	ldr	x1, [sp, #224]
  a4:	cmp	x0, x1
  a8:	b.eq	390 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x390>  // b.none
  ac:	add	x26, sp, #0xd0
  b0:	mov	x24, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b4:	movk	x24, #0xaaab
  b8:	mov	x23, #0x86a0                	// #34464
  bc:	movk	x23, #0x1, lsl #16
  c0:	add	x22, sp, #0x120
  c4:	add	x21, x22, #0x8
  c8:	b	18c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x18c>
  cc:	mov	x1, x27
  d0:	add	x0, sp, #0xd0
  d4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  d8:	b	9c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x9c>
  dc:	ldr	x0, [sp, #280]
  e0:	ldur	x0, [x0, #-8]
  e4:	ldr	x0, [x0, #504]
  e8:	str	x0, [sp, #104]
  ec:	mov	x0, x26
  f0:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  f4:	b	1a4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1a4>
  f8:	add	x1, x1, #0x10
  fc:	add	x0, sp, #0x80
 100:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 104:	b	1e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1e0>
 108:	ldr	x0, [sp, #144]
 10c:	str	xzr, [sp, #144]
 110:	str	x0, [sp, #192]
 114:	ldr	x0, [sp, #152]
 118:	ldr	x1, [sp, #200]
 11c:	str	x1, [sp, #152]
 120:	str	x0, [sp, #200]
 124:	b	208 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x208>
 128:	bl	0 <abort>
 12c:	ldr	x3, [sp, #192]
 130:	cbz	x3, 244 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x244>
 134:	add	x0, sp, #0xb0
 138:	mov	w2, #0x3                   	// #3
 13c:	mov	x1, x0
 140:	blr	x3
 144:	b	244 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x244>
 148:	add	x1, sp, #0x80
 14c:	mov	x0, x26
 150:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 154:	ldr	x1, [x20, #16]
 158:	ldr	x0, [sp, #104]
 15c:	cmp	x1, x0
 160:	b.eq	2fc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2fc>  // b.none
 164:	ldr	x0, [sp, #120]
 168:	cmn	x0, #0x1
 16c:	b.ne	324 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x324>  // b.any
 170:	ldr	w0, [sp, #112]
 174:	cmp	w0, #0xb
 178:	b.eq	374 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x374>  // b.none
 17c:	ldr	x0, [sp, #256]
 180:	ldr	x1, [sp, #224]
 184:	cmp	x1, x0
 188:	b.eq	390 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x390>  // b.none
 18c:	ldr	x1, [sp, #264]
 190:	cmp	x1, x0
 194:	b.eq	dc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xdc>  // b.none
 198:	ldr	x1, [x0, #-8]!
 19c:	str	x1, [sp, #104]
 1a0:	str	x0, [sp, #256]
 1a4:	ldr	x1, [x20]
 1a8:	ldr	x0, [sp, #104]
 1ac:	add	x0, x0, x0, lsl #1
 1b0:	lsl	x0, x0, #4
 1b4:	ldr	x2, [x1, #56]
 1b8:	add	x1, x2, x0
 1bc:	ldp	x4, x5, [x1]
 1c0:	stp	x4, x5, [sp, #112]
 1c4:	ldp	x4, x5, [x1, #16]
 1c8:	stp	x4, x5, [sp, #128]
 1cc:	ldp	x4, x5, [x1, #32]
 1d0:	stp	x4, x5, [sp, #144]
 1d4:	ldr	w0, [x2, x0]
 1d8:	cmp	w0, #0xb
 1dc:	b.eq	f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xf8>  // b.none
 1e0:	ldr	x19, [x20]
 1e4:	ldp	x0, x1, [sp, #112]
 1e8:	stp	x0, x1, [sp, #160]
 1ec:	ldp	x0, x1, [sp, #128]
 1f0:	stp	x0, x1, [sp, #176]
 1f4:	ldp	x0, x1, [sp, #144]
 1f8:	stp	x0, x1, [sp, #192]
 1fc:	ldr	w0, [sp, #112]
 200:	cmp	w0, #0xb
 204:	b.eq	108 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x108>  // b.none
 208:	add	x28, x19, #0x38
 20c:	add	x1, sp, #0xa0
 210:	mov	x0, x28
 214:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 218:	ldr	x1, [x19, #64]
 21c:	ldr	x0, [x19, #56]
 220:	sub	x1, x1, x0
 224:	asr	x1, x1, #4
 228:	mul	x1, x1, x24
 22c:	cmp	x1, x23
 230:	b.hi	128 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x128>  // b.pmore
 234:	sub	x19, x1, #0x1
 238:	ldr	w0, [sp, #160]
 23c:	cmp	w0, #0xb
 240:	b.eq	12c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x12c>  // b.none
 244:	add	x3, sp, #0x68
 248:	mov	x2, x21
 24c:	ldr	x1, [sp, #304]
 250:	mov	x0, x22
 254:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 258:	mov	x1, x0
 25c:	cmp	x0, x21
 260:	b.eq	274 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x274>  // b.none
 264:	ldr	x0, [x0, #32]
 268:	ldr	x2, [sp, #104]
 26c:	cmp	x2, x0
 270:	b.ge	298 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x298>  // b.tcont
 274:	add	x0, sp, #0x68
 278:	str	x0, [sp, #344]
 27c:	add	x4, sp, #0x150
 280:	add	x3, sp, #0x158
 284:	adrp	x2, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 288:	add	x2, x2, #0x0
 28c:	mov	x0, x22
 290:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 294:	mov	x1, x0
 298:	str	x19, [x1, #40]
 29c:	ldr	w0, [sp, #112]
 2a0:	sub	w1, w0, #0x1
 2a4:	cmp	w1, #0x1
 2a8:	ccmp	w0, #0x7, #0x4, hi  // hi = pmore
 2ac:	b.ne	154 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x154>  // b.any
 2b0:	ldr	x0, [sp, #128]
 2b4:	cmn	x0, #0x1
 2b8:	b.eq	154 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x154>  // b.none
 2bc:	add	x1, sp, #0x80
 2c0:	mov	x0, x22
 2c4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 2c8:	cmp	x21, x0
 2cc:	b.ne	154 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x154>  // b.any
 2d0:	ldr	x1, [sp, #256]
 2d4:	ldr	x0, [sp, #272]
 2d8:	sub	x0, x0, #0x8
 2dc:	cmp	x1, x0
 2e0:	b.eq	148 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x148>  // b.none
 2e4:	ldr	x0, [sp, #128]
 2e8:	str	x0, [x1]
 2ec:	ldr	x0, [sp, #256]
 2f0:	add	x0, x0, #0x8
 2f4:	str	x0, [sp, #256]
 2f8:	b	154 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x154>
 2fc:	ldr	w0, [sp, #112]
 300:	cmp	w0, #0xb
 304:	b.ne	17c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x17c>  // b.any
 308:	ldr	x3, [sp, #144]
 30c:	cbz	x3, 17c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x17c>
 310:	add	x0, sp, #0x80
 314:	mov	w2, #0x3                   	// #3
 318:	mov	x1, x0
 31c:	blr	x3
 320:	b	17c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x17c>
 324:	add	x1, sp, #0x78
 328:	mov	x0, x22
 32c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 330:	cmp	x21, x0
 334:	b.ne	170 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x170>  // b.any
 338:	ldr	x1, [sp, #256]
 33c:	ldr	x0, [sp, #272]
 340:	sub	x0, x0, #0x8
 344:	cmp	x1, x0
 348:	b.eq	364 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x364>  // b.none
 34c:	ldr	x0, [sp, #120]
 350:	str	x0, [x1]
 354:	ldr	x0, [sp, #256]
 358:	add	x0, x0, #0x8
 35c:	str	x0, [sp, #256]
 360:	b	170 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x170>
 364:	add	x1, sp, #0x78
 368:	mov	x0, x26
 36c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 370:	b	170 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x170>
 374:	ldr	x3, [sp, #144]
 378:	cbz	x3, 17c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x17c>
 37c:	add	x0, sp, #0x80
 380:	mov	w2, #0x3                   	// #3
 384:	mov	x1, x0
 388:	blr	x3
 38c:	b	17c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x17c>
 390:	ldr	x21, [sp, #312]
 394:	add	x0, sp, #0x128
 398:	cmp	x21, x0
 39c:	b.eq	434 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x434>  // b.none
 3a0:	add	x24, sp, #0x120
 3a4:	add	x23, x24, #0x8
 3a8:	b	3ec <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3ec>
 3ac:	add	x1, x22, #0x8
 3b0:	mov	x0, x24
 3b4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 3b8:	ldr	x0, [x0, #40]
 3bc:	str	x0, [x22, #8]
 3c0:	b	410 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x410>
 3c4:	add	x1, x22, #0x10
 3c8:	mov	x0, x24
 3cc:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 3d0:	ldr	x0, [x0, #40]
 3d4:	str	x0, [x22, #16]
 3d8:	mov	x0, x21
 3dc:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 3e0:	mov	x21, x0
 3e4:	cmp	x0, x23
 3e8:	b.eq	434 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x434>  // b.none
 3ec:	ldr	x0, [x20]
 3f0:	ldr	x19, [x21, #40]
 3f4:	add	x19, x19, x19, lsl #1
 3f8:	lsl	x19, x19, #4
 3fc:	ldr	x26, [x0, #56]
 400:	add	x22, x26, x19
 404:	ldr	x0, [x22, #8]
 408:	cmn	x0, #0x1
 40c:	b.ne	3ac <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3ac>  // b.any
 410:	ldr	w0, [x26, x19]
 414:	sub	w1, w0, #0x1
 418:	cmp	w1, #0x1
 41c:	ccmp	w0, #0x7, #0x4, hi  // hi = pmore
 420:	b.ne	3d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3d8>  // b.any
 424:	ldr	x0, [x22, #16]
 428:	cmn	x0, #0x1
 42c:	b.eq	3d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3d8>  // b.none
 430:	b	3c4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3c4>
 434:	ldr	x19, [x20]
 438:	add	x0, sp, #0x120
 43c:	add	x21, x0, #0x8
 440:	mov	x3, x27
 444:	mov	x2, x21
 448:	ldr	x1, [sp, #304]
 44c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 450:	cmp	x0, x21
 454:	b.eq	468 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x468>  // b.none
 458:	ldr	x2, [x20, #8]
 45c:	ldr	x1, [x0, #32]
 460:	cmp	x2, x1
 464:	b.ge	488 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x488>  // b.tcont
 468:	str	x27, [sp, #376]
 46c:	add	x4, sp, #0x170
 470:	add	x3, sp, #0x178
 474:	adrp	x2, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 478:	add	x2, x2, #0x0
 47c:	mov	x1, x0
 480:	add	x0, sp, #0x120
 484:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 488:	ldr	x23, [x0, #40]
 48c:	add	x22, x20, #0x10
 490:	add	x0, sp, #0x120
 494:	add	x21, x0, #0x8
 498:	mov	x3, x22
 49c:	mov	x2, x21
 4a0:	ldr	x1, [sp, #304]
 4a4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 4a8:	cmp	x0, x21
 4ac:	b.eq	4c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4c0>  // b.none
 4b0:	ldr	x2, [x20, #16]
 4b4:	ldr	x1, [x0, #32]
 4b8:	cmp	x2, x1
 4bc:	b.ge	4e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4e0>  // b.tcont
 4c0:	str	x22, [sp, #360]
 4c4:	add	x4, sp, #0x160
 4c8:	add	x3, sp, #0x168
 4cc:	adrp	x2, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 4d0:	add	x2, x2, #0x0
 4d4:	mov	x1, x0
 4d8:	add	x0, sp, #0x120
 4dc:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 4e0:	ldr	x0, [x0, #40]
 4e4:	str	x19, [x25]
 4e8:	str	x23, [x25, #8]
 4ec:	str	x0, [x25, #16]
 4f0:	add	x0, sp, #0xd0
 4f4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 4f8:	ldr	x1, [sp, #304]
 4fc:	add	x0, sp, #0x120
 500:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 504:	ldp	x19, x20, [sp, #16]
 508:	ldp	x21, x22, [sp, #32]
 50c:	ldp	x23, x24, [sp, #48]
 510:	ldp	x25, x26, [sp, #64]
 514:	ldp	x27, x28, [sp, #80]
 518:	ldp	x29, x30, [sp], #384
 51c:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>:
   0:	stp	x29, x30, [sp, #-400]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	ldr	w1, [x0]
  18:	and	w21, w1, #0x10
  1c:	mov	w1, #0x14                  	// #20
  20:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  24:	ands	w20, w0, #0xff
  28:	b.eq	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x218>  // b.none
  2c:	ldr	x1, [x19, #352]
  30:	ldr	x0, [x19, #320]
  34:	cmp	x1, x0
  38:	b.eq	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x178>  // b.none
  3c:	stp	x23, x24, [sp, #48]
  40:	stp	x25, x26, [sp, #64]
  44:	mov	w26, #0x0                   	// #0
  48:	cbnz	w21, 188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x188>
  4c:	ldr	x1, [x19, #352]
  50:	ldr	x0, [x19, #360]
  54:	cmp	x1, x0
  58:	b.eq	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x19c>  // b.none
  5c:	ldur	x25, [x1, #-24]
  60:	ldur	x21, [x1, #-16]
  64:	ldur	x22, [x1, #-8]
  68:	add	x24, x19, #0x130
  6c:	sub	x1, x1, #0x18
  70:	str	x1, [x24, #48]
  74:	ldr	x23, [x19, #256]
  78:	mov	w0, #0x2                   	// #2
  7c:	str	w0, [sp, #248]
  80:	mov	x0, #0xffffffffffffffff    	// #-1
  84:	str	x0, [sp, #256]
  88:	str	x21, [sp, #264]
  8c:	strb	w26, [sp, #272]
  90:	ldp	x0, x1, [sp, #248]
  94:	add	x2, sp, #0x220
  98:	stp	x0, x1, [x2, #-248]
  9c:	add	x0, sp, #0x200
  a0:	ldp	x0, x1, [x0, #-248]
  a4:	stp	x0, x1, [x2, #-232]
  a8:	add	x0, sp, #0x200
  ac:	ldp	x0, x1, [x0, #-232]
  b0:	stp	x0, x1, [x2, #-216]
  b4:	add	x21, x23, #0x38
  b8:	add	x1, sp, #0x128
  bc:	mov	x0, x21
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  c4:	ldr	x21, [x23, #64]
  c8:	ldr	x0, [x23, #56]
  cc:	sub	x21, x21, x0
  d0:	asr	x21, x21, #4
  d4:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  d8:	movk	x0, #0xaaab
  dc:	mul	x21, x21, x0
  e0:	mov	x0, #0x86a0                	// #34464
  e4:	movk	x0, #0x1, lsl #16
  e8:	cmp	x21, x0
  ec:	b.hi	1c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1c0>  // b.pmore
  f0:	sub	x21, x21, #0x1
  f4:	ldr	w0, [sp, #296]
  f8:	cmp	w0, #0xb
  fc:	b.eq	1c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1c8>  // b.none
 100:	ldr	w0, [sp, #248]
 104:	cmp	w0, #0xb
 108:	b.eq	1e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1e4>  // b.none
 10c:	str	x23, [sp, #296]
 110:	str	x21, [sp, #304]
 114:	str	x21, [sp, #312]
 118:	ldr	x0, [x25, #56]
 11c:	add	x22, x22, x22, lsl #1
 120:	add	x22, x0, x22, lsl #4
 124:	str	x21, [x22, #8]
 128:	ldr	x1, [x19, #352]
 12c:	ldr	x0, [x19, #368]
 130:	sub	x0, x0, #0x18
 134:	cmp	x1, x0
 138:	b.eq	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x200>  // b.none
 13c:	add	x0, sp, #0x220
 140:	ldp	x2, x3, [x0, #-248]
 144:	stp	x2, x3, [x1]
 148:	ldr	x0, [sp, #312]
 14c:	str	x0, [x1, #16]
 150:	ldr	x1, [x19, #352]
 154:	add	x1, x1, #0x18
 158:	str	x1, [x19, #352]
 15c:	ldp	x23, x24, [sp, #48]
 160:	ldp	x25, x26, [sp, #64]
 164:	mov	w0, w20
 168:	ldp	x19, x20, [sp, #16]
 16c:	ldp	x21, x22, [sp, #32]
 170:	ldp	x29, x30, [sp], #400
 174:	ret
 178:	stp	x23, x24, [sp, #48]
 17c:	stp	x25, x26, [sp, #64]
 180:	stp	x27, x28, [sp, #80]
 184:	bl	0 <abort>
 188:	mov	w1, #0x12                  	// #18
 18c:	mov	x0, x19
 190:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 194:	and	w26, w0, #0xff
 198:	b	4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4c>
 19c:	ldr	x0, [x19, #376]
 1a0:	ldur	x0, [x0, #-8]
 1a4:	ldr	x25, [x0, #480]
 1a8:	ldr	x21, [x0, #488]
 1ac:	ldr	x22, [x0, #496]
 1b0:	add	x24, x19, #0x130
 1b4:	mov	x0, x24
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1bc:	b	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x74>
 1c0:	stp	x27, x28, [sp, #80]
 1c4:	bl	0 <abort>
 1c8:	ldr	x3, [sp, #328]
 1cc:	cbz	x3, 100 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x100>
 1d0:	add	x0, sp, #0x138
 1d4:	mov	w2, #0x3                   	// #3
 1d8:	mov	x1, x0
 1dc:	blr	x3
 1e0:	b	100 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x100>
 1e4:	ldr	x3, [sp, #280]
 1e8:	cbz	x3, 10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x10c>
 1ec:	add	x0, sp, #0x108
 1f0:	mov	w2, #0x3                   	// #3
 1f4:	mov	x1, x0
 1f8:	blr	x3
 1fc:	b	10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x10c>
 200:	add	x1, sp, #0x128
 204:	mov	x0, x24
 208:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 20c:	ldp	x23, x24, [sp, #48]
 210:	ldp	x25, x26, [sp, #64]
 214:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x164>
 218:	mov	w1, #0x15                  	// #21
 21c:	mov	x0, x19
 220:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 224:	ands	w22, w0, #0xff
 228:	b.eq	404 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x404>  // b.none
 22c:	ldr	x1, [x19, #352]
 230:	ldr	x0, [x19, #320]
 234:	cmp	x1, x0
 238:	b.eq	364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x364>  // b.none
 23c:	stp	x23, x24, [sp, #48]
 240:	cbnz	w21, 374 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x374>
 244:	ldr	x0, [x19, #352]
 248:	ldr	x1, [x19, #360]
 24c:	cmp	x0, x1
 250:	b.eq	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x388>  // b.none
 254:	sub	x1, x0, #0x18
 258:	ldp	x2, x3, [x0, #-24]
 25c:	stp	x2, x3, [sp, #200]
 260:	ldur	x0, [x0, #-8]
 264:	str	x0, [sp, #216]
 268:	add	x21, x19, #0x130
 26c:	str	x1, [x21, #48]
 270:	ldr	x23, [x19, #256]
 274:	mov	w0, #0x2                   	// #2
 278:	str	w0, [sp, #248]
 27c:	mov	x0, #0xffffffffffffffff    	// #-1
 280:	str	x0, [sp, #256]
 284:	ldr	x0, [sp, #208]
 288:	str	x0, [sp, #264]
 28c:	strb	w20, [sp, #272]
 290:	ldp	x0, x1, [sp, #248]
 294:	add	x2, sp, #0x220
 298:	stp	x0, x1, [x2, #-248]
 29c:	add	x0, sp, #0x200
 2a0:	ldp	x0, x1, [x0, #-248]
 2a4:	stp	x0, x1, [x2, #-232]
 2a8:	add	x0, sp, #0x200
 2ac:	ldp	x0, x1, [x0, #-232]
 2b0:	stp	x0, x1, [x2, #-216]
 2b4:	add	x20, x23, #0x38
 2b8:	add	x1, sp, #0x128
 2bc:	mov	x0, x20
 2c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2c4:	ldr	x20, [x23, #64]
 2c8:	ldr	x0, [x23, #56]
 2cc:	sub	x20, x20, x0
 2d0:	asr	x20, x20, #4
 2d4:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 2d8:	movk	x0, #0xaaab
 2dc:	mul	x20, x20, x0
 2e0:	mov	x0, #0x86a0                	// #34464
 2e4:	movk	x0, #0x1, lsl #16
 2e8:	cmp	x20, x0
 2ec:	b.hi	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3b0>  // b.pmore
 2f0:	sub	x20, x20, #0x1
 2f4:	ldr	w0, [sp, #296]
 2f8:	cmp	w0, #0xb
 2fc:	b.eq	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3bc>  // b.none
 300:	ldr	w0, [sp, #248]
 304:	cmp	w0, #0xb
 308:	b.eq	3d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3d8>  // b.none
 30c:	ldr	x0, [sp, #216]
 310:	ldr	x1, [sp, #200]
 314:	ldr	x1, [x1, #56]
 318:	add	x0, x0, x0, lsl #1
 31c:	add	x0, x1, x0, lsl #4
 320:	str	x20, [x0, #8]
 324:	str	x20, [sp, #216]
 328:	ldr	x1, [x19, #352]
 32c:	ldr	x0, [x19, #368]
 330:	sub	x0, x0, #0x18
 334:	cmp	x1, x0
 338:	b.eq	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3f4>  // b.none
 33c:	ldp	x2, x3, [sp, #200]
 340:	stp	x2, x3, [x1]
 344:	ldr	x0, [sp, #216]
 348:	str	x0, [x1, #16]
 34c:	ldr	x1, [x19, #352]
 350:	add	x1, x1, #0x18
 354:	str	x1, [x19, #352]
 358:	mov	w20, w22
 35c:	ldp	x23, x24, [sp, #48]
 360:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x164>
 364:	stp	x23, x24, [sp, #48]
 368:	stp	x25, x26, [sp, #64]
 36c:	stp	x27, x28, [sp, #80]
 370:	bl	0 <abort>
 374:	mov	w1, #0x12                  	// #18
 378:	mov	x0, x19
 37c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 380:	and	w20, w0, #0xff
 384:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x244>
 388:	ldr	x0, [x19, #376]
 38c:	ldur	x0, [x0, #-8]
 390:	ldp	x2, x3, [x0, #480]
 394:	stp	x2, x3, [sp, #200]
 398:	ldr	x0, [x0, #496]
 39c:	str	x0, [sp, #216]
 3a0:	add	x21, x19, #0x130
 3a4:	mov	x0, x21
 3a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 3ac:	b	270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x270>
 3b0:	stp	x25, x26, [sp, #64]
 3b4:	stp	x27, x28, [sp, #80]
 3b8:	bl	0 <abort>
 3bc:	ldr	x3, [sp, #328]
 3c0:	cbz	x3, 300 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x300>
 3c4:	add	x0, sp, #0x138
 3c8:	mov	w2, #0x3                   	// #3
 3cc:	mov	x1, x0
 3d0:	blr	x3
 3d4:	b	300 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x300>
 3d8:	ldr	x3, [sp, #280]
 3dc:	cbz	x3, 30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x30c>
 3e0:	add	x0, sp, #0x108
 3e4:	mov	w2, #0x3                   	// #3
 3e8:	mov	x1, x0
 3ec:	blr	x3
 3f0:	b	30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x30c>
 3f4:	add	x1, sp, #0xc8
 3f8:	mov	x0, x21
 3fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 400:	b	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x358>
 404:	mov	w1, #0x12                  	// #18
 408:	mov	x0, x19
 40c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 410:	ands	w20, w0, #0xff
 414:	b.eq	684 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x684>  // b.none
 418:	stp	x23, x24, [sp, #48]
 41c:	stp	x25, x26, [sp, #64]
 420:	stp	x27, x28, [sp, #80]
 424:	ldr	x1, [x19, #352]
 428:	ldr	x0, [x19, #320]
 42c:	cmp	x1, x0
 430:	b.eq	5d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5d0>  // b.none
 434:	cbnz	w21, 5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5d4>
 438:	ldr	x0, [x19, #352]
 43c:	ldr	x1, [x19, #360]
 440:	cmp	x0, x1
 444:	b.eq	5e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5e8>  // b.none
 448:	ldur	x26, [x0, #-24]
 44c:	ldur	x27, [x0, #-16]
 450:	ldur	x23, [x0, #-8]
 454:	add	x25, x19, #0x130
 458:	sub	x0, x0, #0x18
 45c:	str	x0, [x25, #48]
 460:	ldr	x24, [x19, #256]
 464:	mov	w0, #0xa                   	// #10
 468:	str	w0, [sp, #296]
 46c:	mov	x0, #0xffffffffffffffff    	// #-1
 470:	str	x0, [sp, #304]
 474:	add	x21, x24, #0x38
 478:	add	x1, sp, #0x128
 47c:	mov	x0, x21
 480:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 484:	ldr	x21, [x24, #64]
 488:	ldr	x0, [x24, #56]
 48c:	sub	x21, x21, x0
 490:	asr	x21, x21, #4
 494:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 498:	movk	x0, #0xaaab
 49c:	mul	x21, x21, x0
 4a0:	mov	x0, #0x86a0                	// #34464
 4a4:	movk	x0, #0x1, lsl #16
 4a8:	cmp	x21, x0
 4ac:	b.hi	60c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x60c>  // b.pmore
 4b0:	sub	x21, x21, #0x1
 4b4:	ldr	w0, [sp, #296]
 4b8:	cmp	w0, #0xb
 4bc:	b.eq	610 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x610>  // b.none
 4c0:	ldr	x24, [x19, #256]
 4c4:	mov	w0, #0x2                   	// #2
 4c8:	str	w0, [sp, #248]
 4cc:	mov	x0, #0xffffffffffffffff    	// #-1
 4d0:	str	x0, [sp, #256]
 4d4:	str	x27, [sp, #264]
 4d8:	strb	w22, [sp, #272]
 4dc:	ldp	x0, x1, [sp, #248]
 4e0:	add	x2, sp, #0x220
 4e4:	stp	x0, x1, [x2, #-248]
 4e8:	add	x0, sp, #0x200
 4ec:	ldp	x0, x1, [x0, #-248]
 4f0:	stp	x0, x1, [x2, #-232]
 4f4:	add	x0, sp, #0x200
 4f8:	ldp	x0, x1, [x0, #-232]
 4fc:	stp	x0, x1, [x2, #-216]
 500:	add	x22, x24, #0x38
 504:	add	x1, sp, #0x128
 508:	mov	x0, x22
 50c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 510:	ldr	x22, [x24, #64]
 514:	ldr	x0, [x24, #56]
 518:	sub	x22, x22, x0
 51c:	asr	x22, x22, #4
 520:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 524:	movk	x0, #0xaaab
 528:	mul	x22, x22, x0
 52c:	mov	x0, #0x86a0                	// #34464
 530:	movk	x0, #0x1, lsl #16
 534:	cmp	x22, x0
 538:	b.hi	62c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x62c>  // b.pmore
 53c:	sub	x22, x22, #0x1
 540:	ldr	w0, [sp, #296]
 544:	cmp	w0, #0xb
 548:	b.eq	630 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x630>  // b.none
 54c:	ldr	w0, [sp, #248]
 550:	cmp	w0, #0xb
 554:	b.eq	64c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x64c>  // b.none
 558:	str	x24, [sp, #296]
 55c:	str	x22, [sp, #304]
 560:	str	x22, [sp, #312]
 564:	ldr	x0, [x26, #56]
 568:	add	x23, x23, x23, lsl #1
 56c:	add	x23, x0, x23, lsl #4
 570:	str	x21, [x23, #8]
 574:	ldr	x0, [sp, #312]
 578:	ldr	x1, [x24, #56]
 57c:	add	x0, x0, x0, lsl #1
 580:	add	x0, x1, x0, lsl #4
 584:	str	x21, [x0, #8]
 588:	str	x21, [sp, #312]
 58c:	ldr	x1, [x19, #352]
 590:	ldr	x0, [x19, #368]
 594:	sub	x0, x0, #0x18
 598:	cmp	x1, x0
 59c:	b.eq	668 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x668>  // b.none
 5a0:	add	x0, sp, #0x220
 5a4:	ldp	x2, x3, [x0, #-248]
 5a8:	stp	x2, x3, [x1]
 5ac:	ldr	x0, [sp, #312]
 5b0:	str	x0, [x1, #16]
 5b4:	ldr	x1, [x19, #352]
 5b8:	add	x1, x1, #0x18
 5bc:	str	x1, [x19, #352]
 5c0:	ldp	x23, x24, [sp, #48]
 5c4:	ldp	x25, x26, [sp, #64]
 5c8:	ldp	x27, x28, [sp, #80]
 5cc:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x164>
 5d0:	bl	0 <abort>
 5d4:	mov	w1, #0x12                  	// #18
 5d8:	mov	x0, x19
 5dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5e0:	and	w22, w0, #0xff
 5e4:	b	438 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x438>
 5e8:	ldr	x0, [x19, #376]
 5ec:	ldur	x0, [x0, #-8]
 5f0:	ldr	x26, [x0, #480]
 5f4:	ldr	x27, [x0, #488]
 5f8:	ldr	x23, [x0, #496]
 5fc:	add	x25, x19, #0x130
 600:	mov	x0, x25
 604:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 608:	b	460 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x460>
 60c:	bl	0 <abort>
 610:	ldr	x3, [sp, #328]
 614:	cbz	x3, 4c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4c0>
 618:	add	x0, sp, #0x138
 61c:	mov	w2, #0x3                   	// #3
 620:	mov	x1, x0
 624:	blr	x3
 628:	b	4c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4c0>
 62c:	bl	0 <abort>
 630:	ldr	x3, [sp, #328]
 634:	cbz	x3, 54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x54c>
 638:	add	x0, sp, #0x138
 63c:	mov	w2, #0x3                   	// #3
 640:	mov	x1, x0
 644:	blr	x3
 648:	b	54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x54c>
 64c:	ldr	x3, [sp, #280]
 650:	cbz	x3, 558 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x558>
 654:	add	x0, sp, #0x108
 658:	mov	w2, #0x3                   	// #3
 65c:	mov	x1, x0
 660:	blr	x3
 664:	b	558 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x558>
 668:	add	x1, sp, #0x128
 66c:	mov	x0, x25
 670:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 674:	ldp	x23, x24, [sp, #48]
 678:	ldp	x25, x26, [sp, #64]
 67c:	ldp	x27, x28, [sp, #80]
 680:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x164>
 684:	mov	w1, #0xc                   	// #12
 688:	mov	x0, x19
 68c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 690:	ands	w0, w0, #0xff
 694:	b.eq	bc4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xbc4>  // b.none
 698:	ldr	x1, [x19, #352]
 69c:	ldr	x0, [x19, #320]
 6a0:	cmp	x1, x0
 6a4:	b.eq	8c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8c0>  // b.none
 6a8:	mov	w1, #0x1a                  	// #26
 6ac:	mov	x0, x19
 6b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 6b4:	and	w0, w0, #0xff
 6b8:	cbz	w0, 8d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8d0>
 6bc:	stp	x23, x24, [sp, #48]
 6c0:	ldr	x0, [x19, #352]
 6c4:	ldr	x1, [x19, #360]
 6c8:	cmp	x0, x1
 6cc:	b.eq	8e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8e0>  // b.none
 6d0:	sub	x1, x0, #0x18
 6d4:	ldp	x2, x3, [x0, #-24]
 6d8:	stp	x2, x3, [sp, #128]
 6dc:	ldur	x0, [x0, #-8]
 6e0:	str	x0, [sp, #144]
 6e4:	add	x0, x19, #0x130
 6e8:	str	x0, [sp, #120]
 6ec:	str	x1, [x19, #352]
 6f0:	ldr	x23, [x19, #256]
 6f4:	mov	w0, #0xa                   	// #10
 6f8:	str	w0, [sp, #296]
 6fc:	mov	x0, #0xffffffffffffffff    	// #-1
 700:	str	x0, [sp, #304]
 704:	add	x22, x23, #0x38
 708:	add	x1, sp, #0x128
 70c:	mov	x0, x22
 710:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 714:	ldr	x22, [x23, #64]
 718:	ldr	x0, [x23, #56]
 71c:	sub	x22, x22, x0
 720:	asr	x22, x22, #4
 724:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 728:	movk	x0, #0xaaab
 72c:	mul	x22, x22, x0
 730:	mov	x0, #0x86a0                	// #34464
 734:	movk	x0, #0x1, lsl #16
 738:	cmp	x22, x0
 73c:	b.hi	908 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x908>  // b.pmore
 740:	stp	x25, x26, [sp, #64]
 744:	sub	x22, x22, #0x1
 748:	ldr	w0, [sp, #296]
 74c:	cmp	w0, #0xb
 750:	b.eq	914 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x914>  // b.none
 754:	str	x23, [sp, #152]
 758:	str	x22, [sp, #160]
 75c:	str	x22, [sp, #168]
 760:	mov	w1, #0xa                   	// #10
 764:	mov	x0, x19
 768:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 76c:	sxtw	x22, w0
 770:	mov	w1, #0x19                  	// #25
 774:	mov	x0, x19
 778:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 77c:	mov	x26, #0x0                   	// #0
 780:	ands	w25, w0, #0xff
 784:	b.ne	930 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x930>  // b.any
 788:	mov	w1, #0xd                   	// #13
 78c:	mov	x0, x19
 790:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 794:	ands	w0, w0, #0xff
 798:	str	w0, [sp, #108]
 79c:	b.eq	960 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x960>  // b.none
 7a0:	cbnz	w21, 968 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x968>
 7a4:	cmp	x22, #0x0
 7a8:	b.le	7f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7f4>
 7ac:	mov	x21, #0x0                   	// #0
 7b0:	add	x24, sp, #0x80
 7b4:	add	x23, sp, #0x178
 7b8:	mov	x8, x23
 7bc:	mov	x0, x24
 7c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 7c4:	ldr	x0, [sp, #168]
 7c8:	ldr	x1, [sp, #152]
 7cc:	ldr	x1, [x1, #56]
 7d0:	add	x0, x0, x0, lsl #1
 7d4:	add	x0, x1, x0, lsl #4
 7d8:	ldr	x1, [sp, #384]
 7dc:	str	x1, [x0, #8]
 7e0:	ldr	x0, [sp, #392]
 7e4:	str	x0, [sp, #168]
 7e8:	add	x21, x21, #0x1
 7ec:	cmp	x22, x21
 7f0:	b.ne	7b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7b8>  // b.any
 7f4:	cbnz	w25, 97c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x97c>
 7f8:	tbnz	x26, #63, 9d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9d4>
 7fc:	ldr	x21, [x19, #256]
 800:	mov	w0, #0xa                   	// #10
 804:	str	w0, [sp, #296]
 808:	mov	x0, #0xffffffffffffffff    	// #-1
 80c:	str	x0, [sp, #304]
 810:	add	x22, x21, #0x38
 814:	add	x1, sp, #0x128
 818:	mov	x0, x22
 81c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 820:	ldr	x25, [x22, #8]
 824:	ldr	x0, [x21, #56]
 828:	sub	x25, x25, x0
 82c:	asr	x25, x25, #4
 830:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 834:	movk	x0, #0xaaab
 838:	mul	x25, x25, x0
 83c:	mov	x0, #0x86a0                	// #34464
 840:	movk	x0, #0x1, lsl #16
 844:	cmp	x25, x0
 848:	b.hi	9dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9dc>  // b.pmore
 84c:	sub	x25, x25, #0x1
 850:	ldr	w0, [sp, #296]
 854:	cmp	w0, #0xb
 858:	b.eq	9e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9e4>  // b.none
 85c:	str	xzr, [sp, #296]
 860:	str	xzr, [sp, #304]
 864:	str	xzr, [sp, #312]
 868:	str	xzr, [sp, #320]
 86c:	str	xzr, [sp, #328]
 870:	str	xzr, [sp, #336]
 874:	str	xzr, [sp, #344]
 878:	str	xzr, [sp, #352]
 87c:	str	xzr, [sp, #360]
 880:	str	xzr, [sp, #368]
 884:	mov	x1, #0x0                   	// #0
 888:	add	x0, sp, #0x128
 88c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 890:	cbz	x26, b38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb38>
 894:	stp	x27, x28, [sp, #80]
 898:	mov	x22, #0x0                   	// #0
 89c:	add	x28, sp, #0x80
 8a0:	add	x0, sp, #0xb0
 8a4:	str	x0, [sp, #96]
 8a8:	add	x21, sp, #0xf8
 8ac:	mov	x27, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 8b0:	movk	x27, #0xaaab
 8b4:	add	x0, x21, #0x10
 8b8:	str	x0, [sp, #112]
 8bc:	b	a78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa78>
 8c0:	stp	x23, x24, [sp, #48]
 8c4:	stp	x25, x26, [sp, #64]
 8c8:	stp	x27, x28, [sp, #80]
 8cc:	bl	0 <abort>
 8d0:	stp	x23, x24, [sp, #48]
 8d4:	stp	x25, x26, [sp, #64]
 8d8:	stp	x27, x28, [sp, #80]
 8dc:	bl	0 <abort>
 8e0:	ldr	x0, [x19, #376]
 8e4:	ldur	x0, [x0, #-8]
 8e8:	ldp	x2, x3, [x0, #480]
 8ec:	stp	x2, x3, [sp, #128]
 8f0:	ldr	x0, [x0, #496]
 8f4:	str	x0, [sp, #144]
 8f8:	add	x0, x19, #0x130
 8fc:	str	x0, [sp, #120]
 900:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 904:	b	6f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6f0>
 908:	stp	x25, x26, [sp, #64]
 90c:	stp	x27, x28, [sp, #80]
 910:	bl	0 <abort>
 914:	ldr	x3, [sp, #328]
 918:	cbz	x3, 754 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x754>
 91c:	add	x0, sp, #0x138
 920:	mov	w2, #0x3                   	// #3
 924:	mov	x1, x0
 928:	blr	x3
 92c:	b	754 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x754>
 930:	mov	w1, #0x1a                  	// #26
 934:	mov	x0, x19
 938:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 93c:	and	w0, w0, #0xff
 940:	cbz	w0, 788 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x788>
 944:	mov	w1, #0xa                   	// #10
 948:	mov	x0, x19
 94c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 950:	sxtw	x26, w0
 954:	sub	x26, x26, x22
 958:	mov	w25, w20
 95c:	b	788 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x788>
 960:	stp	x27, x28, [sp, #80]
 964:	bl	0 <abort>
 968:	mov	w1, #0x12                  	// #18
 96c:	mov	x0, x19
 970:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 974:	and	w20, w0, #0xff
 978:	b	7a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7a4>
 97c:	add	x8, sp, #0x128
 980:	add	x0, sp, #0x80
 984:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 988:	ldr	x21, [sp, #312]
 98c:	mov	w3, w20
 990:	ldr	x2, [sp, #304]
 994:	mov	x1, #0xffffffffffffffff    	// #-1
 998:	ldr	x0, [x19, #256]
 99c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 9a0:	ldr	x1, [sp, #296]
 9a4:	ldr	x1, [x1, #56]
 9a8:	add	x21, x21, x21, lsl #1
 9ac:	add	x1, x1, x21, lsl #4
 9b0:	str	x0, [x1, #8]
 9b4:	ldr	x1, [sp, #168]
 9b8:	ldr	x2, [sp, #152]
 9bc:	ldr	x2, [x2, #56]
 9c0:	add	x1, x1, x1, lsl #1
 9c4:	add	x1, x2, x1, lsl #4
 9c8:	str	x0, [x1, #8]
 9cc:	str	x0, [sp, #168]
 9d0:	b	b74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb74>
 9d4:	stp	x27, x28, [sp, #80]
 9d8:	bl	0 <abort>
 9dc:	stp	x27, x28, [sp, #80]
 9e0:	bl	0 <abort>
 9e4:	ldr	x3, [sp, #328]
 9e8:	cbz	x3, 85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x85c>
 9ec:	add	x0, sp, #0x138
 9f0:	mov	w2, #0x3                   	// #3
 9f4:	mov	x1, x0
 9f8:	blr	x3
 9fc:	b	85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x85c>
 a00:	bl	0 <abort>
 a04:	ldr	x3, [sp, #280]
 a08:	cbz	x3, afc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xafc>
 a0c:	mov	w2, #0x3                   	// #3
 a10:	ldr	x0, [sp, #112]
 a14:	mov	x1, x0
 a18:	blr	x3
 a1c:	b	afc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xafc>
 a20:	str	x23, [sp, #248]
 a24:	ldr	x1, [sp, #344]
 a28:	ldr	x0, [sp, #360]
 a2c:	sub	x0, x0, #0x8
 a30:	cmp	x1, x0
 a34:	b.eq	b24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb24>  // b.none
 a38:	str	x23, [x1]
 a3c:	ldr	x0, [sp, #344]
 a40:	add	x0, x0, #0x8
 a44:	str	x0, [sp, #344]
 a48:	ldr	x0, [sp, #168]
 a4c:	ldr	x1, [sp, #152]
 a50:	ldr	x1, [x1, #56]
 a54:	add	x0, x0, x0, lsl #1
 a58:	add	x0, x1, x0, lsl #4
 a5c:	ldr	x1, [sp, #248]
 a60:	str	x1, [x0, #8]
 a64:	ldr	x0, [sp, #192]
 a68:	str	x0, [sp, #168]
 a6c:	add	x22, x22, #0x1
 a70:	cmp	x26, x22
 a74:	b.le	b34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb34>
 a78:	ldr	x8, [sp, #96]
 a7c:	mov	x0, x28
 a80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a84:	ldr	x23, [x19, #256]
 a88:	mov	w0, #0x2                   	// #2
 a8c:	str	w0, [sp, #200]
 a90:	ldr	x0, [sp, #184]
 a94:	str	x0, [sp, #208]
 a98:	str	x25, [sp, #216]
 a9c:	strb	w20, [sp, #224]
 aa0:	ldp	x0, x1, [sp, #200]
 aa4:	stp	x0, x1, [x21]
 aa8:	ldp	x0, x1, [sp, #216]
 aac:	stp	x0, x1, [x21, #16]
 ab0:	ldp	x0, x1, [sp, #232]
 ab4:	stp	x0, x1, [x21, #32]
 ab8:	add	x24, x23, #0x38
 abc:	mov	x1, x21
 ac0:	mov	x0, x24
 ac4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 ac8:	ldr	x0, [x24, #8]
 acc:	ldr	x23, [x23, #56]
 ad0:	sub	x23, x0, x23
 ad4:	asr	x23, x23, #4
 ad8:	mul	x23, x23, x27
 adc:	mov	x0, #0x86a0                	// #34464
 ae0:	movk	x0, #0x1, lsl #16
 ae4:	cmp	x23, x0
 ae8:	b.hi	a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa00>  // b.pmore
 aec:	sub	x23, x23, #0x1
 af0:	ldr	w0, [sp, #248]
 af4:	cmp	w0, #0xb
 af8:	b.eq	a04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa04>  // b.none
 afc:	ldr	w0, [sp, #200]
 b00:	cmp	w0, #0xb
 b04:	b.ne	a20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa20>  // b.any
 b08:	ldr	x3, [sp, #232]
 b0c:	cbz	x3, a20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa20>
 b10:	add	x0, sp, #0xd8
 b14:	mov	w2, #0x3                   	// #3
 b18:	mov	x1, x0
 b1c:	blr	x3
 b20:	b	a20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa20>
 b24:	mov	x1, x21
 b28:	add	x0, sp, #0x128
 b2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b30:	b	a48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa48>
 b34:	ldp	x27, x28, [sp, #80]
 b38:	ldr	x0, [sp, #168]
 b3c:	ldr	x1, [sp, #152]
 b40:	ldr	x1, [x1, #56]
 b44:	add	x0, x0, x0, lsl #1
 b48:	add	x0, x1, x0, lsl #4
 b4c:	str	x25, [x0, #8]
 b50:	str	x25, [sp, #168]
 b54:	ldr	x0, [sp, #344]
 b58:	ldr	x1, [sp, #312]
 b5c:	cmp	x0, x1
 b60:	b.eq	b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb6c>  // b.none
 b64:	add	x21, sp, #0x128
 b68:	b	c00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc00>
 b6c:	add	x0, sp, #0x128
 b70:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b74:	ldr	x1, [x19, #352]
 b78:	ldr	x0, [x19, #368]
 b7c:	sub	x0, x0, #0x18
 b80:	cmp	x1, x0
 b84:	b.eq	bb4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xbb4>  // b.none
 b88:	ldp	x2, x3, [sp, #152]
 b8c:	stp	x2, x3, [x1]
 b90:	ldr	x0, [sp, #168]
 b94:	str	x0, [x1, #16]
 b98:	ldr	x1, [x19, #352]
 b9c:	add	x1, x1, #0x18
 ba0:	str	x1, [x19, #352]
 ba4:	ldr	w20, [sp, #108]
 ba8:	ldp	x23, x24, [sp, #48]
 bac:	ldp	x25, x26, [sp, #64]
 bb0:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x164>
 bb4:	add	x1, sp, #0x98
 bb8:	ldr	x0, [sp, #120]
 bbc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 bc0:	b	ba4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xba4>
 bc4:	mov	w20, w0
 bc8:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x164>
 bcc:	ldr	x20, [x0, #-8]!
 bd0:	add	x20, x20, x20, lsl #1
 bd4:	ldr	x1, [x1, #56]
 bd8:	add	x20, x1, x20, lsl #4
 bdc:	str	x0, [sp, #344]
 be0:	ldr	x0, [x20, #8]
 be4:	ldr	x1, [x20, #16]
 be8:	str	x1, [x20, #8]
 bec:	str	x0, [x20, #16]
 bf0:	ldr	x0, [sp, #344]
 bf4:	ldr	x1, [sp, #312]
 bf8:	cmp	x0, x1
 bfc:	b.eq	b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb6c>  // b.none
 c00:	ldr	x1, [x19, #256]
 c04:	ldr	x2, [sp, #352]
 c08:	cmp	x0, x2
 c0c:	b.ne	bcc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xbcc>  // b.any
 c10:	ldr	x0, [sp, #368]
 c14:	ldur	x0, [x0, #-8]
 c18:	ldr	x20, [x0, #504]
 c1c:	add	x20, x20, x20, lsl #1
 c20:	ldr	x0, [x1, #56]
 c24:	add	x20, x0, x20, lsl #4
 c28:	mov	x0, x21
 c2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 c30:	b	be0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xbe0>

Disassembly of section .text._ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_:

0000000000000000 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>:
   0:	cmp	x0, x1
   4:	b.eq	bc <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xbc>  // b.none
   8:	stp	x29, x30, [sp, #-64]!
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x0
  1c:	mov	x22, x1
  20:	add	x19, x0, #0x1
  24:	cmp	x19, x1
  28:	b.eq	ac <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xac>  // b.none
  2c:	str	x23, [sp, #48]
  30:	mov	x23, #0x1                   	// #1
  34:	b	80 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x80>
  38:	sub	x0, x23, x2
  3c:	mov	x1, x21
  40:	add	x0, x19, x0
  44:	bl	0 <memmove>
  48:	b	98 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x98>
  4c:	sub	x0, x19, #0x1
  50:	ldurb	w1, [x19, #-1]
  54:	cmp	w20, w1
  58:	b.cs	a0 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xa0>  // b.hs, b.nlast
  5c:	strb	w1, [x0, #1]
  60:	mov	x2, x0
  64:	ldrb	w1, [x0, #-1]!
  68:	cmp	w20, w1
  6c:	b.cc	5c <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x5c>  // b.lo, b.ul, b.last
  70:	strb	w20, [x2]
  74:	add	x19, x19, #0x1
  78:	cmp	x22, x19
  7c:	b.eq	a8 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xa8>  // b.none
  80:	ldrb	w20, [x19]
  84:	ldrb	w0, [x21]
  88:	cmp	w0, w20
  8c:	b.ls	4c <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x4c>  // b.plast
  90:	subs	x2, x19, x21
  94:	b.ne	38 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x38>  // b.any
  98:	strb	w20, [x21]
  9c:	b	74 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x74>
  a0:	mov	x2, x19
  a4:	b	70 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x70>
  a8:	ldr	x23, [sp, #48]
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldp	x21, x22, [sp, #32]
  b4:	ldp	x29, x30, [sp], #64
  b8:	ret
  bc:	ret

Disassembly of section .text._ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_:

0000000000000000 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x1
  14:	mov	x21, x1
  18:	sub	x1, x1, x0
  1c:	cmp	x1, #0x10
  20:	b.le	80 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x80>
  24:	add	x19, x0, #0x10
  28:	mov	w2, #0x0                   	// #0
  2c:	mov	x1, x19
  30:	bl	0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>
  34:	cmp	x20, x19
  38:	b.ne	54 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x54>  // b.any
  3c:	b	8c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x8c>
  40:	mov	x3, x19
  44:	strb	w2, [x3]
  48:	add	x19, x19, #0x1
  4c:	cmp	x21, x19
  50:	b.eq	8c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x8c>  // b.none
  54:	mov	x0, x19
  58:	ldrb	w2, [x0], #-1
  5c:	ldurb	w1, [x19, #-1]
  60:	cmp	w2, w1
  64:	b.cs	40 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x40>  // b.hs, b.nlast
  68:	strb	w1, [x0, #1]
  6c:	mov	x3, x0
  70:	ldrb	w1, [x0, #-1]!
  74:	cmp	w2, w1
  78:	b.cc	68 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x68>  // b.lo, b.ul, b.last
  7c:	b	44 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x44>
  80:	mov	w2, #0x0                   	// #0
  84:	mov	x1, x20
  88:	bl	0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldr	x21, [sp, #32]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x26, x2
  24:	ldr	x19, [x0, #8]
  28:	ldr	x23, [x0]
  2c:	sub	x0, x19, x23
  30:	mov	x2, #0x3ffffffffffffff     	// #288230376151711743
  34:	cmp	x2, x0, asr #5
  38:	b.eq	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb0>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x1
  44:	asr	x1, x0, #5
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	1b4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b4>  // b.hs, b.nlast
  58:	mov	x24, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	x0, x24
  60:	csel	x24, x0, x24, ls  // ls = plast
  64:	sub	x27, x20, x23
  68:	mov	x21, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  70:	lsl	x0, x24, #5
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	add	x0, x21, x27
  80:	add	x1, x0, #0x10
  84:	str	x1, [x21, x27]
  88:	ldr	x1, [x26]
  8c:	ldr	x2, [x26, #8]
  90:	mov	w3, #0x0                   	// #0
  94:	add	x2, x1, x2
  98:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  9c:	cmp	x20, x23
  a0:	b.eq	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.none
  a4:	mov	x2, x21
  a8:	mov	x3, x23
  ac:	b	dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>
  b0:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  b4:	add	x0, x0, #0x0
  b8:	bl	0 <_ZSt20__throw_length_errorPKc>
  bc:	ldp	x0, x1, [x3, #16]
  c0:	stp	x0, x1, [x2, #16]
  c4:	ldr	x0, [x3, #8]
  c8:	str	x0, [x2, #8]
  cc:	add	x3, x3, #0x20
  d0:	add	x2, x2, #0x20
  d4:	cmp	x25, x3
  d8:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  dc:	add	x0, x2, #0x10
  e0:	str	x0, [x2]
  e4:	mov	x0, x3
  e8:	ldr	x1, [x0], #16
  ec:	cmp	x1, x0
  f0:	b.eq	bc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xbc>  // b.none
  f4:	str	x1, [x2]
  f8:	ldr	x0, [x3, #16]
  fc:	str	x0, [x2, #16]
 100:	b	c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>
 104:	sub	x25, x20, x23
 108:	add	x25, x21, x25
 10c:	add	x25, x25, #0x20
 110:	cmp	x20, x19
 114:	b.eq	17c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x17c>  // b.none
 118:	mov	x3, x20
 11c:	mov	x2, x25
 120:	b	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>
 124:	mov	x25, x21
 128:	b	10c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x10c>
 12c:	ldp	x0, x1, [x3, #16]
 130:	stp	x0, x1, [x2, #16]
 134:	ldr	x0, [x3, #8]
 138:	str	x0, [x2, #8]
 13c:	add	x3, x3, #0x20
 140:	add	x2, x2, #0x20
 144:	cmp	x3, x19
 148:	b.eq	174 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x174>  // b.none
 14c:	add	x0, x2, #0x10
 150:	str	x0, [x2]
 154:	mov	x0, x3
 158:	ldr	x1, [x0], #16
 15c:	cmp	x1, x0
 160:	b.eq	12c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.none
 164:	str	x1, [x2]
 168:	ldr	x0, [x3, #16]
 16c:	str	x0, [x2, #16]
 170:	b	134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>
 174:	sub	x19, x19, x20
 178:	add	x25, x25, x19
 17c:	cbz	x23, 188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 180:	mov	x0, x23
 184:	bl	0 <_ZdlPv>
 188:	str	x21, [x22]
 18c:	str	x25, [x22, #8]
 190:	add	x21, x21, x24, lsl #5
 194:	str	x21, [x22, #16]
 198:	ldp	x19, x20, [sp, #16]
 19c:	ldp	x21, x22, [sp, #32]
 1a0:	ldp	x23, x24, [sp, #48]
 1a4:	ldp	x25, x26, [sp, #64]
 1a8:	ldr	x27, [sp, #80]
 1ac:	ldp	x29, x30, [sp], #96
 1b0:	ret
 1b4:	sub	x27, x20, x23
 1b8:	mov	x24, #0x3ffffffffffffff     	// #288230376151711743
 1bc:	b	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x25, x1
  24:	ldr	x23, [x0, #8]
  28:	ldr	x24, [x0]
  2c:	sub	x0, x23, x24
  30:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  34:	cmp	x0, x1
  38:	b.eq	68 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x68>  // b.none
  3c:	mov	x26, x2
  40:	cmp	x0, #0x0
  44:	csinc	x21, x0, xzr, ne  // ne = any
  48:	adds	x21, x21, x0
  4c:	b.cs	a0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xa0>  // b.hs, b.nlast
  50:	tbnz	x21, #63, a0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xa0>
  54:	sub	x27, x25, x24
  58:	mov	x19, x27
  5c:	mov	x20, #0x0                   	// #0
  60:	cbz	x21, b8 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xb8>
  64:	b	ac <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xac>
  68:	adrp	x0, 0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt20__throw_length_errorPKc>
  74:	mov	x2, x19
  78:	mov	x1, x24
  7c:	mov	x0, x20
  80:	bl	0 <memmove>
  84:	add	x19, x19, #0x1
  88:	add	x19, x20, x19
  8c:	sub	x23, x23, x25
  90:	cmp	x23, #0x0
  94:	b.gt	dc <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xdc>
  98:	add	x19, x19, x23
  9c:	b	f4 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xf4>
  a0:	sub	x27, x25, x24
  a4:	mov	x19, x27
  a8:	mov	x21, #0x7fffffffffffffff    	// #9223372036854775807
  ac:	mov	x0, x21
  b0:	bl	0 <_Znwm>
  b4:	mov	x20, x0
  b8:	ldrb	w0, [x26]
  bc:	strb	w0, [x20, x19]
  c0:	cmp	x27, #0x0
  c4:	b.gt	74 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x74>
  c8:	add	x19, x19, #0x1
  cc:	add	x19, x20, x19
  d0:	sub	x23, x23, x25
  d4:	cmp	x23, #0x0
  d8:	b.le	ec <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xec>
  dc:	mov	x2, x23
  e0:	mov	x1, x25
  e4:	mov	x0, x19
  e8:	bl	0 <memcpy>
  ec:	add	x19, x19, x23
  f0:	cbz	x24, fc <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xfc>
  f4:	mov	x0, x24
  f8:	bl	0 <_ZdlPv>
  fc:	str	x20, [x22]
 100:	str	x19, [x22, #8]
 104:	add	x20, x20, x21
 108:	str	x20, [x22, #16]
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x25, x26, [sp, #64]
 11c:	ldr	x27, [sp, #80]
 120:	ldp	x29, x30, [sp], #96
 124:	ret

Disassembly of section .text._ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_>:
   0:	ldr	x3, [x0, #8]
   4:	ldr	x2, [x0, #16]
   8:	cmp	x3, x2
   c:	b.eq	28 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0x28>  // b.none
  10:	ldrb	w1, [x1]
  14:	strb	w1, [x3]
  18:	ldr	x1, [x0, #8]
  1c:	add	x1, x1, #0x1
  20:	str	x1, [x0, #8]
  24:	ret
  28:	stp	x29, x30, [sp, #-16]!
  2c:	mov	x29, sp
  30:	mov	x2, x1
  34:	mov	x1, x3
  38:	bl	0 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_>
  3c:	ldp	x29, x30, [sp], #16
  40:	ret

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x22, x0
  18:	mov	x24, x1
  1c:	mov	x23, x2
  20:	mov	x19, x0
  24:	sub	x0, x1, x0
  28:	cmp	xzr, x0, asr #7
  2c:	b.ge	100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>  // b.tcont
  30:	mov	x21, x2
  34:	asr	x1, x0, #7
  38:	ldr	x20, [x2, #8]
  3c:	add	x22, x22, x1, lsl #7
  40:	b	bc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xbc>
  44:	ldr	x0, [x19]
  48:	ldr	x1, [x21]
  4c:	cbz	x2, 58 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x58>
  50:	bl	0 <memcmp>
  54:	cbnz	w0, c8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xc8>
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x21, x22, [sp, #32]
  64:	ldp	x23, x24, [sp, #48]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret
  70:	ldr	x0, [x19, #32]
  74:	ldr	x1, [x21]
  78:	cbz	x2, 84 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x84>
  7c:	bl	0 <memcmp>
  80:	cbnz	w0, d4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xd4>
  84:	add	x0, x19, #0x20
  88:	b	5c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x5c>
  8c:	ldr	x0, [x19, #64]
  90:	ldr	x1, [x21]
  94:	cbz	x2, a0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xa0>
  98:	bl	0 <memcmp>
  9c:	cbnz	w0, e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xe0>
  a0:	add	x0, x19, #0x40
  a4:	b	5c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x5c>
  a8:	bl	0 <memcmp>
  ac:	cbz	w0, f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xf8>
  b0:	add	x19, x19, #0x80
  b4:	cmp	x22, x19
  b8:	b.eq	100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>  // b.none
  bc:	ldr	x2, [x19, #8]
  c0:	cmp	x2, x20
  c4:	b.eq	44 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x44>  // b.none
  c8:	ldr	x2, [x19, #40]
  cc:	cmp	x20, x2
  d0:	b.eq	70 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x70>  // b.none
  d4:	ldr	x2, [x19, #72]
  d8:	cmp	x20, x2
  dc:	b.eq	8c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x8c>  // b.none
  e0:	ldr	x2, [x19, #104]
  e4:	cmp	x20, x2
  e8:	b.ne	b0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xb0>  // b.any
  ec:	ldr	x0, [x19, #96]
  f0:	ldr	x1, [x21]
  f4:	cbnz	x2, a8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xa8>
  f8:	add	x0, x19, #0x60
  fc:	b	5c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x5c>
 100:	sub	x0, x24, x19
 104:	cmp	x0, #0x40
 108:	b.eq	138 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x138>  // b.none
 10c:	cmp	x0, #0x60
 110:	b.eq	124 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x124>  // b.none
 114:	cmp	x0, #0x20
 118:	b.eq	14c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x14c>  // b.none
 11c:	mov	x0, x24
 120:	b	5c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x5c>
 124:	ldr	x2, [x19, #8]
 128:	ldr	x0, [x23, #8]
 12c:	cmp	x2, x0
 130:	b.eq	178 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x178>  // b.none
 134:	add	x19, x19, #0x20
 138:	ldr	x2, [x19, #8]
 13c:	ldr	x0, [x23, #8]
 140:	cmp	x2, x0
 144:	b.eq	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x194>  // b.none
 148:	add	x19, x19, #0x20
 14c:	ldr	x2, [x19, #8]
 150:	ldr	x0, [x23, #8]
 154:	cmp	x2, x0
 158:	b.ne	11c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x11c>  // b.any
 15c:	ldr	x0, [x19]
 160:	ldr	x1, [x23]
 164:	cbz	x2, 170 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x170>
 168:	bl	0 <memcmp>
 16c:	cbnz	w0, 11c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x11c>
 170:	mov	x0, x19
 174:	b	5c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x5c>
 178:	ldr	x0, [x19]
 17c:	ldr	x1, [x23]
 180:	cbz	x2, 18c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x18c>
 184:	bl	0 <memcmp>
 188:	cbnz	w0, 134 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x134>
 18c:	mov	x0, x19
 190:	b	5c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x5c>
 194:	ldr	x0, [x19]
 198:	ldr	x1, [x23]
 19c:	cbz	x2, 1a8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1a8>
 1a0:	bl	0 <memcmp>
 1a4:	cbnz	w0, 148 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x148>
 1a8:	mov	x0, x19
 1ac:	b	5c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x5c>

Disassembly of section .text._ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE:

0000000000000000 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	and	w21, w1, #0xff
  18:	str	x0, [sp, #104]
  1c:	strb	w21, [sp, #112]
  20:	strb	w21, [sp, #127]
  24:	add	x2, sp, #0x7f
  28:	ldr	x1, [x0, #8]
  2c:	ldr	x0, [x0]
  30:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
  34:	ands	w19, w0, #0xff
  38:	b.ne	90 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x90>  // b.any
  3c:	ldr	x1, [x20, #48]
  40:	ldr	x0, [x20, #56]
  44:	cmp	x1, x0
  48:	b.eq	78 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x78>  // b.none
  4c:	ldrb	w2, [x1]
  50:	cmp	w2, w21
  54:	cset	w19, ls  // ls = plast
  58:	ldrb	w2, [x1, #1]
  5c:	cmp	w2, w21
  60:	cset	w2, cs  // cs = hs, nlast
  64:	ands	w19, w19, w2
  68:	b.ne	90 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x90>  // b.any
  6c:	add	x1, x1, #0x2
  70:	cmp	x0, x1
  74:	b.ne	4c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x4c>  // b.any
  78:	ldr	w2, [x20, #96]
  7c:	mov	w1, w21
  80:	ldr	x0, [x20, #104]
  84:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
  88:	ands	w19, w0, #0xff
  8c:	b.eq	ac <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0xac>  // b.none
  90:	ldrb	w0, [x20, #112]
  94:	cmp	w0, w19
  98:	cset	w0, ne  // ne = any
  9c:	ldp	x19, x20, [sp, #16]
  a0:	ldp	x21, x22, [sp, #32]
  a4:	ldp	x29, x30, [sp], #128
  a8:	ret
  ac:	str	x23, [sp, #48]
  b0:	ldr	x0, [sp, #104]
  b4:	ldr	x22, [x0, #24]
  b8:	ldr	x23, [x0, #32]
  bc:	add	x21, sp, #0x48
  c0:	mov	x8, x21
  c4:	add	x2, sp, #0x71
  c8:	add	x1, sp, #0x70
  cc:	ldr	x0, [x0, #104]
  d0:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
  d4:	mov	w3, #0x0                   	// #0
  d8:	mov	x2, x21
  dc:	mov	x1, x23
  e0:	mov	x0, x22
  e4:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
  e8:	mov	x22, x0
  ec:	ldr	x0, [sp, #104]
  f0:	ldr	x23, [x0, #32]
  f4:	ldr	x0, [sp, #72]
  f8:	add	x21, x21, #0x10
  fc:	cmp	x0, x21
 100:	b.eq	108 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x108>  // b.none
 104:	bl	0 <_ZdlPv>
 108:	cmp	x22, x23
 10c:	b.eq	11c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x11c>  // b.none
 110:	mov	w19, #0x1                   	// #1
 114:	ldr	x23, [sp, #48]
 118:	b	90 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x90>
 11c:	ldr	x0, [sp, #104]
 120:	ldr	x21, [x0, #72]
 124:	ldr	x22, [x0, #80]
 128:	cmp	x21, x22
 12c:	b.eq	16c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x16c>  // b.none
 130:	ldr	w2, [x21]
 134:	ldrb	w1, [sp, #112]
 138:	ldr	x0, [sp, #104]
 13c:	ldr	x0, [x0, #104]
 140:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
 144:	and	w0, w0, #0xff
 148:	cbz	w0, 160 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x160>
 14c:	add	x21, x21, #0x4
 150:	cmp	x22, x21
 154:	b.ne	130 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x130>  // b.any
 158:	ldr	x23, [sp, #48]
 15c:	b	90 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x90>
 160:	mov	w19, #0x1                   	// #1
 164:	ldr	x23, [sp, #48]
 168:	b	90 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x90>
 16c:	ldr	x23, [sp, #48]
 170:	b	90 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x90>

Disassembly of section .text._ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE:

0000000000000000 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	and	w19, w1, #0xff
  18:	str	x0, [sp, #128]
  1c:	strb	w19, [sp, #136]
  20:	ldr	x21, [x0]
  24:	ldr	x22, [x0, #8]
  28:	ldr	x0, [x0, #104]
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	ldr	x1, [x0]
  34:	ldr	x2, [x1, #32]
  38:	mov	w1, w19
  3c:	blr	x2
  40:	strb	w0, [sp, #151]
  44:	add	x2, sp, #0x97
  48:	mov	x1, x22
  4c:	mov	x0, x21
  50:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
  54:	ands	w19, w0, #0xff
  58:	b.ne	12c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x12c>  // b.any
  5c:	stp	x23, x24, [sp, #48]
  60:	stp	x25, x26, [sp, #64]
  64:	ldr	x0, [sp, #128]
  68:	ldrb	w25, [sp, #136]
  6c:	ldr	x21, [x0, #48]
  70:	ldr	x26, [x0, #56]
  74:	cmp	x21, x26
  78:	b.eq	14c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x14c>  // b.none
  7c:	str	x27, [sp, #80]
  80:	add	x22, sp, #0x98
  84:	b	ac <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0xac>
  88:	cmp	w24, w1
  8c:	cset	w19, ls  // ls = plast
  90:	cmp	w23, w1
  94:	cset	w0, cs  // cs = hs, nlast
  98:	ands	w19, w19, w0
  9c:	b.ne	23c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x23c>  // b.any
  a0:	add	x21, x21, #0x2
  a4:	cmp	x26, x21
  a8:	b.eq	148 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x148>  // b.none
  ac:	ldrb	w24, [x21]
  b0:	ldrb	w23, [x21, #1]
  b4:	ldr	x0, [sp, #128]
  b8:	ldr	x1, [x0, #104]
  bc:	mov	x0, x22
  c0:	bl	0 <_ZNSt6localeC1ERKS_>
  c4:	mov	x0, x22
  c8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  cc:	mov	x19, x0
  d0:	mov	x0, x22
  d4:	bl	0 <_ZNSt6localeD1Ev>
  d8:	ldr	x0, [x19]
  dc:	ldr	x2, [x0, #32]
  e0:	mov	w1, w25
  e4:	mov	x0, x19
  e8:	blr	x2
  ec:	and	w27, w0, #0xff
  f0:	ldr	x0, [x19]
  f4:	ldr	x2, [x0, #16]
  f8:	mov	w1, w25
  fc:	mov	x0, x19
 100:	blr	x2
 104:	and	w1, w0, #0xff
 108:	cmp	w24, w27
 10c:	cset	w19, ls  // ls = plast
 110:	cmp	w23, w27
 114:	cset	w0, cs  // cs = hs, nlast
 118:	ands	w19, w19, w0
 11c:	b.eq	88 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x88>  // b.none
 120:	ldp	x23, x24, [sp, #48]
 124:	ldp	x25, x26, [sp, #64]
 128:	ldr	x27, [sp, #80]
 12c:	ldrb	w0, [x20, #120]
 130:	cmp	w0, w19
 134:	cset	w0, ne  // ne = any
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #160
 144:	ret
 148:	ldr	x27, [sp, #80]
 14c:	ldr	x0, [sp, #128]
 150:	ldr	w2, [x0, #96]
 154:	ldrb	w1, [sp, #136]
 158:	ldr	x0, [x0, #112]
 15c:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
 160:	ands	w19, w0, #0xff
 164:	b.eq	174 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x174>  // b.none
 168:	ldp	x23, x24, [sp, #48]
 16c:	ldp	x25, x26, [sp, #64]
 170:	b	12c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x12c>
 174:	ldr	x0, [sp, #128]
 178:	ldr	x22, [x0, #24]
 17c:	ldr	x23, [x0, #32]
 180:	add	x21, sp, #0x60
 184:	mov	x8, x21
 188:	add	x2, sp, #0x89
 18c:	add	x1, sp, #0x88
 190:	ldr	x0, [x0, #112]
 194:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
 198:	mov	w3, #0x0                   	// #0
 19c:	mov	x2, x21
 1a0:	mov	x1, x23
 1a4:	mov	x0, x22
 1a8:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
 1ac:	mov	x22, x0
 1b0:	ldr	x0, [sp, #128]
 1b4:	ldr	x23, [x0, #32]
 1b8:	ldr	x0, [sp, #96]
 1bc:	add	x21, x21, #0x10
 1c0:	cmp	x0, x21
 1c4:	b.eq	1cc <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x1cc>  // b.none
 1c8:	bl	0 <_ZdlPv>
 1cc:	cmp	x23, x22
 1d0:	b.eq	1e4 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x1e4>  // b.none
 1d4:	mov	w19, #0x1                   	// #1
 1d8:	ldp	x23, x24, [sp, #48]
 1dc:	ldp	x25, x26, [sp, #64]
 1e0:	b	12c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x12c>
 1e4:	ldr	x0, [sp, #128]
 1e8:	ldr	x21, [x0, #72]
 1ec:	ldr	x22, [x0, #80]
 1f0:	cmp	x21, x22
 1f4:	b.eq	24c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x24c>  // b.none
 1f8:	ldr	w2, [x21]
 1fc:	ldrb	w1, [sp, #136]
 200:	ldr	x0, [sp, #128]
 204:	ldr	x0, [x0, #112]
 208:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE>
 20c:	and	w0, w0, #0xff
 210:	cbz	w0, 22c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x22c>
 214:	add	x21, x21, #0x4
 218:	cmp	x22, x21
 21c:	b.ne	1f8 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x1f8>  // b.any
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	b	12c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x12c>
 22c:	mov	w19, #0x1                   	// #1
 230:	ldp	x23, x24, [sp, #48]
 234:	ldp	x25, x26, [sp, #64]
 238:	b	12c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x12c>
 23c:	ldp	x23, x24, [sp, #48]
 240:	ldp	x25, x26, [sp, #64]
 244:	ldr	x27, [sp, #80]
 248:	b	12c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x12c>
 24c:	ldp	x23, x24, [sp, #48]
 250:	ldp	x25, x26, [sp, #64]
 254:	b	12c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EE+0x12c>

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x26, x2
  24:	ldr	x19, [x0, #8]
  28:	ldr	x23, [x0]
  2c:	sub	x0, x19, x23
  30:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  34:	cmp	x2, x0, asr #1
  38:	b.eq	110 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x110>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x1
  44:	asr	x1, x0, #1
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	124 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x124>  // b.hs, b.nlast
  58:	mov	x24, #0x3fffffffffffffff    	// #4611686018427387903
  5c:	cmp	x0, x24
  60:	csel	x24, x0, x24, ls  // ls = plast
  64:	sub	x27, x20, x23
  68:	mov	x21, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x7c>
  70:	lsl	x0, x24, #1
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	ldrh	w0, [x26]
  80:	strh	w0, [x21, x27]
  84:	cmp	x20, x23
  88:	b.eq	11c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x11c>  // b.none
  8c:	mov	x3, x21
  90:	mov	x2, x23
  94:	ldrh	w0, [x2], #2
  98:	strh	w0, [x3], #2
  9c:	cmp	x25, x2
  a0:	b.ne	94 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x94>  // b.any
  a4:	sub	x25, x20, x23
  a8:	add	x25, x21, x25
  ac:	add	x25, x25, #0x2
  b0:	cmp	x20, x19
  b4:	b.eq	d8 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xd8>  // b.none
  b8:	mov	x2, x20
  bc:	mov	x3, x25
  c0:	ldrh	w0, [x2], #2
  c4:	strh	w0, [x3], #2
  c8:	cmp	x2, x19
  cc:	b.ne	c0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc0>  // b.any
  d0:	sub	x19, x19, x20
  d4:	add	x25, x25, x19
  d8:	cbz	x23, e4 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xe4>
  dc:	mov	x0, x23
  e0:	bl	0 <_ZdlPv>
  e4:	str	x21, [x22]
  e8:	str	x25, [x22, #8]
  ec:	add	x21, x21, x24, lsl #1
  f0:	str	x21, [x22, #16]
  f4:	ldp	x19, x20, [sp, #16]
  f8:	ldp	x21, x22, [sp, #32]
  fc:	ldp	x23, x24, [sp, #48]
 100:	ldp	x25, x26, [sp, #64]
 104:	ldr	x27, [sp, #80]
 108:	ldp	x29, x30, [sp], #96
 10c:	ret
 110:	adrp	x0, 0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 114:	add	x0, x0, #0x0
 118:	bl	0 <_ZSt20__throw_length_errorPKc>
 11c:	mov	x25, x21
 120:	b	ac <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xac>
 124:	sub	x27, x20, x23
 128:	mov	x24, #0x3fffffffffffffff    	// #4611686018427387903
 12c:	b	70 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
   0:	ldr	x3, [x0, #8]
   4:	ldr	x2, [x0, #16]
   8:	cmp	x3, x2
   c:	b.eq	28 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x28>  // b.none
  10:	ldrh	w1, [x1]
  14:	strh	w1, [x3]
  18:	ldr	x1, [x0, #8]
  1c:	add	x1, x1, #0x2
  20:	str	x1, [x0, #8]
  24:	ret
  28:	stp	x29, x30, [sp, #-16]!
  2c:	mov	x29, sp
  30:	mov	x2, x1
  34:	mov	x1, x3
  38:	bl	0 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  3c:	ldp	x29, x30, [sp], #16
  40:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	mov	x22, x1
  18:	mov	x21, x2
  1c:	mov	w1, #0xb                   	// #11
  20:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  24:	and	w3, w0, #0xff
  28:	mov	w19, #0x0                   	// #0
  2c:	cbz	w3, 44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x44>
  30:	mov	w0, w19
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x21, x22, [sp, #32]
  3c:	ldp	x29, x30, [sp], #160
  40:	ret
  44:	mov	w1, #0x10                  	// #16
  48:	mov	x0, x20
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  50:	ands	w19, w0, #0xff
  54:	b.eq	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>  // b.none
  58:	ldr	x1, [x20, #272]
  5c:	ldr	x2, [x20, #280]
  60:	add	x8, sp, #0x68
  64:	add	x2, x1, x2
  68:	ldr	x0, [x21, #104]
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  70:	ldr	x0, [sp, #112]
  74:	cbz	x0, bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbc>
  78:	ldr	x0, [sp, #104]
  7c:	ldrb	w0, [x0]
  80:	strb	w0, [sp, #151]
  84:	add	x1, sp, #0x97
  88:	mov	x0, x21
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  90:	ldr	x0, [sp, #112]
  94:	cmp	x0, #0x1
  98:	b.eq	c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xc4>  // b.none
  9c:	ldrb	w0, [x22]
  a0:	cbnz	w0, fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>
  a4:	ldr	x0, [sp, #104]
  a8:	add	x1, sp, #0x78
  ac:	cmp	x0, x1
  b0:	b.eq	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>  // b.none
  b4:	bl	0 <_ZdlPv>
  b8:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
  bc:	str	x23, [sp, #48]
  c0:	bl	0 <abort>
  c4:	ldr	x0, [sp, #104]
  c8:	ldrb	w20, [x0]
  cc:	ldrb	w0, [x22]
  d0:	cbnz	w0, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
  d4:	mov	w0, #0x1                   	// #1
  d8:	strb	w0, [x22]
  dc:	strb	w20, [x22, #1]
  e0:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa4>
  e4:	ldrb	w0, [x22, #1]
  e8:	strb	w0, [sp, #152]
  ec:	add	x1, sp, #0x98
  f0:	mov	x0, x21
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  f8:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xdc>
  fc:	ldrb	w0, [x22, #1]
 100:	strb	w0, [sp, #153]
 104:	add	x1, sp, #0x99
 108:	mov	x0, x21
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 110:	strb	wzr, [x22]
 114:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa4>
 118:	mov	w1, #0x11                  	// #17
 11c:	mov	x0, x20
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 124:	ands	w19, w0, #0xff
 128:	b.eq	290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x290>  // b.none
 12c:	ldrb	w0, [x22]
 130:	cbnz	w0, 220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x220>
 134:	ldr	x1, [x20, #272]
 138:	ldr	x2, [x20, #280]
 13c:	add	x8, sp, #0x48
 140:	add	x2, x1, x2
 144:	ldr	x0, [x21, #104]
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 14c:	ldr	x2, [sp, #80]
 150:	cbz	x2, 23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x23c>
 154:	ldr	x1, [sp, #72]
 158:	add	x20, sp, #0x68
 15c:	mov	x8, x20
 160:	add	x2, x1, x2
 164:	ldr	x0, [x21, #104]
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 16c:	ldr	x0, [sp, #72]
 170:	ldr	x1, [sp, #104]
 174:	add	x20, x20, #0x10
 178:	cmp	x1, x20
 17c:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>  // b.none
 180:	add	x2, sp, #0x58
 184:	cmp	x0, x2
 188:	b.eq	5b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b0>  // b.none
 18c:	ldr	x2, [sp, #88]
 190:	str	x1, [sp, #72]
 194:	ldr	x1, [sp, #112]
 198:	str	x1, [sp, #80]
 19c:	ldr	x1, [sp, #120]
 1a0:	str	x1, [sp, #88]
 1a4:	cbz	x0, 5c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c4>
 1a8:	str	x0, [sp, #104]
 1ac:	str	x2, [sp, #120]
 1b0:	str	xzr, [sp, #112]
 1b4:	ldr	x0, [sp, #104]
 1b8:	strb	wzr, [x0]
 1bc:	ldr	x0, [sp, #104]
 1c0:	add	x1, sp, #0x78
 1c4:	cmp	x0, x1
 1c8:	b.eq	1d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d0>  // b.none
 1cc:	bl	0 <_ZdlPv>
 1d0:	ldr	x0, [x21, #32]
 1d4:	ldr	x1, [x21, #40]
 1d8:	cmp	x0, x1
 1dc:	b.eq	27c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x27c>  // b.none
 1e0:	add	x1, x0, #0x10
 1e4:	str	x1, [x0]
 1e8:	ldr	x1, [sp, #72]
 1ec:	mov	w3, #0x0                   	// #0
 1f0:	ldr	x2, [sp, #80]
 1f4:	add	x2, x1, x2
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1fc:	ldr	x0, [x21, #32]
 200:	add	x0, x0, #0x20
 204:	str	x0, [x21, #32]
 208:	ldr	x0, [sp, #72]
 20c:	add	x1, sp, #0x58
 210:	cmp	x0, x1
 214:	b.eq	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>  // b.none
 218:	bl	0 <_ZdlPv>
 21c:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 220:	ldrb	w0, [x22, #1]
 224:	strb	w0, [sp, #154]
 228:	add	x1, sp, #0x9a
 22c:	mov	x0, x21
 230:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 234:	strb	wzr, [x22]
 238:	b	134 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x134>
 23c:	str	x23, [sp, #48]
 240:	bl	0 <abort>
 244:	ldr	x2, [sp, #112]
 248:	cbz	x2, 25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x25c>
 24c:	cmp	x2, #0x1
 250:	b.eq	270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x270>  // b.none
 254:	add	x1, sp, #0x78
 258:	bl	0 <memcpy>
 25c:	ldr	x0, [sp, #112]
 260:	str	x0, [sp, #80]
 264:	ldr	x1, [sp, #72]
 268:	strb	wzr, [x1, x0]
 26c:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b0>
 270:	ldrb	w1, [sp, #120]
 274:	strb	w1, [x0]
 278:	b	25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x25c>
 27c:	add	x2, sp, #0x48
 280:	mov	x1, x0
 284:	add	x0, x21, #0x18
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 28c:	b	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>
 290:	mov	w1, #0xf                   	// #15
 294:	mov	x0, x20
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 29c:	ands	w19, w0, #0xff
 2a0:	b.eq	314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x314>  // b.none
 2a4:	ldrb	w0, [x22]
 2a8:	cbnz	w0, 2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2f0>
 2ac:	ldr	x1, [x20, #272]
 2b0:	ldr	x2, [x20, #280]
 2b4:	mov	w3, #0x0                   	// #0
 2b8:	add	x2, x1, x2
 2bc:	ldr	x0, [x21, #104]
 2c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2c4:	and	w1, w0, #0xffff
 2c8:	ubfx	x2, x0, #16, #8
 2cc:	tbnz	w0, #16, 2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2d4>
 2d0:	cbz	w1, 30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30c>
 2d4:	ldrb	w0, [x21, #98]
 2d8:	orr	w0, w0, w2
 2dc:	ldrh	w2, [x21, #96]
 2e0:	orr	w1, w1, w2
 2e4:	strh	w1, [x21, #96]
 2e8:	strb	w0, [x21, #98]
 2ec:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 2f0:	ldrb	w0, [x22, #1]
 2f4:	strb	w0, [sp, #155]
 2f8:	add	x1, sp, #0x9b
 2fc:	mov	x0, x21
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 304:	strb	wzr, [x22]
 308:	b	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ac>
 30c:	str	x23, [sp, #48]
 310:	bl	0 <abort>
 314:	mov	x0, x20
 318:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 31c:	ands	w19, w0, #0xff
 320:	b.eq	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x35c>  // b.none
 324:	ldr	x0, [x20, #272]
 328:	ldrb	w20, [x0]
 32c:	ldrb	w0, [x22]
 330:	cbnz	w0, 344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x344>
 334:	mov	w0, #0x1                   	// #1
 338:	strb	w0, [x22]
 33c:	strb	w20, [x22, #1]
 340:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 344:	ldrb	w0, [x22, #1]
 348:	strb	w0, [sp, #156]
 34c:	add	x1, sp, #0x9c
 350:	mov	x0, x21
 354:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 358:	b	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x33c>
 35c:	mov	w1, #0x1c                  	// #28
 360:	mov	x0, x20
 364:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 368:	ands	w19, w0, #0xff
 36c:	b.eq	4cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4cc>  // b.none
 370:	str	x23, [sp, #48]
 374:	ldrb	w23, [x22]
 378:	cbnz	w23, 3f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f0>
 37c:	ldr	w0, [x20]
 380:	tbz	w0, #4, 39c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x39c>
 384:	mov	w0, #0x1                   	// #1
 388:	strb	w0, [x22]
 38c:	mov	w0, #0x2d                  	// #45
 390:	strb	w0, [x22, #1]
 394:	ldr	x23, [sp, #48]
 398:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 39c:	mov	w1, #0xb                   	// #11
 3a0:	mov	x0, x20
 3a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3a8:	and	w0, w0, #0xff
 3ac:	cbz	w0, 3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ec>
 3b0:	ldrb	w0, [x22]
 3b4:	cbnz	w0, 3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d4>
 3b8:	mov	w0, #0x1                   	// #1
 3bc:	strb	w0, [x22]
 3c0:	mov	w0, #0x2d                  	// #45
 3c4:	strb	w0, [x22, #1]
 3c8:	mov	w19, w23
 3cc:	ldr	x23, [sp, #48]
 3d0:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 3d4:	ldrb	w0, [x22, #1]
 3d8:	strb	w0, [sp, #157]
 3dc:	add	x1, sp, #0x9d
 3e0:	mov	x0, x21
 3e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e8:	b	3c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3c0>
 3ec:	bl	0 <abort>
 3f0:	mov	x0, x20
 3f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f8:	ands	w19, w0, #0xff
 3fc:	b.eq	438 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x438>  // b.none
 400:	ldrb	w1, [x22, #1]
 404:	ldr	x0, [x20, #272]
 408:	ldrb	w0, [x0]
 40c:	cmp	w1, w0
 410:	b.hi	434 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x434>  // b.pmore
 414:	strb	w1, [sp, #136]
 418:	strb	w0, [sp, #137]
 41c:	add	x1, sp, #0x88
 420:	add	x0, x21, #0x30
 424:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 428:	strb	wzr, [x22]
 42c:	ldr	x23, [sp, #48]
 430:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 434:	bl	0 <abort>
 438:	mov	w1, #0x1c                  	// #28
 43c:	mov	x0, x20
 440:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 444:	ands	w19, w0, #0xff
 448:	b.eq	480 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x480>  // b.none
 44c:	ldrb	w0, [x22, #1]
 450:	cmp	w0, #0x2d
 454:	b.hi	47c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x47c>  // b.pmore
 458:	strb	w0, [sp, #144]
 45c:	mov	w0, #0x2d                  	// #45
 460:	strb	w0, [sp, #145]
 464:	add	x1, sp, #0x90
 468:	add	x0, x21, #0x30
 46c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 470:	strb	wzr, [x22]
 474:	ldr	x23, [sp, #48]
 478:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 47c:	bl	0 <abort>
 480:	ldr	w0, [x20, #152]
 484:	cmp	w0, #0xb
 488:	b.ne	4b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b0>  // b.any
 48c:	ldrb	w0, [x22]
 490:	cbnz	w0, 4b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b4>
 494:	mov	w0, #0x1                   	// #1
 498:	strb	w0, [x22]
 49c:	mov	w0, #0x2d                  	// #45
 4a0:	strb	w0, [x22, #1]
 4a4:	mov	w19, w23
 4a8:	ldr	x23, [sp, #48]
 4ac:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 4b0:	bl	0 <abort>
 4b4:	ldrb	w0, [x22, #1]
 4b8:	strb	w0, [sp, #158]
 4bc:	add	x1, sp, #0x9e
 4c0:	mov	x0, x21
 4c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4c8:	b	49c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x49c>
 4cc:	mov	w1, #0xe                   	// #14
 4d0:	mov	x0, x20
 4d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4d8:	ands	w19, w0, #0xff
 4dc:	b.eq	5a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a8>  // b.none
 4e0:	ldrb	w0, [x22]
 4e4:	cbnz	w0, 54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x54c>
 4e8:	ldr	x1, [x20, #272]
 4ec:	ldr	x0, [x20, #392]
 4f0:	ldrb	w2, [x1]
 4f4:	ldr	x0, [x0, #48]
 4f8:	ldrh	w22, [x0, x2, lsl #1]
 4fc:	and	w22, w22, #0x100
 500:	ldr	x2, [x20, #280]
 504:	mov	w3, #0x0                   	// #0
 508:	add	x2, x1, x2
 50c:	ldr	x0, [x21, #104]
 510:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 514:	str	w0, [sp, #104]
 518:	ubfx	x1, x0, #16, #8
 51c:	tbnz	w0, #16, 528 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x528>
 520:	ldrh	w0, [sp, #104]
 524:	cbz	w0, 568 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x568>
 528:	cbnz	w22, 570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x570>
 52c:	ldrb	w0, [x21, #98]
 530:	orr	w0, w0, w1
 534:	ldrh	w1, [sp, #104]
 538:	ldrh	w2, [x21, #96]
 53c:	orr	w1, w1, w2
 540:	strh	w1, [x21, #96]
 544:	strb	w0, [x21, #98]
 548:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 54c:	ldrb	w0, [x22, #1]
 550:	strb	w0, [sp, #159]
 554:	add	x1, sp, #0x9f
 558:	mov	x0, x21
 55c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 560:	strb	wzr, [x22]
 564:	b	4e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4e8>
 568:	str	x23, [sp, #48]
 56c:	bl	0 <abort>
 570:	ldr	x1, [x21, #80]
 574:	ldr	x0, [x21, #88]
 578:	cmp	x1, x0
 57c:	b.eq	598 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x598>  // b.none
 580:	ldr	w0, [sp, #104]
 584:	str	w0, [x1]
 588:	ldr	x0, [x21, #80]
 58c:	add	x0, x0, #0x4
 590:	str	x0, [x21, #80]
 594:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 598:	add	x2, sp, #0x68
 59c:	add	x0, x21, #0x48
 5a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5a4:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 5a8:	str	x23, [sp, #48]
 5ac:	bl	0 <abort>
 5b0:	str	x1, [sp, #72]
 5b4:	ldr	x0, [sp, #112]
 5b8:	str	x0, [sp, #80]
 5bc:	ldr	x0, [sp, #120]
 5c0:	str	x0, [sp, #88]
 5c4:	add	x0, sp, #0x78
 5c8:	str	x0, [sp, #104]
 5cc:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	mov	x22, x1
  18:	mov	x20, x2
  1c:	mov	w1, #0xb                   	// #11
  20:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  24:	and	w3, w0, #0xff
  28:	mov	w19, #0x0                   	// #0
  2c:	cbz	w3, 44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x44>
  30:	mov	w0, w19
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x21, x22, [sp, #32]
  3c:	ldp	x29, x30, [sp], #160
  40:	ret
  44:	mov	w1, #0x10                  	// #16
  48:	mov	x0, x21
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  50:	ands	w19, w0, #0xff
  54:	b.eq	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x168>  // b.none
  58:	ldr	x1, [x21, #272]
  5c:	ldr	x2, [x21, #280]
  60:	add	x8, sp, #0x68
  64:	add	x2, x1, x2
  68:	ldr	x0, [x20, #112]
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  70:	ldr	x0, [sp, #112]
  74:	cbz	x0, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd4>
  78:	ldr	x0, [sp, #104]
  7c:	ldrb	w21, [x0]
  80:	ldr	x0, [x20, #104]
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x1, [x0]
  8c:	ldr	x2, [x1, #32]
  90:	mov	w1, w21
  94:	blr	x2
  98:	strb	w0, [sp, #151]
  9c:	add	x1, sp, #0x97
  a0:	mov	x0, x20
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ldr	x0, [sp, #112]
  ac:	cmp	x0, #0x1
  b0:	b.eq	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xdc>  // b.none
  b4:	ldrb	w0, [x22]
  b8:	cbnz	w0, 134 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x134>
  bc:	ldr	x0, [sp, #104]
  c0:	add	x1, sp, #0x78
  c4:	cmp	x0, x1
  c8:	b.eq	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
  d4:	str	x23, [sp, #48]
  d8:	bl	0 <abort>
  dc:	ldr	x0, [sp, #104]
  e0:	ldrb	w21, [x0]
  e4:	ldrb	w0, [x22]
  e8:	cbnz	w0, fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>
  ec:	mov	w0, #0x1                   	// #1
  f0:	strb	w0, [x22]
  f4:	strb	w21, [x22, #1]
  f8:	b	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbc>
  fc:	str	x23, [sp, #48]
 100:	ldrb	w23, [x22, #1]
 104:	ldr	x0, [x20, #104]
 108:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 10c:	ldr	x1, [x0]
 110:	ldr	x2, [x1, #32]
 114:	mov	w1, w23
 118:	blr	x2
 11c:	strb	w0, [sp, #152]
 120:	add	x1, sp, #0x98
 124:	mov	x0, x20
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 12c:	ldr	x23, [sp, #48]
 130:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xf4>
 134:	ldrb	w21, [x22, #1]
 138:	ldr	x0, [x20, #104]
 13c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 140:	ldr	x1, [x0]
 144:	ldr	x2, [x1, #32]
 148:	mov	w1, w21
 14c:	blr	x2
 150:	strb	w0, [sp, #153]
 154:	add	x1, sp, #0x99
 158:	mov	x0, x20
 15c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 160:	strb	wzr, [x22]
 164:	b	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbc>
 168:	mov	w1, #0x11                  	// #17
 16c:	mov	x0, x21
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 174:	ands	w19, w0, #0xff
 178:	b.eq	300 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x300>  // b.none
 17c:	ldrb	w0, [x22]
 180:	cbnz	w0, 270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x270>
 184:	ldr	x1, [x21, #272]
 188:	ldr	x2, [x21, #280]
 18c:	add	x8, sp, #0x48
 190:	add	x2, x1, x2
 194:	ldr	x0, [x20, #112]
 198:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 19c:	ldr	x2, [sp, #80]
 1a0:	cbz	x2, 2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ac>
 1a4:	ldr	x1, [sp, #72]
 1a8:	add	x21, sp, #0x68
 1ac:	mov	x8, x21
 1b0:	add	x2, x1, x2
 1b4:	ldr	x0, [x20, #112]
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1bc:	ldr	x0, [sp, #72]
 1c0:	ldr	x1, [sp, #104]
 1c4:	add	x21, x21, #0x10
 1c8:	cmp	x1, x21
 1cc:	b.eq	2b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2b4>  // b.none
 1d0:	add	x2, sp, #0x58
 1d4:	cmp	x0, x2
 1d8:	b.eq	6b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6b0>  // b.none
 1dc:	ldr	x2, [sp, #88]
 1e0:	str	x1, [sp, #72]
 1e4:	ldr	x1, [sp, #112]
 1e8:	str	x1, [sp, #80]
 1ec:	ldr	x1, [sp, #120]
 1f0:	str	x1, [sp, #88]
 1f4:	cbz	x0, 6c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c4>
 1f8:	str	x0, [sp, #104]
 1fc:	str	x2, [sp, #120]
 200:	str	xzr, [sp, #112]
 204:	ldr	x0, [sp, #104]
 208:	strb	wzr, [x0]
 20c:	ldr	x0, [sp, #104]
 210:	add	x1, sp, #0x78
 214:	cmp	x0, x1
 218:	b.eq	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x220>  // b.none
 21c:	bl	0 <_ZdlPv>
 220:	ldr	x0, [x20, #32]
 224:	ldr	x1, [x20, #40]
 228:	cmp	x0, x1
 22c:	b.eq	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ec>  // b.none
 230:	add	x1, x0, #0x10
 234:	str	x1, [x0]
 238:	ldr	x1, [sp, #72]
 23c:	mov	w3, #0x0                   	// #0
 240:	ldr	x2, [sp, #80]
 244:	add	x2, x1, x2
 248:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 24c:	ldr	x0, [x20, #32]
 250:	add	x0, x0, #0x20
 254:	str	x0, [x20, #32]
 258:	ldr	x0, [sp, #72]
 25c:	add	x1, sp, #0x58
 260:	cmp	x0, x1
 264:	b.eq	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>  // b.none
 268:	bl	0 <_ZdlPv>
 26c:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 270:	str	x23, [sp, #48]
 274:	ldrb	w23, [x22, #1]
 278:	ldr	x0, [x20, #104]
 27c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 280:	ldr	x1, [x0]
 284:	ldr	x2, [x1, #32]
 288:	mov	w1, w23
 28c:	blr	x2
 290:	strb	w0, [sp, #154]
 294:	add	x1, sp, #0x9a
 298:	mov	x0, x20
 29c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a0:	strb	wzr, [x22]
 2a4:	ldr	x23, [sp, #48]
 2a8:	b	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x184>
 2ac:	str	x23, [sp, #48]
 2b0:	bl	0 <abort>
 2b4:	ldr	x2, [sp, #112]
 2b8:	cbz	x2, 2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2bc:	cmp	x2, #0x1
 2c0:	b.eq	2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2e0>  // b.none
 2c4:	add	x1, sp, #0x78
 2c8:	bl	0 <memcpy>
 2cc:	ldr	x0, [sp, #112]
 2d0:	str	x0, [sp, #80]
 2d4:	ldr	x1, [sp, #72]
 2d8:	strb	wzr, [x1, x0]
 2dc:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>
 2e0:	ldrb	w1, [sp, #120]
 2e4:	strb	w1, [x0]
 2e8:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2ec:	add	x2, sp, #0x48
 2f0:	mov	x1, x0
 2f4:	add	x0, x20, #0x18
 2f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2fc:	b	258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x258>
 300:	mov	w1, #0xf                   	// #15
 304:	mov	x0, x21
 308:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 30c:	ands	w19, w0, #0xff
 310:	b.eq	3a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3a4>  // b.none
 314:	ldrb	w0, [x22]
 318:	cbnz	w0, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x360>
 31c:	ldr	x1, [x21, #272]
 320:	ldr	x2, [x21, #280]
 324:	mov	w3, #0x1                   	// #1
 328:	add	x2, x1, x2
 32c:	ldr	x0, [x20, #112]
 330:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 334:	and	w1, w0, #0xffff
 338:	ubfx	x2, x0, #16, #8
 33c:	tbnz	w0, #16, 344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x344>
 340:	cbz	w1, 39c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x39c>
 344:	ldrb	w0, [x20, #98]
 348:	orr	w0, w0, w2
 34c:	ldrh	w2, [x20, #96]
 350:	orr	w1, w1, w2
 354:	strh	w1, [x20, #96]
 358:	strb	w0, [x20, #98]
 35c:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 360:	str	x23, [sp, #48]
 364:	ldrb	w23, [x22, #1]
 368:	ldr	x0, [x20, #104]
 36c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 370:	ldr	x1, [x0]
 374:	ldr	x2, [x1, #32]
 378:	mov	w1, w23
 37c:	blr	x2
 380:	strb	w0, [sp, #155]
 384:	add	x1, sp, #0x9b
 388:	mov	x0, x20
 38c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 390:	strb	wzr, [x22]
 394:	ldr	x23, [sp, #48]
 398:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 39c:	str	x23, [sp, #48]
 3a0:	bl	0 <abort>
 3a4:	mov	x0, x21
 3a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3ac:	ands	w19, w0, #0xff
 3b0:	b.eq	40c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x40c>  // b.none
 3b4:	ldr	x0, [x21, #272]
 3b8:	ldrb	w21, [x0]
 3bc:	ldrb	w0, [x22]
 3c0:	cbnz	w0, 3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d4>
 3c4:	mov	w0, #0x1                   	// #1
 3c8:	strb	w0, [x22]
 3cc:	strb	w21, [x22, #1]
 3d0:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 3d4:	str	x23, [sp, #48]
 3d8:	ldrb	w23, [x22, #1]
 3dc:	ldr	x0, [x20, #104]
 3e0:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 3e4:	ldr	x1, [x0]
 3e8:	ldr	x2, [x1, #32]
 3ec:	mov	w1, w23
 3f0:	blr	x2
 3f4:	strb	w0, [sp, #156]
 3f8:	add	x1, sp, #0x9c
 3fc:	mov	x0, x20
 400:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 404:	ldr	x23, [sp, #48]
 408:	b	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3cc>
 40c:	mov	w1, #0x1c                  	// #28
 410:	mov	x0, x21
 414:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 418:	ands	w19, w0, #0xff
 41c:	b.eq	5ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5ac>  // b.none
 420:	str	x23, [sp, #48]
 424:	ldrb	w23, [x22]
 428:	cbnz	w23, 4b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b8>
 42c:	ldr	w0, [x21]
 430:	tbz	w0, #4, 44c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x44c>
 434:	mov	w0, #0x1                   	// #1
 438:	strb	w0, [x22]
 43c:	mov	w0, #0x2d                  	// #45
 440:	strb	w0, [x22, #1]
 444:	ldr	x23, [sp, #48]
 448:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 44c:	mov	w1, #0xb                   	// #11
 450:	mov	x0, x21
 454:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 458:	and	w0, w0, #0xff
 45c:	cbz	w0, 4b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b4>
 460:	ldrb	w0, [x22]
 464:	cbnz	w0, 484 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x484>
 468:	mov	w0, #0x1                   	// #1
 46c:	strb	w0, [x22]
 470:	mov	w0, #0x2d                  	// #45
 474:	strb	w0, [x22, #1]
 478:	mov	w19, w23
 47c:	ldr	x23, [sp, #48]
 480:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 484:	ldrb	w19, [x22, #1]
 488:	ldr	x0, [x20, #104]
 48c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 490:	ldr	x1, [x0]
 494:	ldr	x2, [x1, #32]
 498:	mov	w1, w19
 49c:	blr	x2
 4a0:	strb	w0, [sp, #157]
 4a4:	add	x1, sp, #0x9d
 4a8:	mov	x0, x20
 4ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4b0:	b	470 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x470>
 4b4:	bl	0 <abort>
 4b8:	mov	x0, x21
 4bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4c0:	ands	w19, w0, #0xff
 4c4:	b.eq	500 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x500>  // b.none
 4c8:	ldrb	w1, [x22, #1]
 4cc:	ldr	x0, [x21, #272]
 4d0:	ldrb	w0, [x0]
 4d4:	cmp	w1, w0
 4d8:	b.hi	4fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4fc>  // b.pmore
 4dc:	strb	w1, [sp, #136]
 4e0:	strb	w0, [sp, #137]
 4e4:	add	x1, sp, #0x88
 4e8:	add	x0, x20, #0x30
 4ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4f0:	strb	wzr, [x22]
 4f4:	ldr	x23, [sp, #48]
 4f8:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 4fc:	bl	0 <abort>
 500:	mov	w1, #0x1c                  	// #28
 504:	mov	x0, x21
 508:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 50c:	ands	w19, w0, #0xff
 510:	b.eq	548 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x548>  // b.none
 514:	ldrb	w0, [x22, #1]
 518:	cmp	w0, #0x2d
 51c:	b.hi	544 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x544>  // b.pmore
 520:	strb	w0, [sp, #144]
 524:	mov	w0, #0x2d                  	// #45
 528:	strb	w0, [sp, #145]
 52c:	add	x1, sp, #0x90
 530:	add	x0, x20, #0x30
 534:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 538:	strb	wzr, [x22]
 53c:	ldr	x23, [sp, #48]
 540:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 544:	bl	0 <abort>
 548:	ldr	w0, [x21, #152]
 54c:	cmp	w0, #0xb
 550:	b.ne	578 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x578>  // b.any
 554:	ldrb	w0, [x22]
 558:	cbnz	w0, 57c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x57c>
 55c:	mov	w0, #0x1                   	// #1
 560:	strb	w0, [x22]
 564:	mov	w0, #0x2d                  	// #45
 568:	strb	w0, [x22, #1]
 56c:	mov	w19, w23
 570:	ldr	x23, [sp, #48]
 574:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 578:	bl	0 <abort>
 57c:	ldrb	w19, [x22, #1]
 580:	ldr	x0, [x20, #104]
 584:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 588:	ldr	x1, [x0]
 58c:	ldr	x2, [x1, #32]
 590:	mov	w1, w19
 594:	blr	x2
 598:	strb	w0, [sp, #158]
 59c:	add	x1, sp, #0x9e
 5a0:	mov	x0, x20
 5a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5a8:	b	564 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x564>
 5ac:	mov	w1, #0xe                   	// #14
 5b0:	mov	x0, x21
 5b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5b8:	ands	w19, w0, #0xff
 5bc:	b.eq	6a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6a8>  // b.none
 5c0:	ldrb	w0, [x22]
 5c4:	cbnz	w0, 62c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x62c>
 5c8:	ldr	x1, [x21, #272]
 5cc:	ldr	x0, [x21, #392]
 5d0:	ldrb	w2, [x1]
 5d4:	ldr	x0, [x0, #48]
 5d8:	ldrh	w22, [x0, x2, lsl #1]
 5dc:	and	w22, w22, #0x100
 5e0:	ldr	x2, [x21, #280]
 5e4:	mov	w3, #0x1                   	// #1
 5e8:	add	x2, x1, x2
 5ec:	ldr	x0, [x20, #112]
 5f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5f4:	str	w0, [sp, #104]
 5f8:	ubfx	x1, x0, #16, #8
 5fc:	tbnz	w0, #16, 608 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x608>
 600:	ldrh	w0, [sp, #104]
 604:	cbz	w0, 668 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x668>
 608:	cbnz	w22, 670 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x670>
 60c:	ldrb	w0, [x20, #98]
 610:	orr	w0, w0, w1
 614:	ldrh	w1, [sp, #104]
 618:	ldrh	w2, [x20, #96]
 61c:	orr	w1, w1, w2
 620:	strh	w1, [x20, #96]
 624:	strb	w0, [x20, #98]
 628:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 62c:	str	x23, [sp, #48]
 630:	ldrb	w23, [x22, #1]
 634:	ldr	x0, [x20, #104]
 638:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 63c:	ldr	x1, [x0]
 640:	ldr	x2, [x1, #32]
 644:	mov	w1, w23
 648:	blr	x2
 64c:	strb	w0, [sp, #159]
 650:	add	x1, sp, #0x9f
 654:	mov	x0, x20
 658:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 65c:	strb	wzr, [x22]
 660:	ldr	x23, [sp, #48]
 664:	b	5c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c8>
 668:	str	x23, [sp, #48]
 66c:	bl	0 <abort>
 670:	ldr	x1, [x20, #80]
 674:	ldr	x0, [x20, #88]
 678:	cmp	x1, x0
 67c:	b.eq	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x698>  // b.none
 680:	ldr	w0, [sp, #104]
 684:	str	w0, [x1]
 688:	ldr	x0, [x20, #80]
 68c:	add	x0, x0, #0x4
 690:	str	x0, [x20, #80]
 694:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 698:	add	x2, sp, #0x68
 69c:	add	x0, x20, #0x48
 6a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 6a4:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 6a8:	str	x23, [sp, #48]
 6ac:	bl	0 <abort>
 6b0:	str	x1, [sp, #72]
 6b4:	ldr	x0, [sp, #112]
 6b8:	str	x0, [sp, #80]
 6bc:	ldr	x0, [sp, #120]
 6c0:	str	x0, [sp, #88]
 6c4:	add	x0, sp, #0x78
 6c8:	str	x0, [sp, #104]
 6cc:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	stp	x27, x28, [sp, #80]
  1c:	mov	x25, x0
  20:	mov	x19, x2
  24:	ldr	x22, [x0, #8]
  28:	ldr	x24, [x0]
  2c:	sub	x0, x22, x24
  30:	mov	x2, #0x1ffffffffffffff     	// #144115188075855871
  34:	cmp	x2, x0, asr #6
  38:	b.eq	108 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x108>  // b.none
  3c:	mov	x21, x1
  40:	mov	x28, x1
  44:	asr	x1, x0, #6
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	2d4 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2d4>  // b.hs, b.nlast
  58:	mov	x26, #0x1ffffffffffffff     	// #144115188075855871
  5c:	cmp	x0, x26
  60:	csel	x26, x0, x26, ls  // ls = plast
  64:	sub	x20, x21, x24
  68:	mov	x23, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x7c>
  70:	lsl	x0, x26, #6
  74:	bl	0 <_Znwm>
  78:	mov	x23, x0
  7c:	add	x0, x23, x20
  80:	add	x1, x0, #0x10
  84:	str	x1, [x23, x20]
  88:	mov	x1, x19
  8c:	ldr	x2, [x1], #16
  90:	cmp	x2, x1
  94:	b.eq	114 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x114>  // b.none
  98:	str	x2, [x23, x20]
  9c:	ldr	x2, [x19, #16]
  a0:	str	x2, [x0, #16]
  a4:	ldr	x2, [x19, #8]
  a8:	str	x2, [x0, #8]
  ac:	str	x1, [x19]
  b0:	str	xzr, [x19, #8]
  b4:	strb	wzr, [x19, #16]
  b8:	add	x1, x0, #0x30
  bc:	str	x1, [x0, #32]
  c0:	ldr	x1, [x19, #32]
  c4:	add	x2, x19, #0x30
  c8:	cmp	x1, x2
  cc:	b.eq	120 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x120>  // b.none
  d0:	str	x1, [x0, #32]
  d4:	ldr	x1, [x19, #48]
  d8:	str	x1, [x0, #48]
  dc:	ldr	x3, [x19, #40]
  e0:	str	x3, [x0, #40]
  e4:	str	x2, [x19, #32]
  e8:	str	xzr, [x19, #40]
  ec:	strb	wzr, [x19, #48]
  f0:	cmp	x21, x24
  f4:	b.eq	1f8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1f8>  // b.none
  f8:	add	x27, x24, #0x10
  fc:	mov	x20, x23
 100:	mov	x19, x24
 104:	b	15c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x15c>
 108:	adrp	x0, 0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 10c:	add	x0, x0, #0x0
 110:	bl	0 <_ZSt20__throw_length_errorPKc>
 114:	ldp	x2, x3, [x19, #16]
 118:	stp	x2, x3, [x0, #16]
 11c:	b	a4 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xa4>
 120:	ldp	x4, x5, [x19, #48]
 124:	stp	x4, x5, [x0, #48]
 128:	b	dc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xdc>
 12c:	ldp	x2, x3, [x19, #16]
 130:	stp	x2, x3, [x20, #16]
 134:	b	184 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x184>
 138:	ldp	x2, x3, [x19, #48]
 13c:	stp	x2, x3, [x20, #48]
 140:	b	1bc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1bc>
 144:	bl	0 <_ZdlPv>
 148:	add	x19, x19, #0x40
 14c:	add	x20, x20, #0x40
 150:	add	x27, x27, #0x40
 154:	cmp	x28, x19
 158:	b.eq	1d4 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1d4>  // b.none
 15c:	mov	x0, x20
 160:	add	x1, x20, #0x10
 164:	str	x1, [x20]
 168:	ldr	x2, [x19]
 16c:	mov	x1, x27
 170:	cmp	x2, x27
 174:	b.eq	12c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x12c>  // b.none
 178:	str	x2, [x20]
 17c:	ldr	x2, [x19, #16]
 180:	str	x2, [x20, #16]
 184:	ldr	x2, [x19, #8]
 188:	str	x2, [x20, #8]
 18c:	str	x1, [x19]
 190:	str	xzr, [x19, #8]
 194:	strb	wzr, [x19, #16]
 198:	add	x0, x0, #0x30
 19c:	str	x0, [x20, #32]
 1a0:	ldr	x0, [x19, #32]
 1a4:	add	x2, x19, #0x30
 1a8:	cmp	x0, x2
 1ac:	b.eq	138 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x138>  // b.none
 1b0:	str	x0, [x20, #32]
 1b4:	ldr	x0, [x19, #48]
 1b8:	str	x0, [x20, #48]
 1bc:	ldr	x0, [x19, #40]
 1c0:	str	x0, [x20, #40]
 1c4:	ldr	x0, [x19]
 1c8:	cmp	x1, x0
 1cc:	b.ne	144 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x144>  // b.any
 1d0:	b	148 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x148>
 1d4:	sub	x19, x21, x24
 1d8:	add	x19, x23, x19
 1dc:	add	x19, x19, #0x40
 1e0:	cmp	x21, x22
 1e4:	b.eq	29c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x29c>  // b.none
 1e8:	add	x0, x21, #0x10
 1ec:	mov	x2, x21
 1f0:	mov	x3, x19
 1f4:	b	230 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x230>
 1f8:	mov	x19, x23
 1fc:	b	1dc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1dc>
 200:	ldp	x4, x5, [x2, #16]
 204:	stp	x4, x5, [x3, #16]
 208:	b	258 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x258>
 20c:	ldp	x4, x5, [x2, #48]
 210:	stp	x4, x5, [x3, #48]
 214:	ldr	x1, [x2, #40]
 218:	str	x1, [x3, #40]
 21c:	add	x2, x2, #0x40
 220:	add	x3, x3, #0x40
 224:	add	x0, x0, #0x40
 228:	cmp	x2, x22
 22c:	b.eq	294 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x294>  // b.none
 230:	mov	x1, x3
 234:	add	x4, x3, #0x10
 238:	str	x4, [x3]
 23c:	ldr	x4, [x2]
 240:	mov	x6, x0
 244:	cmp	x4, x0
 248:	b.eq	200 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x200>  // b.none
 24c:	str	x4, [x3]
 250:	ldr	x4, [x2, #16]
 254:	str	x4, [x3, #16]
 258:	ldr	x4, [x2, #8]
 25c:	str	x4, [x3, #8]
 260:	str	x6, [x2]
 264:	str	xzr, [x2, #8]
 268:	strb	wzr, [x2, #16]
 26c:	add	x1, x1, #0x30
 270:	str	x1, [x3, #32]
 274:	ldr	x1, [x2, #32]
 278:	add	x4, x2, #0x30
 27c:	cmp	x1, x4
 280:	b.eq	20c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x20c>  // b.none
 284:	str	x1, [x3, #32]
 288:	ldr	x1, [x2, #48]
 28c:	str	x1, [x3, #48]
 290:	b	214 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x214>
 294:	sub	x21, x22, x21
 298:	add	x19, x19, x21
 29c:	cbz	x24, 2a8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2a8>
 2a0:	mov	x0, x24
 2a4:	bl	0 <_ZdlPv>
 2a8:	str	x23, [x25]
 2ac:	str	x19, [x25, #8]
 2b0:	add	x23, x23, x26, lsl #6
 2b4:	str	x23, [x25, #16]
 2b8:	ldp	x19, x20, [sp, #16]
 2bc:	ldp	x21, x22, [sp, #32]
 2c0:	ldp	x23, x24, [sp, #48]
 2c4:	ldp	x25, x26, [sp, #64]
 2c8:	ldp	x27, x28, [sp, #80]
 2cc:	ldp	x29, x30, [sp], #96
 2d0:	ret
 2d4:	sub	x20, x21, x24
 2d8:	mov	x26, #0x1ffffffffffffff     	// #144115188075855871
 2dc:	b	70 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	ldr	x1, [x0, #8]
   8:	ldr	x3, [x0, #16]
   c:	cmp	x1, x3
  10:	b.eq	ac <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0xac>  // b.none
  14:	add	x3, x1, #0x10
  18:	str	x3, [x1]
  1c:	mov	x3, x2
  20:	ldr	x4, [x3], #16
  24:	cmp	x4, x3
  28:	b.eq	94 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x94>  // b.none
  2c:	str	x4, [x1]
  30:	ldr	x4, [x2, #16]
  34:	str	x4, [x1, #16]
  38:	ldr	x4, [x2, #8]
  3c:	str	x4, [x1, #8]
  40:	str	x3, [x2]
  44:	str	xzr, [x2, #8]
  48:	strb	wzr, [x2, #16]
  4c:	add	x3, x1, #0x30
  50:	str	x3, [x1, #32]
  54:	ldr	x3, [x2, #32]
  58:	add	x4, x2, #0x30
  5c:	cmp	x3, x4
  60:	b.eq	a0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0xa0>  // b.none
  64:	str	x3, [x1, #32]
  68:	ldr	x3, [x2, #48]
  6c:	str	x3, [x1, #48]
  70:	ldr	x5, [x2, #40]
  74:	str	x5, [x1, #40]
  78:	str	x4, [x2, #32]
  7c:	str	xzr, [x2, #40]
  80:	strb	wzr, [x2, #48]
  84:	ldr	x1, [x0, #8]
  88:	add	x1, x1, #0x40
  8c:	str	x1, [x0, #8]
  90:	ret
  94:	ldp	x4, x5, [x2, #16]
  98:	stp	x4, x5, [x1, #16]
  9c:	b	38 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x38>
  a0:	ldp	x6, x7, [x2, #48]
  a4:	stp	x6, x7, [x1, #48]
  a8:	b	70 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x70>
  ac:	stp	x29, x30, [sp, #-16]!
  b0:	mov	x29, sp
  b4:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  b8:	ldp	x29, x30, [sp], #16
  bc:	ret

Disassembly of section .text._ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_:

0000000000000000 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_>:
   0:	and	w3, w3, #0xff
   4:	mov	x5, x0
   8:	sub	x4, x2, #0x1
   c:	add	x4, x4, x4, lsr #63
  10:	asr	x11, x4, #1
  14:	cmp	x1, x4, asr #1
  18:	b.ge	cc <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xcc>  // b.tcont
  1c:	mov	x8, x1
  20:	b	28 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x28>
  24:	mov	x8, x4
  28:	add	x6, x8, #0x1
  2c:	lsl	x4, x6, #1
  30:	sub	x7, x4, #0x1
  34:	ldrb	w10, [x5, x7]
  38:	ldrb	w9, [x5, x4]
  3c:	cmp	w10, w9
  40:	csel	x4, x4, x7, ls  // ls = plast
  44:	ldrb	w6, [x5, x4]
  48:	strb	w6, [x5, x8]
  4c:	cmp	x4, x11
  50:	b.lt	24 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x24>  // b.tstop
  54:	tbnz	w2, #0, 68 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x68>
  58:	sub	x2, x2, #0x2
  5c:	add	x2, x2, x2, lsr #63
  60:	cmp	x4, x2, asr #1
  64:	b.eq	80 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x80>  // b.none
  68:	sub	x6, x4, #0x1
  6c:	add	x6, x6, x6, lsr #63
  70:	asr	x6, x6, #1
  74:	cmp	x4, x1
  78:	b.gt	9c <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x9c>
  7c:	b	c4 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xc4>
  80:	lsl	x2, x4, #1
  84:	add	x2, x2, #0x1
  88:	ldrb	w6, [x0, x2]
  8c:	strb	w6, [x0, x4]
  90:	mov	x4, x2
  94:	b	68 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x68>
  98:	mov	x6, x2
  9c:	ldrb	w2, [x5, x6]
  a0:	cmp	w3, w2
  a4:	b.ls	c4 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xc4>  // b.plast
  a8:	strb	w2, [x5, x4]
  ac:	sub	x2, x6, #0x1
  b0:	add	x2, x2, x2, lsr #63
  b4:	asr	x2, x2, #1
  b8:	mov	x4, x6
  bc:	cmp	x1, x6
  c0:	b.lt	98 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x98>  // b.tstop
  c4:	strb	w3, [x0, x4]
  c8:	ret
  cc:	mov	x4, x1
  d0:	tbnz	w2, #0, c4 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xc4>
  d4:	mov	x4, x1
  d8:	b	58 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x58>

Disassembly of section .text._ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_:

0000000000000000 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x22, x0
  10:	sub	x0, x1, x0
  14:	cmp	x0, #0x10
  18:	b.le	1bc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1bc>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x21, x2
  24:	mov	x19, x22
  28:	cbz	x2, 1c8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1c8>
  2c:	str	x23, [sp, #48]
  30:	add	x23, x22, #0x1
  34:	b	170 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x170>
  38:	sub	x21, x21, #0x1
  3c:	mov	w4, #0x0                   	// #0
  40:	ldrb	w3, [x19, x21]
  44:	mov	x2, x22
  48:	mov	x1, x21
  4c:	mov	x0, x19
  50:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
  54:	cbnz	x21, 38 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x38>
  58:	sub	x20, x20, #0x1
  5c:	ldrb	w3, [x20]
  60:	ldrb	w0, [x19]
  64:	strb	w0, [x20]
  68:	sub	x21, x20, x19
  6c:	mov	w4, #0x0                   	// #0
  70:	mov	x2, x21
  74:	mov	x1, #0x0                   	// #0
  78:	mov	x0, x19
  7c:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
  80:	sub	x20, x20, #0x1
  84:	cmp	x21, #0x1
  88:	b.gt	5c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x5c>
  8c:	ldp	x19, x20, [sp, #16]
  90:	b	1bc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1bc>
  94:	cmp	w2, w4
  98:	b.cs	ac <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xac>  // b.hs, b.nlast
  9c:	ldrb	w0, [x19]
  a0:	strb	w4, [x19]
  a4:	sturb	w0, [x1, #-1]
  a8:	b	1a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1a8>
  ac:	ldrb	w0, [x19]
  b0:	strb	w2, [x19]
  b4:	strb	w0, [x19, #1]
  b8:	b	1a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1a8>
  bc:	ldurb	w4, [x1, #-1]
  c0:	cmp	w2, w4
  c4:	b.cs	d8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd8>  // b.hs, b.nlast
  c8:	ldrb	w0, [x19]
  cc:	strb	w2, [x19]
  d0:	strb	w0, [x19, #1]
  d4:	b	1a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1a8>
  d8:	cmp	w0, w4
  dc:	b.cs	f0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xf0>  // b.hs, b.nlast
  e0:	ldrb	w0, [x19]
  e4:	strb	w4, [x19]
  e8:	sturb	w0, [x1, #-1]
  ec:	b	1a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1a8>
  f0:	ldrb	w2, [x19]
  f4:	strb	w0, [x19]
  f8:	strb	w2, [x19, x3]
  fc:	b	1a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1a8>
 100:	ldrb	w4, [x3, #-1]!
 104:	cmp	w2, w4
 108:	b.cc	100 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x100>  // b.lo, b.ul, b.last
 10c:	cmp	x3, x20
 110:	b.ls	14c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x14c>  // b.plast
 114:	strb	w4, [x20]
 118:	strb	w5, [x3]
 11c:	mov	x4, x3
 120:	add	x0, x0, #0x1
 124:	mov	x20, x0
 128:	ldrb	w5, [x0]
 12c:	ldrb	w2, [x19]
 130:	cmp	w5, w2
 134:	b.cc	120 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x120>  // b.lo, b.ul, b.last
 138:	sub	x3, x4, #0x1
 13c:	ldurb	w4, [x4, #-1]
 140:	cmp	w4, w2
 144:	b.hi	100 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x100>  // b.pmore
 148:	b	10c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x10c>
 14c:	mov	w3, #0x0                   	// #0
 150:	mov	x2, x21
 154:	mov	x0, x20
 158:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 15c:	sub	x0, x20, x19
 160:	cmp	x0, #0x10
 164:	b.le	1b4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1b4>
 168:	cbz	x21, 1d0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1d0>
 16c:	mov	x1, x20
 170:	sub	x21, x21, #0x1
 174:	sub	x3, x1, x19
 178:	add	x3, x3, x3, lsr #63
 17c:	asr	x3, x3, #1
 180:	ldrb	w2, [x19, #1]
 184:	ldrb	w0, [x19, x3]
 188:	cmp	w2, w0
 18c:	b.cs	bc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xbc>  // b.hs, b.nlast
 190:	ldurb	w4, [x1, #-1]
 194:	cmp	w0, w4
 198:	b.cs	94 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x94>  // b.hs, b.nlast
 19c:	ldrb	w2, [x19]
 1a0:	strb	w0, [x19]
 1a4:	strb	w2, [x19, x3]
 1a8:	mov	x0, x23
 1ac:	mov	x4, x1
 1b0:	b	124 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x124>
 1b4:	ldp	x19, x20, [sp, #16]
 1b8:	ldr	x23, [sp, #48]
 1bc:	ldp	x21, x22, [sp, #32]
 1c0:	ldp	x29, x30, [sp], #64
 1c4:	ret
 1c8:	mov	x20, x1
 1cc:	b	1d4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1d4>
 1d0:	ldr	x23, [sp, #48]
 1d4:	sub	x22, x20, x22
 1d8:	sub	x21, x22, #0x2
 1dc:	add	x21, x21, x21, lsr #63
 1e0:	asr	x21, x21, #1
 1e4:	b	3c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x3c>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>:
   0:	stp	x29, x30, [sp, #-464]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	mov	x24, x0
  1c:	ldr	x0, [x0, #384]
  20:	str	xzr, [sp, #280]
  24:	str	xzr, [sp, #288]
  28:	str	xzr, [sp, #296]
  2c:	str	xzr, [sp, #304]
  30:	str	xzr, [sp, #312]
  34:	str	xzr, [sp, #320]
  38:	str	xzr, [sp, #328]
  3c:	str	xzr, [sp, #336]
  40:	str	xzr, [sp, #344]
  44:	str	xzr, [sp, #352]
  48:	str	xzr, [sp, #360]
  4c:	str	xzr, [sp, #368]
  50:	strh	wzr, [sp, #376]
  54:	strb	wzr, [sp, #378]
  58:	str	x0, [sp, #384]
  5c:	strb	w1, [sp, #392]
  60:	str	xzr, [sp, #400]
  64:	str	xzr, [sp, #408]
  68:	str	xzr, [sp, #416]
  6c:	str	xzr, [sp, #424]
  70:	strb	wzr, [sp, #272]
  74:	strb	wzr, [sp, #273]
  78:	ldr	w0, [x24]
  7c:	tbz	w0, #4, 124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x124>
  80:	add	x20, sp, #0x118
  84:	add	x19, sp, #0x110
  88:	mov	x2, x20
  8c:	mov	x1, x19
  90:	mov	x0, x24
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  98:	and	w0, w0, #0xff
  9c:	cbnz	w0, 88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x88>
  a0:	ldrb	w0, [sp, #272]
  a4:	cbnz	w0, 174 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x174>
  a8:	ldr	x19, [sp, #280]
  ac:	ldr	x20, [sp, #288]
  b0:	cmp	x19, x20
  b4:	b.eq	f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xf0>  // b.none
  b8:	sub	x2, x20, x19
  bc:	clz	x0, x2
  c0:	mov	w2, #0x3f                  	// #63
  c4:	sub	w2, w2, w0
  c8:	mov	w21, #0x0                   	// #0
  cc:	mov	w3, w21
  d0:	sbfiz	x2, x2, #1, #32
  d4:	mov	x1, x20
  d8:	mov	x0, x19
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  e0:	mov	w2, w21
  e4:	mov	x1, x20
  e8:	mov	x0, x19
  ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  f0:	mov	w2, #0x0                   	// #0
  f4:	ldr	x1, [sp, #288]
  f8:	ldr	x0, [sp, #280]
  fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 100:	ldr	x2, [sp, #288]
 104:	mov	x1, x0
 108:	add	x0, sp, #0x118
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 110:	mov	x20, #0x0                   	// #0
 114:	add	x25, sp, #0x118
 118:	mov	x23, #0x1                   	// #1
 11c:	add	x22, sp, #0x190
 120:	b	1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1a8>
 124:	mov	x0, x24
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 12c:	and	w0, w0, #0xff
 130:	cbz	w0, 14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x14c>
 134:	mov	w0, #0x1                   	// #1
 138:	strb	w0, [sp, #272]
 13c:	ldr	x0, [x24, #272]
 140:	ldrb	w0, [x0]
 144:	strb	w0, [sp, #273]
 148:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x80>
 14c:	mov	w1, #0x1c                  	// #28
 150:	mov	x0, x24
 154:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 158:	and	w0, w0, #0xff
 15c:	cbz	w0, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x80>
 160:	mov	w0, #0x1                   	// #1
 164:	strb	w0, [sp, #272]
 168:	mov	w0, #0x2d                  	// #45
 16c:	strb	w0, [sp, #273]
 170:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x80>
 174:	ldrb	w0, [sp, #273]
 178:	strb	w0, [sp, #463]
 17c:	add	x1, sp, #0x1cf
 180:	add	x0, sp, #0x118
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 188:	b	a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xa8>
 18c:	lsl	x19, x23, x19
 190:	ldr	x0, [x22, x21, lsl #3]
 194:	bic	x19, x0, x19
 198:	str	x19, [x22, x21, lsl #3]
 19c:	add	x20, x20, #0x1
 1a0:	cmp	x20, #0x100
 1a4:	b.eq	1d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1d8>  // b.none
 1a8:	lsr	x21, x20, #6
 1ac:	and	w19, w20, #0x3f
 1b0:	mov	w2, #0x0                   	// #0
 1b4:	mov	w1, w20
 1b8:	mov	x0, x25
 1bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 1c0:	and	w0, w0, #0xff
 1c4:	cbz	w0, 18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x18c>
 1c8:	lsl	x19, x23, x19
 1cc:	ldr	x0, [x22, x21, lsl #3]
 1d0:	orr	x19, x19, x0
 1d4:	b	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x198>
 1d8:	ldr	x20, [x24, #256]
 1dc:	ldr	x0, [sp, #280]
 1e0:	str	x0, [sp, #120]
 1e4:	ldr	x0, [sp, #288]
 1e8:	str	x0, [sp, #128]
 1ec:	ldr	x0, [sp, #296]
 1f0:	str	x0, [sp, #136]
 1f4:	str	xzr, [sp, #296]
 1f8:	str	xzr, [sp, #288]
 1fc:	str	xzr, [sp, #280]
 200:	ldr	x0, [sp, #304]
 204:	str	x0, [sp, #144]
 208:	ldr	x0, [sp, #312]
 20c:	str	x0, [sp, #152]
 210:	ldr	x0, [sp, #320]
 214:	str	x0, [sp, #160]
 218:	str	xzr, [sp, #320]
 21c:	str	xzr, [sp, #312]
 220:	str	xzr, [sp, #304]
 224:	ldr	x0, [sp, #328]
 228:	str	x0, [sp, #168]
 22c:	ldr	x0, [sp, #336]
 230:	str	x0, [sp, #176]
 234:	ldr	x0, [sp, #344]
 238:	str	x0, [sp, #184]
 23c:	str	xzr, [sp, #344]
 240:	str	xzr, [sp, #336]
 244:	str	xzr, [sp, #328]
 248:	ldr	x0, [sp, #352]
 24c:	str	x0, [sp, #192]
 250:	ldr	x0, [sp, #360]
 254:	str	x0, [sp, #200]
 258:	ldr	x0, [sp, #368]
 25c:	str	x0, [sp, #208]
 260:	str	xzr, [sp, #368]
 264:	str	xzr, [sp, #360]
 268:	str	xzr, [sp, #352]
 26c:	ldr	w0, [sp, #376]
 270:	str	w0, [sp, #216]
 274:	ldr	x0, [sp, #384]
 278:	str	x0, [sp, #224]
 27c:	ldrb	w0, [sp, #392]
 280:	strb	w0, [sp, #232]
 284:	add	x1, sp, #0x78
 288:	add	x0, x1, #0x78
 28c:	add	x2, sp, #0x190
 290:	ld1	{v0.16b, v1.16b}, [x2]
 294:	st1	{v0.16b, v1.16b}, [x0]
 298:	add	x19, sp, #0x58
 29c:	mov	x0, x19
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 2a4:	mov	x1, x19
 2a8:	mov	x0, x20
 2ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 2b0:	str	x20, [sp, #432]
 2b4:	str	x0, [sp, #440]
 2b8:	str	x0, [sp, #448]
 2bc:	add	x1, sp, #0x1b0
 2c0:	add	x0, x24, #0x130
 2c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 2c8:	ldr	x3, [sp, #104]
 2cc:	cbz	x3, 2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2e0>
 2d0:	add	x0, sp, #0x58
 2d4:	mov	w2, #0x3                   	// #3
 2d8:	mov	x1, x0
 2dc:	blr	x3
 2e0:	ldr	x0, [sp, #192]
 2e4:	cbz	x0, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2ec>
 2e8:	bl	0 <_ZdlPv>
 2ec:	ldr	x0, [sp, #168]
 2f0:	cbz	x0, 2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2f8>
 2f4:	bl	0 <_ZdlPv>
 2f8:	ldr	x19, [sp, #144]
 2fc:	ldr	x20, [sp, #152]
 300:	cmp	x19, x20
 304:	b.ne	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x388>  // b.any
 308:	ldr	x0, [sp, #144]
 30c:	cbz	x0, 314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x314>
 310:	bl	0 <_ZdlPv>
 314:	ldr	x0, [sp, #120]
 318:	cbz	x0, 320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x320>
 31c:	bl	0 <_ZdlPv>
 320:	ldr	x0, [sp, #352]
 324:	cbz	x0, 32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x32c>
 328:	bl	0 <_ZdlPv>
 32c:	ldr	x0, [sp, #328]
 330:	cbz	x0, 338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x338>
 334:	bl	0 <_ZdlPv>
 338:	ldr	x19, [sp, #304]
 33c:	ldr	x20, [sp, #312]
 340:	cmp	x19, x20
 344:	b.ne	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x3ac>  // b.any
 348:	ldr	x0, [sp, #304]
 34c:	cbz	x0, 354 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x354>
 350:	bl	0 <_ZdlPv>
 354:	ldr	x0, [sp, #280]
 358:	cbz	x0, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x360>
 35c:	bl	0 <_ZdlPv>
 360:	ldp	x19, x20, [sp, #16]
 364:	ldp	x21, x22, [sp, #32]
 368:	ldp	x23, x24, [sp, #48]
 36c:	ldr	x25, [sp, #64]
 370:	ldp	x29, x30, [sp], #464
 374:	ret
 378:	bl	0 <_ZdlPv>
 37c:	add	x19, x19, #0x20
 380:	cmp	x20, x19
 384:	b.eq	308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x308>  // b.none
 388:	mov	x1, x19
 38c:	ldr	x0, [x1], #16
 390:	cmp	x0, x1
 394:	b.ne	378 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x378>  // b.any
 398:	b	37c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x37c>
 39c:	bl	0 <_ZdlPv>
 3a0:	add	x19, x19, #0x20
 3a4:	cmp	x20, x19
 3a8:	b.eq	348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x348>  // b.none
 3ac:	mov	x1, x19
 3b0:	ldr	x0, [x1], #16
 3b4:	cmp	x0, x1
 3b8:	b.ne	39c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x39c>  // b.any
 3bc:	b	3a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x3a0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>:
   0:	stp	x29, x30, [sp, #-480]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	mov	x24, x0
  1c:	ldr	x0, [x0, #384]
  20:	str	xzr, [sp, #288]
  24:	str	xzr, [sp, #296]
  28:	str	xzr, [sp, #304]
  2c:	str	xzr, [sp, #312]
  30:	str	xzr, [sp, #320]
  34:	str	xzr, [sp, #328]
  38:	str	xzr, [sp, #336]
  3c:	str	xzr, [sp, #344]
  40:	str	xzr, [sp, #352]
  44:	str	xzr, [sp, #360]
  48:	str	xzr, [sp, #368]
  4c:	str	xzr, [sp, #376]
  50:	strh	wzr, [sp, #384]
  54:	strb	wzr, [sp, #386]
  58:	str	x0, [sp, #392]
  5c:	str	x0, [sp, #400]
  60:	strb	w1, [sp, #408]
  64:	str	xzr, [sp, #416]
  68:	str	xzr, [sp, #424]
  6c:	str	xzr, [sp, #432]
  70:	str	xzr, [sp, #440]
  74:	strb	wzr, [sp, #280]
  78:	strb	wzr, [sp, #281]
  7c:	ldr	w0, [x24]
  80:	tbz	w0, #4, 128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x128>
  84:	add	x20, sp, #0x120
  88:	add	x19, sp, #0x118
  8c:	mov	x2, x20
  90:	mov	x1, x19
  94:	mov	x0, x24
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  9c:	and	w0, w0, #0xff
  a0:	cbnz	w0, 8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x8c>
  a4:	ldrb	w0, [sp, #280]
  a8:	cbnz	w0, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x178>
  ac:	ldr	x19, [sp, #288]
  b0:	ldr	x20, [sp, #296]
  b4:	cmp	x19, x20
  b8:	b.eq	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xf4>  // b.none
  bc:	sub	x2, x20, x19
  c0:	clz	x0, x2
  c4:	mov	w2, #0x3f                  	// #63
  c8:	sub	w2, w2, w0
  cc:	mov	w21, #0x0                   	// #0
  d0:	mov	w3, w21
  d4:	sbfiz	x2, x2, #1, #32
  d8:	mov	x1, x20
  dc:	mov	x0, x19
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  e4:	mov	w2, w21
  e8:	mov	x1, x20
  ec:	mov	x0, x19
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  f4:	mov	w2, #0x0                   	// #0
  f8:	ldr	x1, [sp, #296]
  fc:	ldr	x0, [sp, #288]
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 104:	ldr	x2, [sp, #296]
 108:	mov	x1, x0
 10c:	add	x0, sp, #0x120
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 114:	mov	x20, #0x0                   	// #0
 118:	add	x25, sp, #0x120
 11c:	mov	x23, #0x1                   	// #1
 120:	add	x22, sp, #0x1a0
 124:	b	1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1c4>
 128:	mov	x0, x24
 12c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 130:	and	w0, w0, #0xff
 134:	cbz	w0, 150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x150>
 138:	mov	w0, #0x1                   	// #1
 13c:	strb	w0, [sp, #280]
 140:	ldr	x0, [x24, #272]
 144:	ldrb	w0, [x0]
 148:	strb	w0, [sp, #281]
 14c:	b	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x84>
 150:	mov	w1, #0x1c                  	// #28
 154:	mov	x0, x24
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 15c:	and	w0, w0, #0xff
 160:	cbz	w0, 84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x84>
 164:	mov	w0, #0x1                   	// #1
 168:	strb	w0, [sp, #280]
 16c:	mov	w0, #0x2d                  	// #45
 170:	strb	w0, [sp, #281]
 174:	b	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x84>
 178:	ldrb	w19, [sp, #281]
 17c:	ldr	x0, [sp, #392]
 180:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 184:	ldr	x1, [x0]
 188:	ldr	x2, [x1, #32]
 18c:	mov	w1, w19
 190:	blr	x2
 194:	strb	w0, [sp, #479]
 198:	add	x1, sp, #0x1df
 19c:	add	x0, sp, #0x120
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 1a4:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xac>
 1a8:	lsl	x19, x23, x19
 1ac:	ldr	x0, [x22, x21, lsl #3]
 1b0:	bic	x19, x0, x19
 1b4:	str	x19, [x22, x21, lsl #3]
 1b8:	add	x20, x20, #0x1
 1bc:	cmp	x20, #0x100
 1c0:	b.eq	1f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1f4>  // b.none
 1c4:	lsr	x21, x20, #6
 1c8:	and	w19, w20, #0x3f
 1cc:	mov	w2, #0x0                   	// #0
 1d0:	mov	w1, w20
 1d4:	mov	x0, x25
 1d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 1dc:	and	w0, w0, #0xff
 1e0:	cbz	w0, 1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1a8>
 1e4:	lsl	x19, x23, x19
 1e8:	ldr	x0, [x22, x21, lsl #3]
 1ec:	orr	x19, x19, x0
 1f0:	b	1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1b4>
 1f4:	ldr	x20, [x24, #256]
 1f8:	ldr	x0, [sp, #288]
 1fc:	str	x0, [sp, #120]
 200:	ldr	x0, [sp, #296]
 204:	str	x0, [sp, #128]
 208:	ldr	x0, [sp, #304]
 20c:	str	x0, [sp, #136]
 210:	str	xzr, [sp, #304]
 214:	str	xzr, [sp, #296]
 218:	str	xzr, [sp, #288]
 21c:	ldr	x0, [sp, #312]
 220:	str	x0, [sp, #144]
 224:	ldr	x0, [sp, #320]
 228:	str	x0, [sp, #152]
 22c:	ldr	x0, [sp, #328]
 230:	str	x0, [sp, #160]
 234:	str	xzr, [sp, #328]
 238:	str	xzr, [sp, #320]
 23c:	str	xzr, [sp, #312]
 240:	ldr	x0, [sp, #336]
 244:	str	x0, [sp, #168]
 248:	ldr	x0, [sp, #344]
 24c:	str	x0, [sp, #176]
 250:	ldr	x0, [sp, #352]
 254:	str	x0, [sp, #184]
 258:	str	xzr, [sp, #352]
 25c:	str	xzr, [sp, #344]
 260:	str	xzr, [sp, #336]
 264:	ldr	x0, [sp, #360]
 268:	str	x0, [sp, #192]
 26c:	ldr	x0, [sp, #368]
 270:	str	x0, [sp, #200]
 274:	ldr	x0, [sp, #376]
 278:	str	x0, [sp, #208]
 27c:	str	xzr, [sp, #376]
 280:	str	xzr, [sp, #368]
 284:	str	xzr, [sp, #360]
 288:	ldr	w0, [sp, #384]
 28c:	str	w0, [sp, #216]
 290:	ldr	x0, [sp, #392]
 294:	str	x0, [sp, #224]
 298:	ldr	x0, [sp, #400]
 29c:	str	x0, [sp, #232]
 2a0:	ldrb	w0, [sp, #408]
 2a4:	strb	w0, [sp, #240]
 2a8:	add	x1, sp, #0x78
 2ac:	add	x0, x1, #0x80
 2b0:	add	x2, sp, #0x1a0
 2b4:	ld1	{v0.16b, v1.16b}, [x2]
 2b8:	st1	{v0.16b, v1.16b}, [x0]
 2bc:	add	x19, sp, #0x58
 2c0:	mov	x0, x19
 2c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 2c8:	mov	x1, x19
 2cc:	mov	x0, x20
 2d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 2d4:	str	x20, [sp, #448]
 2d8:	str	x0, [sp, #456]
 2dc:	str	x0, [sp, #464]
 2e0:	add	x1, sp, #0x1c0
 2e4:	add	x0, x24, #0x130
 2e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 2ec:	ldr	x3, [sp, #104]
 2f0:	cbz	x3, 304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x304>
 2f4:	add	x0, sp, #0x58
 2f8:	mov	w2, #0x3                   	// #3
 2fc:	mov	x1, x0
 300:	blr	x3
 304:	ldr	x0, [sp, #192]
 308:	cbz	x0, 310 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x310>
 30c:	bl	0 <_ZdlPv>
 310:	ldr	x0, [sp, #168]
 314:	cbz	x0, 31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x31c>
 318:	bl	0 <_ZdlPv>
 31c:	ldr	x19, [sp, #144]
 320:	ldr	x20, [sp, #152]
 324:	cmp	x19, x20
 328:	b.ne	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x3ac>  // b.any
 32c:	ldr	x0, [sp, #144]
 330:	cbz	x0, 338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x338>
 334:	bl	0 <_ZdlPv>
 338:	ldr	x0, [sp, #120]
 33c:	cbz	x0, 344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x344>
 340:	bl	0 <_ZdlPv>
 344:	ldr	x0, [sp, #360]
 348:	cbz	x0, 350 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x350>
 34c:	bl	0 <_ZdlPv>
 350:	ldr	x0, [sp, #336]
 354:	cbz	x0, 35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x35c>
 358:	bl	0 <_ZdlPv>
 35c:	ldr	x19, [sp, #312]
 360:	ldr	x20, [sp, #320]
 364:	cmp	x19, x20
 368:	b.ne	3d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x3d0>  // b.any
 36c:	ldr	x0, [sp, #312]
 370:	cbz	x0, 378 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x378>
 374:	bl	0 <_ZdlPv>
 378:	ldr	x0, [sp, #288]
 37c:	cbz	x0, 384 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x384>
 380:	bl	0 <_ZdlPv>
 384:	ldp	x19, x20, [sp, #16]
 388:	ldp	x21, x22, [sp, #32]
 38c:	ldp	x23, x24, [sp, #48]
 390:	ldr	x25, [sp, #64]
 394:	ldp	x29, x30, [sp], #480
 398:	ret
 39c:	bl	0 <_ZdlPv>
 3a0:	add	x19, x19, #0x20
 3a4:	cmp	x20, x19
 3a8:	b.eq	32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x32c>  // b.none
 3ac:	mov	x1, x19
 3b0:	ldr	x0, [x1], #16
 3b4:	cmp	x0, x1
 3b8:	b.ne	39c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x39c>  // b.any
 3bc:	b	3a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x3a0>
 3c0:	bl	0 <_ZdlPv>
 3c4:	add	x19, x19, #0x20
 3c8:	cmp	x20, x19
 3cc:	b.eq	36c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x36c>  // b.none
 3d0:	mov	x1, x19
 3d4:	ldr	x0, [x1], #16
 3d8:	cmp	x0, x1
 3dc:	b.ne	3c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x3c0>  // b.any
 3e0:	b	3c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x3c4>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	mov	x24, x0
  1c:	ldr	x1, [x0, #272]
  20:	ldr	x0, [x0, #392]
  24:	ldrb	w2, [x1]
  28:	ldr	x0, [x0, #48]
  2c:	ldrh	w2, [x0, x2, lsl #1]
  30:	ubfx	x2, x2, #8, #1
  34:	ldr	x0, [x24, #384]
  38:	str	xzr, [sp, #272]
  3c:	str	xzr, [sp, #280]
  40:	str	xzr, [sp, #288]
  44:	str	xzr, [sp, #296]
  48:	str	xzr, [sp, #304]
  4c:	str	xzr, [sp, #312]
  50:	str	xzr, [sp, #320]
  54:	str	xzr, [sp, #328]
  58:	str	xzr, [sp, #336]
  5c:	str	xzr, [sp, #344]
  60:	str	xzr, [sp, #352]
  64:	str	xzr, [sp, #360]
  68:	strh	wzr, [sp, #368]
  6c:	strb	wzr, [sp, #370]
  70:	str	x0, [sp, #376]
  74:	strb	w2, [sp, #384]
  78:	str	xzr, [sp, #392]
  7c:	str	xzr, [sp, #400]
  80:	str	xzr, [sp, #408]
  84:	str	xzr, [sp, #416]
  88:	ldr	x2, [x24, #280]
  8c:	mov	w3, #0x0                   	// #0
  90:	add	x2, x1, x2
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  98:	and	w1, w0, #0xffff
  9c:	ubfx	x2, x0, #16, #8
  a0:	tbnz	w0, #16, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0xa8>
  a4:	cbz	w1, 13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x13c>
  a8:	ldrb	w0, [sp, #370]
  ac:	orr	w0, w0, w2
  b0:	ldrh	w2, [sp, #368]
  b4:	orr	w1, w1, w2
  b8:	strh	w1, [sp, #368]
  bc:	strb	w0, [sp, #370]
  c0:	ldr	x19, [sp, #272]
  c4:	ldr	x20, [sp, #280]
  c8:	cmp	x19, x20
  cc:	b.eq	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x108>  // b.none
  d0:	sub	x2, x20, x19
  d4:	clz	x0, x2
  d8:	mov	w2, #0x3f                  	// #63
  dc:	sub	w2, w2, w0
  e0:	mov	w21, #0x0                   	// #0
  e4:	mov	w3, w21
  e8:	sbfiz	x2, x2, #1, #32
  ec:	mov	x1, x20
  f0:	mov	x0, x19
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  f8:	mov	w2, w21
  fc:	mov	x1, x20
 100:	mov	x0, x19
 104:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 108:	mov	w2, #0x0                   	// #0
 10c:	ldr	x1, [sp, #280]
 110:	ldr	x0, [sp, #272]
 114:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 118:	ldr	x2, [sp, #280]
 11c:	mov	x1, x0
 120:	add	x0, sp, #0x110
 124:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 128:	mov	x20, #0x0                   	// #0
 12c:	add	x25, sp, #0x110
 130:	mov	x23, #0x1                   	// #1
 134:	add	x22, sp, #0x188
 138:	b	15c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x15c>
 13c:	bl	0 <abort>
 140:	lsl	x19, x23, x19
 144:	ldr	x0, [x22, x21, lsl #3]
 148:	bic	x19, x0, x19
 14c:	str	x19, [x22, x21, lsl #3]
 150:	add	x20, x20, #0x1
 154:	cmp	x20, #0x100
 158:	b.eq	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x18c>  // b.none
 15c:	lsr	x21, x20, #6
 160:	and	w19, w20, #0x3f
 164:	mov	w2, #0x0                   	// #0
 168:	mov	w1, w20
 16c:	mov	x0, x25
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 174:	and	w0, w0, #0xff
 178:	cbz	w0, 140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x140>
 17c:	lsl	x19, x23, x19
 180:	ldr	x0, [x22, x21, lsl #3]
 184:	orr	x19, x19, x0
 188:	b	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x14c>
 18c:	ldr	x20, [x24, #256]
 190:	ldr	x0, [sp, #272]
 194:	str	x0, [sp, #120]
 198:	ldr	x0, [sp, #280]
 19c:	str	x0, [sp, #128]
 1a0:	ldr	x0, [sp, #288]
 1a4:	str	x0, [sp, #136]
 1a8:	str	xzr, [sp, #288]
 1ac:	str	xzr, [sp, #280]
 1b0:	str	xzr, [sp, #272]
 1b4:	ldr	x0, [sp, #296]
 1b8:	str	x0, [sp, #144]
 1bc:	ldr	x0, [sp, #304]
 1c0:	str	x0, [sp, #152]
 1c4:	ldr	x0, [sp, #312]
 1c8:	str	x0, [sp, #160]
 1cc:	str	xzr, [sp, #312]
 1d0:	str	xzr, [sp, #304]
 1d4:	str	xzr, [sp, #296]
 1d8:	ldr	x0, [sp, #320]
 1dc:	str	x0, [sp, #168]
 1e0:	ldr	x0, [sp, #328]
 1e4:	str	x0, [sp, #176]
 1e8:	ldr	x0, [sp, #336]
 1ec:	str	x0, [sp, #184]
 1f0:	str	xzr, [sp, #336]
 1f4:	str	xzr, [sp, #328]
 1f8:	str	xzr, [sp, #320]
 1fc:	ldr	x0, [sp, #344]
 200:	str	x0, [sp, #192]
 204:	ldr	x0, [sp, #352]
 208:	str	x0, [sp, #200]
 20c:	ldr	x0, [sp, #360]
 210:	str	x0, [sp, #208]
 214:	str	xzr, [sp, #360]
 218:	str	xzr, [sp, #352]
 21c:	str	xzr, [sp, #344]
 220:	ldr	w0, [sp, #368]
 224:	str	w0, [sp, #216]
 228:	ldr	x0, [sp, #376]
 22c:	str	x0, [sp, #224]
 230:	ldrb	w0, [sp, #384]
 234:	strb	w0, [sp, #232]
 238:	add	x1, sp, #0x78
 23c:	add	x0, x1, #0x78
 240:	add	x2, sp, #0x188
 244:	ld1	{v0.16b, v1.16b}, [x2]
 248:	st1	{v0.16b, v1.16b}, [x0]
 24c:	add	x19, sp, #0x58
 250:	mov	x0, x19
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 258:	mov	x1, x19
 25c:	mov	x0, x20
 260:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 264:	str	x20, [sp, #424]
 268:	str	x0, [sp, #432]
 26c:	str	x0, [sp, #440]
 270:	add	x1, sp, #0x1a8
 274:	add	x0, x24, #0x130
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 27c:	ldr	x3, [sp, #104]
 280:	cbz	x3, 294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x294>
 284:	add	x0, sp, #0x58
 288:	mov	w2, #0x3                   	// #3
 28c:	mov	x1, x0
 290:	blr	x3
 294:	ldr	x0, [sp, #192]
 298:	cbz	x0, 2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2a0>
 29c:	bl	0 <_ZdlPv>
 2a0:	ldr	x0, [sp, #168]
 2a4:	cbz	x0, 2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2ac>
 2a8:	bl	0 <_ZdlPv>
 2ac:	ldr	x19, [sp, #144]
 2b0:	ldr	x20, [sp, #152]
 2b4:	cmp	x19, x20
 2b8:	b.ne	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x33c>  // b.any
 2bc:	ldr	x0, [sp, #144]
 2c0:	cbz	x0, 2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2c8>
 2c4:	bl	0 <_ZdlPv>
 2c8:	ldr	x0, [sp, #120]
 2cc:	cbz	x0, 2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2d4>
 2d0:	bl	0 <_ZdlPv>
 2d4:	ldr	x0, [sp, #344]
 2d8:	cbz	x0, 2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2e0>
 2dc:	bl	0 <_ZdlPv>
 2e0:	ldr	x0, [sp, #320]
 2e4:	cbz	x0, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2ec>
 2e8:	bl	0 <_ZdlPv>
 2ec:	ldr	x19, [sp, #296]
 2f0:	ldr	x20, [sp, #304]
 2f4:	cmp	x19, x20
 2f8:	b.ne	360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x360>  // b.any
 2fc:	ldr	x0, [sp, #296]
 300:	cbz	x0, 308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x308>
 304:	bl	0 <_ZdlPv>
 308:	ldr	x0, [sp, #272]
 30c:	cbz	x0, 314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x314>
 310:	bl	0 <_ZdlPv>
 314:	ldp	x19, x20, [sp, #16]
 318:	ldp	x21, x22, [sp, #32]
 31c:	ldp	x23, x24, [sp, #48]
 320:	ldr	x25, [sp, #64]
 324:	ldp	x29, x30, [sp], #448
 328:	ret
 32c:	bl	0 <_ZdlPv>
 330:	add	x19, x19, #0x20
 334:	cmp	x20, x19
 338:	b.eq	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2bc>  // b.none
 33c:	mov	x1, x19
 340:	ldr	x0, [x1], #16
 344:	cmp	x0, x1
 348:	b.ne	32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x32c>  // b.any
 34c:	b	330 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x330>
 350:	bl	0 <_ZdlPv>
 354:	add	x19, x19, #0x20
 358:	cmp	x20, x19
 35c:	b.eq	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2fc>  // b.none
 360:	mov	x1, x19
 364:	ldr	x0, [x1], #16
 368:	cmp	x0, x1
 36c:	b.ne	350 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x350>  // b.any
 370:	b	354 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x354>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-464]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	mov	x24, x0
  1c:	ldr	x1, [x0, #272]
  20:	ldr	x0, [x0, #392]
  24:	ldrb	w2, [x1]
  28:	ldr	x0, [x0, #48]
  2c:	ldrh	w2, [x0, x2, lsl #1]
  30:	ubfx	x2, x2, #8, #1
  34:	ldr	x0, [x24, #384]
  38:	str	xzr, [sp, #280]
  3c:	str	xzr, [sp, #288]
  40:	str	xzr, [sp, #296]
  44:	str	xzr, [sp, #304]
  48:	str	xzr, [sp, #312]
  4c:	str	xzr, [sp, #320]
  50:	str	xzr, [sp, #328]
  54:	str	xzr, [sp, #336]
  58:	str	xzr, [sp, #344]
  5c:	str	xzr, [sp, #352]
  60:	str	xzr, [sp, #360]
  64:	str	xzr, [sp, #368]
  68:	strh	wzr, [sp, #376]
  6c:	strb	wzr, [sp, #378]
  70:	str	x0, [sp, #384]
  74:	str	x0, [sp, #392]
  78:	strb	w2, [sp, #400]
  7c:	str	xzr, [sp, #408]
  80:	str	xzr, [sp, #416]
  84:	str	xzr, [sp, #424]
  88:	str	xzr, [sp, #432]
  8c:	ldr	x2, [x24, #280]
  90:	mov	w3, #0x1                   	// #1
  94:	add	x2, x1, x2
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  9c:	and	w1, w0, #0xffff
  a0:	ubfx	x2, x0, #16, #8
  a4:	tbnz	w0, #16, ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0xac>
  a8:	cbz	w1, 140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x140>
  ac:	ldrb	w0, [sp, #378]
  b0:	orr	w0, w0, w2
  b4:	ldrh	w2, [sp, #376]
  b8:	orr	w1, w1, w2
  bc:	strh	w1, [sp, #376]
  c0:	strb	w0, [sp, #378]
  c4:	ldr	x19, [sp, #280]
  c8:	ldr	x20, [sp, #288]
  cc:	cmp	x19, x20
  d0:	b.eq	10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x10c>  // b.none
  d4:	sub	x2, x20, x19
  d8:	clz	x0, x2
  dc:	mov	w2, #0x3f                  	// #63
  e0:	sub	w2, w2, w0
  e4:	mov	w21, #0x0                   	// #0
  e8:	mov	w3, w21
  ec:	sbfiz	x2, x2, #1, #32
  f0:	mov	x1, x20
  f4:	mov	x0, x19
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  fc:	mov	w2, w21
 100:	mov	x1, x20
 104:	mov	x0, x19
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 10c:	mov	w2, #0x0                   	// #0
 110:	ldr	x1, [sp, #288]
 114:	ldr	x0, [sp, #280]
 118:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 11c:	ldr	x2, [sp, #288]
 120:	mov	x1, x0
 124:	add	x0, sp, #0x118
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 12c:	mov	x20, #0x0                   	// #0
 130:	add	x25, sp, #0x118
 134:	mov	x23, #0x1                   	// #1
 138:	add	x22, sp, #0x198
 13c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x160>
 140:	bl	0 <abort>
 144:	lsl	x19, x23, x19
 148:	ldr	x0, [x22, x21, lsl #3]
 14c:	bic	x19, x0, x19
 150:	str	x19, [x22, x21, lsl #3]
 154:	add	x20, x20, #0x1
 158:	cmp	x20, #0x100
 15c:	b.eq	190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x190>  // b.none
 160:	lsr	x21, x20, #6
 164:	and	w19, w20, #0x3f
 168:	mov	w2, #0x0                   	// #0
 16c:	mov	w1, w20
 170:	mov	x0, x25
 174:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 178:	and	w0, w0, #0xff
 17c:	cbz	w0, 144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x144>
 180:	lsl	x19, x23, x19
 184:	ldr	x0, [x22, x21, lsl #3]
 188:	orr	x19, x19, x0
 18c:	b	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x150>
 190:	ldr	x20, [x24, #256]
 194:	ldr	x0, [sp, #280]
 198:	str	x0, [sp, #120]
 19c:	ldr	x0, [sp, #288]
 1a0:	str	x0, [sp, #128]
 1a4:	ldr	x0, [sp, #296]
 1a8:	str	x0, [sp, #136]
 1ac:	str	xzr, [sp, #296]
 1b0:	str	xzr, [sp, #288]
 1b4:	str	xzr, [sp, #280]
 1b8:	ldr	x0, [sp, #304]
 1bc:	str	x0, [sp, #144]
 1c0:	ldr	x0, [sp, #312]
 1c4:	str	x0, [sp, #152]
 1c8:	ldr	x0, [sp, #320]
 1cc:	str	x0, [sp, #160]
 1d0:	str	xzr, [sp, #320]
 1d4:	str	xzr, [sp, #312]
 1d8:	str	xzr, [sp, #304]
 1dc:	ldr	x0, [sp, #328]
 1e0:	str	x0, [sp, #168]
 1e4:	ldr	x0, [sp, #336]
 1e8:	str	x0, [sp, #176]
 1ec:	ldr	x0, [sp, #344]
 1f0:	str	x0, [sp, #184]
 1f4:	str	xzr, [sp, #344]
 1f8:	str	xzr, [sp, #336]
 1fc:	str	xzr, [sp, #328]
 200:	ldr	x0, [sp, #352]
 204:	str	x0, [sp, #192]
 208:	ldr	x0, [sp, #360]
 20c:	str	x0, [sp, #200]
 210:	ldr	x0, [sp, #368]
 214:	str	x0, [sp, #208]
 218:	str	xzr, [sp, #368]
 21c:	str	xzr, [sp, #360]
 220:	str	xzr, [sp, #352]
 224:	ldr	w0, [sp, #376]
 228:	str	w0, [sp, #216]
 22c:	ldr	x0, [sp, #384]
 230:	str	x0, [sp, #224]
 234:	ldr	x0, [sp, #392]
 238:	str	x0, [sp, #232]
 23c:	ldrb	w0, [sp, #400]
 240:	strb	w0, [sp, #240]
 244:	add	x1, sp, #0x78
 248:	add	x0, x1, #0x80
 24c:	add	x2, sp, #0x198
 250:	ld1	{v0.16b, v1.16b}, [x2]
 254:	st1	{v0.16b, v1.16b}, [x0]
 258:	add	x19, sp, #0x58
 25c:	mov	x0, x19
 260:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 264:	mov	x1, x19
 268:	mov	x0, x20
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 270:	str	x20, [sp, #440]
 274:	str	x0, [sp, #448]
 278:	str	x0, [sp, #456]
 27c:	add	x1, sp, #0x1b8
 280:	add	x0, x24, #0x130
 284:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 288:	ldr	x3, [sp, #104]
 28c:	cbz	x3, 2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2a0>
 290:	add	x0, sp, #0x58
 294:	mov	w2, #0x3                   	// #3
 298:	mov	x1, x0
 29c:	blr	x3
 2a0:	ldr	x0, [sp, #192]
 2a4:	cbz	x0, 2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2ac>
 2a8:	bl	0 <_ZdlPv>
 2ac:	ldr	x0, [sp, #168]
 2b0:	cbz	x0, 2b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2b8>
 2b4:	bl	0 <_ZdlPv>
 2b8:	ldr	x19, [sp, #144]
 2bc:	ldr	x20, [sp, #152]
 2c0:	cmp	x19, x20
 2c4:	b.ne	348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x348>  // b.any
 2c8:	ldr	x0, [sp, #144]
 2cc:	cbz	x0, 2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2d4>
 2d0:	bl	0 <_ZdlPv>
 2d4:	ldr	x0, [sp, #120]
 2d8:	cbz	x0, 2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2e0>
 2dc:	bl	0 <_ZdlPv>
 2e0:	ldr	x0, [sp, #352]
 2e4:	cbz	x0, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2ec>
 2e8:	bl	0 <_ZdlPv>
 2ec:	ldr	x0, [sp, #328]
 2f0:	cbz	x0, 2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2f8>
 2f4:	bl	0 <_ZdlPv>
 2f8:	ldr	x19, [sp, #304]
 2fc:	ldr	x20, [sp, #312]
 300:	cmp	x19, x20
 304:	b.ne	36c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x36c>  // b.any
 308:	ldr	x0, [sp, #304]
 30c:	cbz	x0, 314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x314>
 310:	bl	0 <_ZdlPv>
 314:	ldr	x0, [sp, #280]
 318:	cbz	x0, 320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x320>
 31c:	bl	0 <_ZdlPv>
 320:	ldp	x19, x20, [sp, #16]
 324:	ldp	x21, x22, [sp, #32]
 328:	ldp	x23, x24, [sp, #48]
 32c:	ldr	x25, [sp, #64]
 330:	ldp	x29, x30, [sp], #464
 334:	ret
 338:	bl	0 <_ZdlPv>
 33c:	add	x19, x19, #0x20
 340:	cmp	x20, x19
 344:	b.eq	2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2c8>  // b.none
 348:	mov	x1, x19
 34c:	ldr	x0, [x1], #16
 350:	cmp	x0, x1
 354:	b.ne	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x338>  // b.any
 358:	b	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x33c>
 35c:	bl	0 <_ZdlPv>
 360:	add	x19, x19, #0x20
 364:	cmp	x20, x19
 368:	b.eq	308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x308>  // b.none
 36c:	mov	x1, x19
 370:	ldr	x0, [x1], #16
 374:	cmp	x0, x1
 378:	b.ne	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x35c>  // b.any
 37c:	b	360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x360>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	sub	x20, x2, x1
  1c:	str	x20, [sp, #56]
  20:	cmp	x20, #0xf
  24:	b.hi	5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x5c>  // b.pmore
  28:	ldr	x0, [x0]
  2c:	cmp	x20, #0x1
  30:	b.ne	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x84>  // b.any
  34:	ldrb	w1, [x1]
  38:	strb	w1, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	str	x0, [x19, #8]
  44:	ldr	x1, [x19]
  48:	strb	wzr, [x1, x0]
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldr	x21, [sp, #32]
  54:	ldp	x29, x30, [sp], #64
  58:	ret
  5c:	mov	x2, #0x0                   	// #0
  60:	add	x1, sp, #0x38
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  68:	str	x0, [x19]
  6c:	ldr	x1, [sp, #56]
  70:	str	x1, [x19, #16]
  74:	mov	x2, x20
  78:	mov	x1, x21
  7c:	bl	0 <memcpy>
  80:	b	3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x3c>
  84:	cbz	x20, 3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x3c>
  88:	b	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x74>

Disassembly of section .text._ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE:

0000000000000000 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>:
   0:	stp	x29, x30, [sp, #-224]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	and	w19, w1, #0xff
  18:	str	x0, [sp, #192]
  1c:	strb	w19, [sp, #200]
  20:	ldr	x21, [x0]
  24:	ldr	x22, [x0, #8]
  28:	ldr	x0, [x0, #104]
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	ldr	x1, [x0]
  34:	ldr	x2, [x1, #32]
  38:	mov	w1, w19
  3c:	blr	x2
  40:	strb	w0, [sp, #215]
  44:	add	x2, sp, #0xd7
  48:	mov	x1, x22
  4c:	mov	x0, x21
  50:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
  54:	ands	w19, w0, #0xff
  58:	b.eq	78 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x78>  // b.none
  5c:	ldrb	w0, [x20, #120]
  60:	cmp	w0, w19
  64:	cset	w0, ne  // ne = any
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #224
  74:	ret
  78:	stp	x23, x24, [sp, #48]
  7c:	ldr	x19, [sp, #192]
  80:	add	x0, sp, #0x80
  84:	add	x1, x0, #0x10
  88:	str	x1, [sp, #128]
  8c:	ldrb	w2, [sp, #200]
  90:	mov	x1, #0x1                   	// #1
  94:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  98:	ldr	x23, [sp, #128]
  9c:	ldr	x21, [sp, #136]
  a0:	add	x21, x23, x21
  a4:	ldr	x0, [x19, #104]
  a8:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  ac:	mov	x19, x0
  b0:	add	x0, sp, #0xa0
  b4:	add	x22, x0, #0x10
  b8:	str	x22, [sp, #160]
  bc:	mov	w3, #0x0                   	// #0
  c0:	mov	x2, x21
  c4:	mov	x1, x23
  c8:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
  cc:	ldr	x1, [sp, #160]
  d0:	ldr	x0, [x19]
  d4:	add	x8, sp, #0x60
  d8:	ldr	x3, [x0, #24]
  dc:	ldr	x2, [sp, #168]
  e0:	add	x2, x1, x2
  e4:	mov	x0, x19
  e8:	blr	x3
  ec:	ldr	x0, [sp, #160]
  f0:	cmp	x0, x22
  f4:	b.eq	fc <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0xfc>  // b.none
  f8:	bl	0 <_ZdlPv>
  fc:	ldr	x0, [sp, #128]
 100:	add	x1, sp, #0x90
 104:	cmp	x0, x1
 108:	b.eq	110 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x110>  // b.none
 10c:	bl	0 <_ZdlPv>
 110:	ldr	x0, [sp, #192]
 114:	ldr	x21, [x0, #48]
 118:	ldr	x23, [x0, #56]
 11c:	cmp	x21, x23
 120:	b.eq	208 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x208>  // b.none
 124:	stp	x25, x26, [sp, #64]
 128:	str	x27, [sp, #80]
 12c:	add	x22, sp, #0xd8
 130:	b	158 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x158>
 134:	cmp	w25, w1
 138:	cset	w19, ls  // ls = plast
 13c:	cmp	w24, w1
 140:	cset	w1, cs  // cs = hs, nlast
 144:	ands	w19, w19, w1
 148:	b.ne	2d4 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x2d4>  // b.any
 14c:	add	x21, x21, #0x40
 150:	cmp	x23, x21
 154:	b.eq	200 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x200>  // b.none
 158:	ldr	x0, [x21]
 15c:	ldrb	w25, [x0]
 160:	ldr	x0, [x21, #32]
 164:	ldrb	w24, [x0]
 168:	ldr	x0, [sp, #96]
 16c:	ldrb	w27, [x0]
 170:	ldr	x0, [sp, #192]
 174:	ldr	x1, [x0, #104]
 178:	mov	x0, x22
 17c:	bl	0 <_ZNSt6localeC1ERKS_>
 180:	mov	x0, x22
 184:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 188:	mov	x19, x0
 18c:	mov	x0, x22
 190:	bl	0 <_ZNSt6localeD1Ev>
 194:	ldr	x0, [x19]
 198:	ldr	x2, [x0, #32]
 19c:	mov	w1, w27
 1a0:	mov	x0, x19
 1a4:	blr	x2
 1a8:	and	w26, w0, #0xff
 1ac:	ldr	x0, [x19]
 1b0:	ldr	x2, [x0, #16]
 1b4:	mov	w1, w27
 1b8:	mov	x0, x19
 1bc:	blr	x2
 1c0:	and	w1, w0, #0xff
 1c4:	cmp	w25, w26
 1c8:	cset	w19, ls  // ls = plast
 1cc:	cmp	w24, w26
 1d0:	cset	w0, cs  // cs = hs, nlast
 1d4:	ands	w19, w19, w0
 1d8:	b.eq	134 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x134>  // b.none
 1dc:	ldp	x25, x26, [sp, #64]
 1e0:	ldr	x27, [sp, #80]
 1e4:	ldr	x0, [sp, #96]
 1e8:	add	x1, sp, #0x70
 1ec:	cmp	x0, x1
 1f0:	b.eq	2e0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x2e0>  // b.none
 1f4:	bl	0 <_ZdlPv>
 1f8:	ldp	x23, x24, [sp, #48]
 1fc:	b	5c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x5c>
 200:	ldp	x25, x26, [sp, #64]
 204:	ldr	x27, [sp, #80]
 208:	ldr	x0, [sp, #192]
 20c:	ldr	w2, [x0, #96]
 210:	ldrb	w1, [sp, #200]
 214:	ldr	x0, [x0, #112]
 218:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
 21c:	ands	w19, w0, #0xff
 220:	b.ne	1e4 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1e4>  // b.any
 224:	ldr	x0, [sp, #192]
 228:	ldr	x22, [x0, #24]
 22c:	ldr	x23, [x0, #32]
 230:	add	x21, sp, #0xa0
 234:	mov	x8, x21
 238:	add	x2, sp, #0xc9
 23c:	add	x1, sp, #0xc8
 240:	ldr	x0, [x0, #112]
 244:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
 248:	mov	w3, #0x0                   	// #0
 24c:	mov	x2, x21
 250:	mov	x1, x23
 254:	mov	x0, x22
 258:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
 25c:	mov	x22, x0
 260:	ldr	x0, [sp, #192]
 264:	ldr	x23, [x0, #32]
 268:	ldr	x0, [sp, #160]
 26c:	add	x21, x21, #0x10
 270:	cmp	x0, x21
 274:	b.eq	27c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x27c>  // b.none
 278:	bl	0 <_ZdlPv>
 27c:	cmp	x23, x22
 280:	b.eq	28c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x28c>  // b.none
 284:	mov	w19, #0x1                   	// #1
 288:	b	1e4 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1e4>
 28c:	ldr	x0, [sp, #192]
 290:	ldr	x21, [x0, #72]
 294:	ldr	x22, [x0, #80]
 298:	cmp	x21, x22
 29c:	b.eq	1e4 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1e4>  // b.none
 2a0:	ldr	w2, [x21]
 2a4:	ldrb	w1, [sp, #200]
 2a8:	ldr	x0, [sp, #192]
 2ac:	ldr	x0, [x0, #112]
 2b0:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
 2b4:	and	w0, w0, #0xff
 2b8:	cbz	w0, 2cc <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x2cc>
 2bc:	add	x21, x21, #0x4
 2c0:	cmp	x22, x21
 2c4:	b.ne	2a0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x2a0>  // b.any
 2c8:	b	1e4 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1e4>
 2cc:	mov	w19, #0x1                   	// #1
 2d0:	b	1e4 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1e4>
 2d4:	ldp	x25, x26, [sp, #64]
 2d8:	ldr	x27, [sp, #80]
 2dc:	b	1e4 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1e4>
 2e0:	ldp	x23, x24, [sp, #48]
 2e4:	b	5c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x5c>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-464]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	mov	x24, x0
  1c:	ldr	x1, [x0, #272]
  20:	ldr	x0, [x0, #392]
  24:	ldrb	w2, [x1]
  28:	ldr	x0, [x0, #48]
  2c:	ldrh	w2, [x0, x2, lsl #1]
  30:	ubfx	x2, x2, #8, #1
  34:	ldr	x0, [x24, #384]
  38:	str	xzr, [sp, #280]
  3c:	str	xzr, [sp, #288]
  40:	str	xzr, [sp, #296]
  44:	str	xzr, [sp, #304]
  48:	str	xzr, [sp, #312]
  4c:	str	xzr, [sp, #320]
  50:	str	xzr, [sp, #328]
  54:	str	xzr, [sp, #336]
  58:	str	xzr, [sp, #344]
  5c:	str	xzr, [sp, #352]
  60:	str	xzr, [sp, #360]
  64:	str	xzr, [sp, #368]
  68:	strh	wzr, [sp, #376]
  6c:	strb	wzr, [sp, #378]
  70:	str	x0, [sp, #384]
  74:	str	x0, [sp, #392]
  78:	strb	w2, [sp, #400]
  7c:	str	xzr, [sp, #408]
  80:	str	xzr, [sp, #416]
  84:	str	xzr, [sp, #424]
  88:	str	xzr, [sp, #432]
  8c:	ldr	x2, [x24, #280]
  90:	mov	w3, #0x1                   	// #1
  94:	add	x2, x1, x2
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  9c:	and	w1, w0, #0xffff
  a0:	ubfx	x2, x0, #16, #8
  a4:	tbnz	w0, #16, ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0xac>
  a8:	cbz	w1, 140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x140>
  ac:	ldrb	w0, [sp, #378]
  b0:	orr	w0, w0, w2
  b4:	ldrh	w2, [sp, #376]
  b8:	orr	w1, w1, w2
  bc:	strh	w1, [sp, #376]
  c0:	strb	w0, [sp, #378]
  c4:	ldr	x19, [sp, #280]
  c8:	ldr	x20, [sp, #288]
  cc:	cmp	x19, x20
  d0:	b.eq	10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x10c>  // b.none
  d4:	sub	x2, x20, x19
  d8:	clz	x0, x2
  dc:	mov	w2, #0x3f                  	// #63
  e0:	sub	w2, w2, w0
  e4:	mov	w21, #0x0                   	// #0
  e8:	mov	w3, w21
  ec:	sbfiz	x2, x2, #1, #32
  f0:	mov	x1, x20
  f4:	mov	x0, x19
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  fc:	mov	w2, w21
 100:	mov	x1, x20
 104:	mov	x0, x19
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 10c:	mov	w2, #0x0                   	// #0
 110:	ldr	x1, [sp, #288]
 114:	ldr	x0, [sp, #280]
 118:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 11c:	ldr	x2, [sp, #288]
 120:	mov	x1, x0
 124:	add	x0, sp, #0x118
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 12c:	mov	x20, #0x0                   	// #0
 130:	add	x25, sp, #0x118
 134:	mov	x23, #0x1                   	// #1
 138:	add	x22, sp, #0x198
 13c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x160>
 140:	bl	0 <abort>
 144:	lsl	x19, x23, x19
 148:	ldr	x0, [x22, x21, lsl #3]
 14c:	bic	x19, x0, x19
 150:	str	x19, [x22, x21, lsl #3]
 154:	add	x20, x20, #0x1
 158:	cmp	x20, #0x100
 15c:	b.eq	190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x190>  // b.none
 160:	lsr	x21, x20, #6
 164:	and	w19, w20, #0x3f
 168:	mov	w2, #0x0                   	// #0
 16c:	mov	w1, w20
 170:	mov	x0, x25
 174:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 178:	and	w0, w0, #0xff
 17c:	cbz	w0, 144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x144>
 180:	lsl	x19, x23, x19
 184:	ldr	x0, [x22, x21, lsl #3]
 188:	orr	x19, x19, x0
 18c:	b	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x150>
 190:	ldr	x20, [x24, #256]
 194:	ldr	x0, [sp, #280]
 198:	str	x0, [sp, #120]
 19c:	ldr	x0, [sp, #288]
 1a0:	str	x0, [sp, #128]
 1a4:	ldr	x0, [sp, #296]
 1a8:	str	x0, [sp, #136]
 1ac:	str	xzr, [sp, #296]
 1b0:	str	xzr, [sp, #288]
 1b4:	str	xzr, [sp, #280]
 1b8:	ldr	x0, [sp, #304]
 1bc:	str	x0, [sp, #144]
 1c0:	ldr	x0, [sp, #312]
 1c4:	str	x0, [sp, #152]
 1c8:	ldr	x0, [sp, #320]
 1cc:	str	x0, [sp, #160]
 1d0:	str	xzr, [sp, #320]
 1d4:	str	xzr, [sp, #312]
 1d8:	str	xzr, [sp, #304]
 1dc:	ldr	x0, [sp, #328]
 1e0:	str	x0, [sp, #168]
 1e4:	ldr	x0, [sp, #336]
 1e8:	str	x0, [sp, #176]
 1ec:	ldr	x0, [sp, #344]
 1f0:	str	x0, [sp, #184]
 1f4:	str	xzr, [sp, #344]
 1f8:	str	xzr, [sp, #336]
 1fc:	str	xzr, [sp, #328]
 200:	ldr	x0, [sp, #352]
 204:	str	x0, [sp, #192]
 208:	ldr	x0, [sp, #360]
 20c:	str	x0, [sp, #200]
 210:	ldr	x0, [sp, #368]
 214:	str	x0, [sp, #208]
 218:	str	xzr, [sp, #368]
 21c:	str	xzr, [sp, #360]
 220:	str	xzr, [sp, #352]
 224:	ldr	w0, [sp, #376]
 228:	str	w0, [sp, #216]
 22c:	ldr	x0, [sp, #384]
 230:	str	x0, [sp, #224]
 234:	ldr	x0, [sp, #392]
 238:	str	x0, [sp, #232]
 23c:	ldrb	w0, [sp, #400]
 240:	strb	w0, [sp, #240]
 244:	add	x1, sp, #0x78
 248:	add	x0, x1, #0x80
 24c:	add	x2, sp, #0x198
 250:	ld1	{v0.16b, v1.16b}, [x2]
 254:	st1	{v0.16b, v1.16b}, [x0]
 258:	add	x19, sp, #0x58
 25c:	mov	x0, x19
 260:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 264:	mov	x1, x19
 268:	mov	x0, x20
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 270:	str	x20, [sp, #440]
 274:	str	x0, [sp, #448]
 278:	str	x0, [sp, #456]
 27c:	add	x1, sp, #0x1b8
 280:	add	x0, x24, #0x130
 284:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 288:	ldr	x3, [sp, #104]
 28c:	cbz	x3, 2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2a0>
 290:	add	x0, sp, #0x58
 294:	mov	w2, #0x3                   	// #3
 298:	mov	x1, x0
 29c:	blr	x3
 2a0:	ldr	x0, [sp, #192]
 2a4:	cbz	x0, 2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2ac>
 2a8:	bl	0 <_ZdlPv>
 2ac:	ldr	x19, [sp, #168]
 2b0:	ldr	x21, [sp, #176]
 2b4:	cmp	x19, x21
 2b8:	b.ne	368 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x368>  // b.any
 2bc:	ldr	x0, [sp, #168]
 2c0:	cbz	x0, 2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2c8>
 2c4:	bl	0 <_ZdlPv>
 2c8:	ldr	x19, [sp, #144]
 2cc:	ldr	x20, [sp, #152]
 2d0:	cmp	x19, x20
 2d4:	b.ne	3a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x3a4>  // b.any
 2d8:	ldr	x0, [sp, #144]
 2dc:	cbz	x0, 2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2e4>
 2e0:	bl	0 <_ZdlPv>
 2e4:	ldr	x0, [sp, #120]
 2e8:	cbz	x0, 2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2f0>
 2ec:	bl	0 <_ZdlPv>
 2f0:	ldr	x0, [sp, #352]
 2f4:	cbz	x0, 2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2fc>
 2f8:	bl	0 <_ZdlPv>
 2fc:	ldr	x19, [sp, #328]
 300:	ldr	x21, [sp, #336]
 304:	cmp	x19, x21
 308:	b.ne	3c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x3c8>  // b.any
 30c:	ldr	x0, [sp, #328]
 310:	cbz	x0, 318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x318>
 314:	bl	0 <_ZdlPv>
 318:	ldr	x19, [sp, #304]
 31c:	ldr	x20, [sp, #312]
 320:	cmp	x19, x20
 324:	b.ne	400 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x400>  // b.any
 328:	ldr	x0, [sp, #304]
 32c:	cbz	x0, 334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x334>
 330:	bl	0 <_ZdlPv>
 334:	ldr	x0, [sp, #280]
 338:	cbz	x0, 340 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x340>
 33c:	bl	0 <_ZdlPv>
 340:	ldp	x19, x20, [sp, #16]
 344:	ldp	x21, x22, [sp, #32]
 348:	ldp	x23, x24, [sp, #48]
 34c:	ldr	x25, [sp, #64]
 350:	ldp	x29, x30, [sp], #464
 354:	ret
 358:	bl	0 <_ZdlPv>
 35c:	add	x19, x19, #0x40
 360:	cmp	x21, x19
 364:	b.eq	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2bc>  // b.none
 368:	ldr	x0, [x19, #32]
 36c:	mov	x20, x19
 370:	add	x1, x19, #0x30
 374:	cmp	x0, x1
 378:	b.eq	380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x380>  // b.none
 37c:	bl	0 <_ZdlPv>
 380:	ldr	x0, [x19]
 384:	add	x20, x20, #0x10
 388:	cmp	x0, x20
 38c:	b.ne	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x358>  // b.any
 390:	b	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x35c>
 394:	bl	0 <_ZdlPv>
 398:	add	x19, x19, #0x20
 39c:	cmp	x20, x19
 3a0:	b.eq	2d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2d8>  // b.none
 3a4:	mov	x1, x19
 3a8:	ldr	x0, [x1], #16
 3ac:	cmp	x0, x1
 3b0:	b.ne	394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x394>  // b.any
 3b4:	b	398 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x398>
 3b8:	bl	0 <_ZdlPv>
 3bc:	add	x19, x19, #0x40
 3c0:	cmp	x21, x19
 3c4:	b.eq	30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x30c>  // b.none
 3c8:	ldr	x0, [x19, #32]
 3cc:	mov	x20, x19
 3d0:	add	x1, x19, #0x30
 3d4:	cmp	x0, x1
 3d8:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x3e0>  // b.none
 3dc:	bl	0 <_ZdlPv>
 3e0:	ldr	x0, [x19]
 3e4:	add	x20, x20, #0x10
 3e8:	cmp	x0, x20
 3ec:	b.ne	3b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x3b8>  // b.any
 3f0:	b	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x3bc>
 3f4:	add	x19, x19, #0x20
 3f8:	cmp	x20, x19
 3fc:	b.eq	328 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x328>  // b.none
 400:	mov	x1, x19
 404:	ldr	x0, [x1], #16
 408:	cmp	x0, x1
 40c:	b.eq	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x3f4>  // b.none
 410:	bl	0 <_ZdlPv>
 414:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x3f4>

Disassembly of section .text._ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE:

0000000000000000 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>:
   0:	stp	x29, x30, [sp, #-224]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	and	w19, w1, #0xff
  18:	str	x0, [sp, #200]
  1c:	strb	w19, [sp, #208]
  20:	strb	w19, [sp, #223]
  24:	add	x2, sp, #0xdf
  28:	ldr	x1, [x0, #8]
  2c:	ldr	x0, [x0]
  30:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
  34:	ands	w21, w0, #0xff
  38:	b.eq	58 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x58>  // b.none
  3c:	ldrb	w0, [x20, #120]
  40:	cmp	w0, w21
  44:	cset	w0, ne  // ne = any
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #224
  54:	ret
  58:	stp	x23, x24, [sp, #48]
  5c:	stp	x27, x28, [sp, #80]
  60:	add	x0, sp, #0x88
  64:	add	x1, x0, #0x10
  68:	str	x1, [sp, #136]
  6c:	mov	w2, w19
  70:	mov	x1, #0x1                   	// #1
  74:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  78:	ldr	x23, [sp, #136]
  7c:	ldr	x21, [sp, #144]
  80:	add	x21, x23, x21
  84:	ldr	x0, [x20, #104]
  88:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  8c:	mov	x19, x0
  90:	add	x0, sp, #0xa8
  94:	add	x22, x0, #0x10
  98:	str	x22, [sp, #168]
  9c:	mov	w3, #0x0                   	// #0
  a0:	mov	x2, x21
  a4:	mov	x1, x23
  a8:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
  ac:	ldr	x1, [sp, #168]
  b0:	ldr	x0, [x19]
  b4:	add	x8, sp, #0x68
  b8:	ldr	x3, [x0, #24]
  bc:	ldr	x2, [sp, #176]
  c0:	add	x2, x1, x2
  c4:	mov	x0, x19
  c8:	blr	x3
  cc:	ldr	x0, [sp, #168]
  d0:	cmp	x0, x22
  d4:	b.eq	dc <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0xdc>  // b.none
  d8:	bl	0 <_ZdlPv>
  dc:	ldr	x0, [sp, #136]
  e0:	add	x1, sp, #0x98
  e4:	cmp	x0, x1
  e8:	b.eq	f0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0xf0>  // b.none
  ec:	bl	0 <_ZdlPv>
  f0:	ldr	x28, [sp, #200]
  f4:	ldr	x19, [x28, #48]
  f8:	ldr	x27, [x28, #56]
  fc:	cmp	x19, x27
 100:	b.eq	1d4 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1d4>  // b.none
 104:	stp	x25, x26, [sp, #64]
 108:	ldr	x21, [sp, #112]
 10c:	ldr	x25, [sp, #104]
 110:	mov	x24, #0x7fffffff            	// #2147483647
 114:	mov	x26, #0xffffffff80000000    	// #-2147483648
 118:	b	144 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x144>
 11c:	sub	x0, x22, x21
 120:	cmp	x0, x24
 124:	b.gt	138 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x138>
 128:	cmp	x0, x26
 12c:	b.lt	16c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x16c>  // b.tstop
 130:	cmp	w0, #0x0
 134:	b.le	16c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x16c>
 138:	add	x19, x19, #0x40
 13c:	cmp	x27, x19
 140:	b.eq	1d0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1d0>  // b.none
 144:	mov	x23, x19
 148:	ldr	x22, [x19, #8]
 14c:	cmp	x22, x21
 150:	csel	x2, x22, x21, ls  // ls = plast
 154:	cbz	x2, 11c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x11c>
 158:	mov	x1, x25
 15c:	ldr	x0, [x19]
 160:	bl	0 <memcmp>
 164:	cbnz	w0, 130 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x130>
 168:	b	11c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x11c>
 16c:	ldr	x22, [x23, #40]
 170:	cmp	x21, x22
 174:	csel	x2, x21, x22, ls  // ls = plast
 178:	cbz	x2, 18c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x18c>
 17c:	ldr	x1, [x23, #32]
 180:	mov	x0, x25
 184:	bl	0 <memcmp>
 188:	cbnz	w0, 1a0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1a0>
 18c:	sub	x0, x21, x22
 190:	cmp	x0, x24
 194:	b.gt	138 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x138>
 198:	cmp	x0, x26
 19c:	b.lt	294 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x294>  // b.tstop
 1a0:	cmp	w0, #0x0
 1a4:	b.gt	138 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x138>
 1a8:	mov	w21, #0x1                   	// #1
 1ac:	ldp	x25, x26, [sp, #64]
 1b0:	ldr	x0, [sp, #104]
 1b4:	add	x1, sp, #0x78
 1b8:	cmp	x0, x1
 1bc:	b.eq	2a8 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x2a8>  // b.none
 1c0:	bl	0 <_ZdlPv>
 1c4:	ldp	x23, x24, [sp, #48]
 1c8:	ldp	x27, x28, [sp, #80]
 1cc:	b	3c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x3c>
 1d0:	ldp	x25, x26, [sp, #64]
 1d4:	ldr	w2, [x28, #96]
 1d8:	ldrb	w1, [sp, #208]
 1dc:	ldr	x0, [x28, #112]
 1e0:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
 1e4:	ands	w21, w0, #0xff
 1e8:	b.ne	1b0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1b0>  // b.any
 1ec:	ldr	x0, [sp, #200]
 1f0:	ldr	x22, [x0, #24]
 1f4:	ldr	x23, [x0, #32]
 1f8:	add	x19, sp, #0xa8
 1fc:	mov	x8, x19
 200:	add	x2, sp, #0xd1
 204:	add	x1, sp, #0xd0
 208:	ldr	x0, [x0, #112]
 20c:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
 210:	mov	w3, #0x0                   	// #0
 214:	mov	x2, x19
 218:	mov	x1, x23
 21c:	mov	x0, x22
 220:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
 224:	mov	x22, x0
 228:	ldr	x0, [sp, #200]
 22c:	ldr	x23, [x0, #32]
 230:	ldr	x0, [sp, #168]
 234:	add	x19, x19, #0x10
 238:	cmp	x0, x19
 23c:	b.eq	244 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x244>  // b.none
 240:	bl	0 <_ZdlPv>
 244:	cmp	x23, x22
 248:	b.eq	254 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x254>  // b.none
 24c:	mov	w21, #0x1                   	// #1
 250:	b	1b0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1b0>
 254:	ldr	x0, [sp, #200]
 258:	ldr	x19, [x0, #72]
 25c:	ldr	x22, [x0, #80]
 260:	cmp	x19, x22
 264:	b.eq	1b0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1b0>  // b.none
 268:	ldr	w2, [x19]
 26c:	ldrb	w1, [sp, #208]
 270:	ldr	x0, [sp, #200]
 274:	ldr	x0, [x0, #112]
 278:	bl	0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE>
 27c:	and	w0, w0, #0xff
 280:	cbz	w0, 2a0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x2a0>
 284:	add	x19, x19, #0x4
 288:	cmp	x22, x19
 28c:	b.ne	268 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x268>  // b.any
 290:	b	1b0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1b0>
 294:	mov	w21, #0x1                   	// #1
 298:	ldp	x25, x26, [sp, #64]
 29c:	b	1b0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1b0>
 2a0:	mov	w21, #0x1                   	// #1
 2a4:	b	1b0 <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x1b0>
 2a8:	ldp	x23, x24, [sp, #48]
 2ac:	ldp	x27, x28, [sp, #80]
 2b0:	b	3c <_ZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EE+0x3c>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-464]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	mov	x24, x0
  1c:	ldr	x1, [x0, #272]
  20:	ldr	x0, [x0, #392]
  24:	ldrb	w2, [x1]
  28:	ldr	x0, [x0, #48]
  2c:	ldrh	w2, [x0, x2, lsl #1]
  30:	ubfx	x2, x2, #8, #1
  34:	ldr	x0, [x24, #384]
  38:	str	xzr, [sp, #280]
  3c:	str	xzr, [sp, #288]
  40:	str	xzr, [sp, #296]
  44:	str	xzr, [sp, #304]
  48:	str	xzr, [sp, #312]
  4c:	str	xzr, [sp, #320]
  50:	str	xzr, [sp, #328]
  54:	str	xzr, [sp, #336]
  58:	str	xzr, [sp, #344]
  5c:	str	xzr, [sp, #352]
  60:	str	xzr, [sp, #360]
  64:	str	xzr, [sp, #368]
  68:	strh	wzr, [sp, #376]
  6c:	strb	wzr, [sp, #378]
  70:	str	x0, [sp, #384]
  74:	str	x0, [sp, #392]
  78:	strb	w2, [sp, #400]
  7c:	str	xzr, [sp, #408]
  80:	str	xzr, [sp, #416]
  84:	str	xzr, [sp, #424]
  88:	str	xzr, [sp, #432]
  8c:	ldr	x2, [x24, #280]
  90:	mov	w3, #0x0                   	// #0
  94:	add	x2, x1, x2
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  9c:	and	w1, w0, #0xffff
  a0:	ubfx	x2, x0, #16, #8
  a4:	tbnz	w0, #16, ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0xac>
  a8:	cbz	w1, 140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x140>
  ac:	ldrb	w0, [sp, #378]
  b0:	orr	w0, w0, w2
  b4:	ldrh	w2, [sp, #376]
  b8:	orr	w1, w1, w2
  bc:	strh	w1, [sp, #376]
  c0:	strb	w0, [sp, #378]
  c4:	ldr	x19, [sp, #280]
  c8:	ldr	x20, [sp, #288]
  cc:	cmp	x19, x20
  d0:	b.eq	10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x10c>  // b.none
  d4:	sub	x2, x20, x19
  d8:	clz	x0, x2
  dc:	mov	w2, #0x3f                  	// #63
  e0:	sub	w2, w2, w0
  e4:	mov	w21, #0x0                   	// #0
  e8:	mov	w3, w21
  ec:	sbfiz	x2, x2, #1, #32
  f0:	mov	x1, x20
  f4:	mov	x0, x19
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  fc:	mov	w2, w21
 100:	mov	x1, x20
 104:	mov	x0, x19
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 10c:	mov	w2, #0x0                   	// #0
 110:	ldr	x1, [sp, #288]
 114:	ldr	x0, [sp, #280]
 118:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 11c:	ldr	x2, [sp, #288]
 120:	mov	x1, x0
 124:	add	x0, sp, #0x118
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 12c:	mov	x20, #0x0                   	// #0
 130:	add	x25, sp, #0x118
 134:	mov	x23, #0x1                   	// #1
 138:	add	x22, sp, #0x198
 13c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x160>
 140:	bl	0 <abort>
 144:	lsl	x19, x23, x19
 148:	ldr	x0, [x22, x21, lsl #3]
 14c:	bic	x19, x0, x19
 150:	str	x19, [x22, x21, lsl #3]
 154:	add	x20, x20, #0x1
 158:	cmp	x20, #0x100
 15c:	b.eq	190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x190>  // b.none
 160:	lsr	x21, x20, #6
 164:	and	w19, w20, #0x3f
 168:	mov	w2, #0x0                   	// #0
 16c:	mov	w1, w20
 170:	mov	x0, x25
 174:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 178:	and	w0, w0, #0xff
 17c:	cbz	w0, 144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x144>
 180:	lsl	x19, x23, x19
 184:	ldr	x0, [x22, x21, lsl #3]
 188:	orr	x19, x19, x0
 18c:	b	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x150>
 190:	ldr	x20, [x24, #256]
 194:	ldr	x0, [sp, #280]
 198:	str	x0, [sp, #120]
 19c:	ldr	x0, [sp, #288]
 1a0:	str	x0, [sp, #128]
 1a4:	ldr	x0, [sp, #296]
 1a8:	str	x0, [sp, #136]
 1ac:	str	xzr, [sp, #296]
 1b0:	str	xzr, [sp, #288]
 1b4:	str	xzr, [sp, #280]
 1b8:	ldr	x0, [sp, #304]
 1bc:	str	x0, [sp, #144]
 1c0:	ldr	x0, [sp, #312]
 1c4:	str	x0, [sp, #152]
 1c8:	ldr	x0, [sp, #320]
 1cc:	str	x0, [sp, #160]
 1d0:	str	xzr, [sp, #320]
 1d4:	str	xzr, [sp, #312]
 1d8:	str	xzr, [sp, #304]
 1dc:	ldr	x0, [sp, #328]
 1e0:	str	x0, [sp, #168]
 1e4:	ldr	x0, [sp, #336]
 1e8:	str	x0, [sp, #176]
 1ec:	ldr	x0, [sp, #344]
 1f0:	str	x0, [sp, #184]
 1f4:	str	xzr, [sp, #344]
 1f8:	str	xzr, [sp, #336]
 1fc:	str	xzr, [sp, #328]
 200:	ldr	x0, [sp, #352]
 204:	str	x0, [sp, #192]
 208:	ldr	x0, [sp, #360]
 20c:	str	x0, [sp, #200]
 210:	ldr	x0, [sp, #368]
 214:	str	x0, [sp, #208]
 218:	str	xzr, [sp, #368]
 21c:	str	xzr, [sp, #360]
 220:	str	xzr, [sp, #352]
 224:	ldr	w0, [sp, #376]
 228:	str	w0, [sp, #216]
 22c:	ldr	x0, [sp, #384]
 230:	str	x0, [sp, #224]
 234:	ldr	x0, [sp, #392]
 238:	str	x0, [sp, #232]
 23c:	ldrb	w0, [sp, #400]
 240:	strb	w0, [sp, #240]
 244:	add	x1, sp, #0x78
 248:	add	x0, x1, #0x80
 24c:	add	x2, sp, #0x198
 250:	ld1	{v0.16b, v1.16b}, [x2]
 254:	st1	{v0.16b, v1.16b}, [x0]
 258:	add	x19, sp, #0x58
 25c:	mov	x0, x19
 260:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 264:	mov	x1, x19
 268:	mov	x0, x20
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 270:	str	x20, [sp, #440]
 274:	str	x0, [sp, #448]
 278:	str	x0, [sp, #456]
 27c:	add	x1, sp, #0x1b8
 280:	add	x0, x24, #0x130
 284:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 288:	ldr	x3, [sp, #104]
 28c:	cbz	x3, 2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2a0>
 290:	add	x0, sp, #0x58
 294:	mov	w2, #0x3                   	// #3
 298:	mov	x1, x0
 29c:	blr	x3
 2a0:	ldr	x0, [sp, #192]
 2a4:	cbz	x0, 2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2ac>
 2a8:	bl	0 <_ZdlPv>
 2ac:	ldr	x19, [sp, #168]
 2b0:	ldr	x21, [sp, #176]
 2b4:	cmp	x19, x21
 2b8:	b.ne	368 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x368>  // b.any
 2bc:	ldr	x0, [sp, #168]
 2c0:	cbz	x0, 2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2c8>
 2c4:	bl	0 <_ZdlPv>
 2c8:	ldr	x19, [sp, #144]
 2cc:	ldr	x20, [sp, #152]
 2d0:	cmp	x19, x20
 2d4:	b.ne	3a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x3a4>  // b.any
 2d8:	ldr	x0, [sp, #144]
 2dc:	cbz	x0, 2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2e4>
 2e0:	bl	0 <_ZdlPv>
 2e4:	ldr	x0, [sp, #120]
 2e8:	cbz	x0, 2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2f0>
 2ec:	bl	0 <_ZdlPv>
 2f0:	ldr	x0, [sp, #352]
 2f4:	cbz	x0, 2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2fc>
 2f8:	bl	0 <_ZdlPv>
 2fc:	ldr	x19, [sp, #328]
 300:	ldr	x21, [sp, #336]
 304:	cmp	x19, x21
 308:	b.ne	3c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x3c8>  // b.any
 30c:	ldr	x0, [sp, #328]
 310:	cbz	x0, 318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x318>
 314:	bl	0 <_ZdlPv>
 318:	ldr	x19, [sp, #304]
 31c:	ldr	x20, [sp, #312]
 320:	cmp	x19, x20
 324:	b.ne	400 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x400>  // b.any
 328:	ldr	x0, [sp, #304]
 32c:	cbz	x0, 334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x334>
 330:	bl	0 <_ZdlPv>
 334:	ldr	x0, [sp, #280]
 338:	cbz	x0, 340 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x340>
 33c:	bl	0 <_ZdlPv>
 340:	ldp	x19, x20, [sp, #16]
 344:	ldp	x21, x22, [sp, #32]
 348:	ldp	x23, x24, [sp, #48]
 34c:	ldr	x25, [sp, #64]
 350:	ldp	x29, x30, [sp], #464
 354:	ret
 358:	bl	0 <_ZdlPv>
 35c:	add	x19, x19, #0x40
 360:	cmp	x21, x19
 364:	b.eq	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2bc>  // b.none
 368:	ldr	x0, [x19, #32]
 36c:	mov	x20, x19
 370:	add	x1, x19, #0x30
 374:	cmp	x0, x1
 378:	b.eq	380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x380>  // b.none
 37c:	bl	0 <_ZdlPv>
 380:	ldr	x0, [x19]
 384:	add	x20, x20, #0x10
 388:	cmp	x0, x20
 38c:	b.ne	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x358>  // b.any
 390:	b	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x35c>
 394:	bl	0 <_ZdlPv>
 398:	add	x19, x19, #0x20
 39c:	cmp	x20, x19
 3a0:	b.eq	2d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2d8>  // b.none
 3a4:	mov	x1, x19
 3a8:	ldr	x0, [x1], #16
 3ac:	cmp	x0, x1
 3b0:	b.ne	394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x394>  // b.any
 3b4:	b	398 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x398>
 3b8:	bl	0 <_ZdlPv>
 3bc:	add	x19, x19, #0x40
 3c0:	cmp	x21, x19
 3c4:	b.eq	30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x30c>  // b.none
 3c8:	ldr	x0, [x19, #32]
 3cc:	mov	x20, x19
 3d0:	add	x1, x19, #0x30
 3d4:	cmp	x0, x1
 3d8:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x3e0>  // b.none
 3dc:	bl	0 <_ZdlPv>
 3e0:	ldr	x0, [x19]
 3e4:	add	x20, x20, #0x10
 3e8:	cmp	x0, x20
 3ec:	b.ne	3b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x3b8>  // b.any
 3f0:	b	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x3bc>
 3f4:	add	x19, x19, #0x20
 3f8:	cmp	x20, x19
 3fc:	b.eq	328 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x328>  // b.none
 400:	mov	x1, x19
 404:	ldr	x0, [x1], #16
 408:	cmp	x0, x1
 40c:	b.eq	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x3f4>  // b.none
 410:	bl	0 <_ZdlPv>
 414:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x3f4>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	and	w23, w2, #0xff
  1c:	cmp	w23, w1, uxtb
  20:	b.cc	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x240>  // b.lo, b.ul, b.last
  24:	mov	x19, x0
  28:	and	w3, w1, #0xff
  2c:	add	x22, x0, #0x30
  30:	add	x0, sp, #0x90
  34:	add	x1, x0, #0x10
  38:	str	x1, [sp, #144]
  3c:	mov	w2, w3
  40:	mov	x1, #0x1                   	// #1
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  48:	ldr	x25, [sp, #144]
  4c:	ldr	x21, [sp, #152]
  50:	add	x21, x25, x21
  54:	ldr	x0, [x19, #104]
  58:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  5c:	mov	x20, x0
  60:	add	x0, sp, #0xb0
  64:	add	x24, x0, #0x10
  68:	str	x24, [sp, #176]
  6c:	mov	w3, #0x0                   	// #0
  70:	mov	x2, x21
  74:	mov	x1, x25
  78:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  7c:	ldr	x1, [sp, #176]
  80:	ldr	x0, [x20]
  84:	add	x8, sp, #0x50
  88:	ldr	x3, [x0, #24]
  8c:	ldr	x2, [sp, #184]
  90:	add	x2, x1, x2
  94:	mov	x0, x20
  98:	blr	x3
  9c:	ldr	x0, [sp, #176]
  a0:	cmp	x0, x24
  a4:	b.eq	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xac>  // b.none
  a8:	bl	0 <_ZdlPv>
  ac:	ldr	x0, [sp, #144]
  b0:	add	x1, sp, #0xa0
  b4:	cmp	x0, x1
  b8:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xc0>  // b.none
  bc:	bl	0 <_ZdlPv>
  c0:	add	x0, sp, #0x90
  c4:	add	x1, x0, #0x10
  c8:	str	x1, [sp, #144]
  cc:	mov	w2, w23
  d0:	mov	x1, #0x1                   	// #1
  d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  d8:	ldr	x23, [sp, #144]
  dc:	ldr	x20, [sp, #152]
  e0:	add	x20, x23, x20
  e4:	ldr	x0, [x19, #104]
  e8:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  ec:	mov	x19, x0
  f0:	add	x0, sp, #0xb0
  f4:	add	x21, x0, #0x10
  f8:	str	x21, [sp, #176]
  fc:	mov	w3, #0x0                   	// #0
 100:	mov	x2, x20
 104:	mov	x1, x23
 108:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
 10c:	ldr	x1, [sp, #176]
 110:	ldr	x0, [x19]
 114:	add	x8, sp, #0x70
 118:	ldr	x3, [x0, #24]
 11c:	ldr	x2, [sp, #184]
 120:	add	x2, x1, x2
 124:	mov	x0, x19
 128:	blr	x3
 12c:	ldr	x0, [sp, #176]
 130:	cmp	x0, x21
 134:	b.eq	13c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x13c>  // b.none
 138:	bl	0 <_ZdlPv>
 13c:	ldr	x0, [sp, #144]
 140:	add	x1, sp, #0xa0
 144:	cmp	x0, x1
 148:	b.eq	150 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x150>  // b.none
 14c:	bl	0 <_ZdlPv>
 150:	add	x0, sp, #0xc0
 154:	str	x0, [sp, #176]
 158:	ldr	x0, [sp, #80]
 15c:	add	x1, sp, #0x60
 160:	cmp	x0, x1
 164:	b.eq	244 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x244>  // b.none
 168:	str	x0, [sp, #176]
 16c:	ldr	x0, [sp, #96]
 170:	str	x0, [sp, #192]
 174:	ldr	x0, [sp, #88]
 178:	str	x0, [sp, #184]
 17c:	add	x0, sp, #0x60
 180:	str	x0, [sp, #80]
 184:	str	xzr, [sp, #88]
 188:	strb	wzr, [sp, #96]
 18c:	add	x0, sp, #0xe0
 190:	str	x0, [sp, #208]
 194:	ldr	x0, [sp, #112]
 198:	add	x1, sp, #0x80
 19c:	cmp	x0, x1
 1a0:	b.eq	250 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x250>  // b.none
 1a4:	str	x0, [sp, #208]
 1a8:	ldr	x0, [sp, #128]
 1ac:	str	x0, [sp, #224]
 1b0:	ldr	x0, [sp, #120]
 1b4:	str	x0, [sp, #216]
 1b8:	add	x0, sp, #0x80
 1bc:	str	x0, [sp, #112]
 1c0:	str	xzr, [sp, #120]
 1c4:	strb	wzr, [sp, #128]
 1c8:	add	x19, sp, #0xb0
 1cc:	mov	x1, x19
 1d0:	mov	x0, x22
 1d4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
 1d8:	ldr	x0, [sp, #208]
 1dc:	add	x19, x19, #0x30
 1e0:	cmp	x0, x19
 1e4:	b.eq	1ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1ec>  // b.none
 1e8:	bl	0 <_ZdlPv>
 1ec:	ldr	x0, [sp, #176]
 1f0:	add	x1, sp, #0xc0
 1f4:	cmp	x0, x1
 1f8:	b.eq	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x200>  // b.none
 1fc:	bl	0 <_ZdlPv>
 200:	ldr	x0, [sp, #112]
 204:	add	x1, sp, #0x80
 208:	cmp	x0, x1
 20c:	b.eq	214 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x214>  // b.none
 210:	bl	0 <_ZdlPv>
 214:	ldr	x0, [sp, #80]
 218:	add	x1, sp, #0x60
 21c:	cmp	x0, x1
 220:	b.eq	228 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x228>  // b.none
 224:	bl	0 <_ZdlPv>
 228:	ldp	x19, x20, [sp, #16]
 22c:	ldp	x21, x22, [sp, #32]
 230:	ldp	x23, x24, [sp, #48]
 234:	ldr	x25, [sp, #64]
 238:	ldp	x29, x30, [sp], #240
 23c:	ret
 240:	bl	0 <abort>
 244:	ldp	x0, x1, [sp, #96]
 248:	stp	x0, x1, [sp, #192]
 24c:	b	174 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x174>
 250:	ldp	x0, x1, [sp, #128]
 254:	stp	x0, x1, [sp, #224]
 258:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1b0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	mov	x22, x1
  18:	mov	x20, x2
  1c:	mov	w1, #0xb                   	// #11
  20:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  24:	and	w3, w0, #0xff
  28:	mov	w19, #0x0                   	// #0
  2c:	cbz	w3, 44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x44>
  30:	mov	w0, w19
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x21, x22, [sp, #32]
  3c:	ldp	x29, x30, [sp], #144
  40:	ret
  44:	mov	w1, #0x10                  	// #16
  48:	mov	x0, x21
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  50:	ands	w19, w0, #0xff
  54:	b.eq	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x168>  // b.none
  58:	ldr	x1, [x21, #272]
  5c:	ldr	x2, [x21, #280]
  60:	add	x8, sp, #0x60
  64:	add	x2, x1, x2
  68:	ldr	x0, [x20, #112]
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  70:	ldr	x0, [sp, #104]
  74:	cbz	x0, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd4>
  78:	ldr	x0, [sp, #96]
  7c:	ldrb	w21, [x0]
  80:	ldr	x0, [x20, #104]
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x1, [x0]
  8c:	ldr	x2, [x1, #32]
  90:	mov	w1, w21
  94:	blr	x2
  98:	strb	w0, [sp, #135]
  9c:	add	x1, sp, #0x87
  a0:	mov	x0, x20
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ldr	x0, [sp, #104]
  ac:	cmp	x0, #0x1
  b0:	b.eq	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xdc>  // b.none
  b4:	ldrb	w0, [x22]
  b8:	cbnz	w0, 134 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x134>
  bc:	ldr	x0, [sp, #96]
  c0:	add	x1, sp, #0x70
  c4:	cmp	x0, x1
  c8:	b.eq	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
  d4:	str	x23, [sp, #48]
  d8:	bl	0 <abort>
  dc:	ldr	x0, [sp, #96]
  e0:	ldrb	w21, [x0]
  e4:	ldrb	w0, [x22]
  e8:	cbnz	w0, fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>
  ec:	mov	w0, #0x1                   	// #1
  f0:	strb	w0, [x22]
  f4:	strb	w21, [x22, #1]
  f8:	b	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbc>
  fc:	str	x23, [sp, #48]
 100:	ldrb	w23, [x22, #1]
 104:	ldr	x0, [x20, #104]
 108:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 10c:	ldr	x1, [x0]
 110:	ldr	x2, [x1, #32]
 114:	mov	w1, w23
 118:	blr	x2
 11c:	strb	w0, [sp, #136]
 120:	add	x1, sp, #0x88
 124:	mov	x0, x20
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 12c:	ldr	x23, [sp, #48]
 130:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xf4>
 134:	ldrb	w21, [x22, #1]
 138:	ldr	x0, [x20, #104]
 13c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 140:	ldr	x1, [x0]
 144:	ldr	x2, [x1, #32]
 148:	mov	w1, w21
 14c:	blr	x2
 150:	strb	w0, [sp, #137]
 154:	add	x1, sp, #0x89
 158:	mov	x0, x20
 15c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 160:	strb	wzr, [x22]
 164:	b	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbc>
 168:	mov	w1, #0x11                  	// #17
 16c:	mov	x0, x21
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 174:	ands	w19, w0, #0xff
 178:	b.eq	300 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x300>  // b.none
 17c:	ldrb	w0, [x22]
 180:	cbnz	w0, 270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x270>
 184:	ldr	x1, [x21, #272]
 188:	ldr	x2, [x21, #280]
 18c:	add	x8, sp, #0x40
 190:	add	x2, x1, x2
 194:	ldr	x0, [x20, #112]
 198:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 19c:	ldr	x2, [sp, #72]
 1a0:	cbz	x2, 2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ac>
 1a4:	ldr	x1, [sp, #64]
 1a8:	add	x21, sp, #0x60
 1ac:	mov	x8, x21
 1b0:	add	x2, x1, x2
 1b4:	ldr	x0, [x20, #112]
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1bc:	ldr	x0, [sp, #64]
 1c0:	ldr	x1, [sp, #96]
 1c4:	add	x21, x21, #0x10
 1c8:	cmp	x1, x21
 1cc:	b.eq	2b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2b4>  // b.none
 1d0:	add	x2, sp, #0x50
 1d4:	cmp	x0, x2
 1d8:	b.eq	680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x680>  // b.none
 1dc:	ldr	x2, [sp, #80]
 1e0:	str	x1, [sp, #64]
 1e4:	ldr	x1, [sp, #104]
 1e8:	str	x1, [sp, #72]
 1ec:	ldr	x1, [sp, #112]
 1f0:	str	x1, [sp, #80]
 1f4:	cbz	x0, 694 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x694>
 1f8:	str	x0, [sp, #96]
 1fc:	str	x2, [sp, #112]
 200:	str	xzr, [sp, #104]
 204:	ldr	x0, [sp, #96]
 208:	strb	wzr, [x0]
 20c:	ldr	x0, [sp, #96]
 210:	add	x1, sp, #0x70
 214:	cmp	x0, x1
 218:	b.eq	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x220>  // b.none
 21c:	bl	0 <_ZdlPv>
 220:	ldr	x0, [x20, #32]
 224:	ldr	x1, [x20, #40]
 228:	cmp	x0, x1
 22c:	b.eq	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ec>  // b.none
 230:	add	x1, x0, #0x10
 234:	str	x1, [x0]
 238:	ldr	x1, [sp, #64]
 23c:	mov	w3, #0x0                   	// #0
 240:	ldr	x2, [sp, #72]
 244:	add	x2, x1, x2
 248:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 24c:	ldr	x0, [x20, #32]
 250:	add	x0, x0, #0x20
 254:	str	x0, [x20, #32]
 258:	ldr	x0, [sp, #64]
 25c:	add	x1, sp, #0x50
 260:	cmp	x0, x1
 264:	b.eq	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>  // b.none
 268:	bl	0 <_ZdlPv>
 26c:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 270:	str	x23, [sp, #48]
 274:	ldrb	w23, [x22, #1]
 278:	ldr	x0, [x20, #104]
 27c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 280:	ldr	x1, [x0]
 284:	ldr	x2, [x1, #32]
 288:	mov	w1, w23
 28c:	blr	x2
 290:	strb	w0, [sp, #138]
 294:	add	x1, sp, #0x8a
 298:	mov	x0, x20
 29c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a0:	strb	wzr, [x22]
 2a4:	ldr	x23, [sp, #48]
 2a8:	b	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x184>
 2ac:	str	x23, [sp, #48]
 2b0:	bl	0 <abort>
 2b4:	ldr	x2, [sp, #104]
 2b8:	cbz	x2, 2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2bc:	cmp	x2, #0x1
 2c0:	b.eq	2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2e0>  // b.none
 2c4:	add	x1, sp, #0x70
 2c8:	bl	0 <memcpy>
 2cc:	ldr	x0, [sp, #104]
 2d0:	str	x0, [sp, #72]
 2d4:	ldr	x1, [sp, #64]
 2d8:	strb	wzr, [x1, x0]
 2dc:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>
 2e0:	ldrb	w1, [sp, #112]
 2e4:	strb	w1, [x0]
 2e8:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2ec:	add	x2, sp, #0x40
 2f0:	mov	x1, x0
 2f4:	add	x0, x20, #0x18
 2f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2fc:	b	258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x258>
 300:	mov	w1, #0xf                   	// #15
 304:	mov	x0, x21
 308:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 30c:	ands	w19, w0, #0xff
 310:	b.eq	3a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3a4>  // b.none
 314:	ldrb	w0, [x22]
 318:	cbnz	w0, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x360>
 31c:	ldr	x1, [x21, #272]
 320:	ldr	x2, [x21, #280]
 324:	mov	w3, #0x1                   	// #1
 328:	add	x2, x1, x2
 32c:	ldr	x0, [x20, #112]
 330:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 334:	and	w1, w0, #0xffff
 338:	ubfx	x2, x0, #16, #8
 33c:	tbnz	w0, #16, 344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x344>
 340:	cbz	w1, 39c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x39c>
 344:	ldrb	w0, [x20, #98]
 348:	orr	w0, w0, w2
 34c:	ldrh	w2, [x20, #96]
 350:	orr	w1, w1, w2
 354:	strh	w1, [x20, #96]
 358:	strb	w0, [x20, #98]
 35c:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 360:	str	x23, [sp, #48]
 364:	ldrb	w23, [x22, #1]
 368:	ldr	x0, [x20, #104]
 36c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 370:	ldr	x1, [x0]
 374:	ldr	x2, [x1, #32]
 378:	mov	w1, w23
 37c:	blr	x2
 380:	strb	w0, [sp, #139]
 384:	add	x1, sp, #0x8b
 388:	mov	x0, x20
 38c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 390:	strb	wzr, [x22]
 394:	ldr	x23, [sp, #48]
 398:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 39c:	str	x23, [sp, #48]
 3a0:	bl	0 <abort>
 3a4:	mov	x0, x21
 3a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3ac:	ands	w19, w0, #0xff
 3b0:	b.eq	40c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x40c>  // b.none
 3b4:	ldr	x0, [x21, #272]
 3b8:	ldrb	w21, [x0]
 3bc:	ldrb	w0, [x22]
 3c0:	cbnz	w0, 3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d4>
 3c4:	mov	w0, #0x1                   	// #1
 3c8:	strb	w0, [x22]
 3cc:	strb	w21, [x22, #1]
 3d0:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 3d4:	str	x23, [sp, #48]
 3d8:	ldrb	w23, [x22, #1]
 3dc:	ldr	x0, [x20, #104]
 3e0:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 3e4:	ldr	x1, [x0]
 3e8:	ldr	x2, [x1, #32]
 3ec:	mov	w1, w23
 3f0:	blr	x2
 3f4:	strb	w0, [sp, #140]
 3f8:	add	x1, sp, #0x8c
 3fc:	mov	x0, x20
 400:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 404:	ldr	x23, [sp, #48]
 408:	b	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3cc>
 40c:	mov	w1, #0x1c                  	// #28
 410:	mov	x0, x21
 414:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 418:	ands	w19, w0, #0xff
 41c:	b.eq	57c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x57c>  // b.none
 420:	str	x23, [sp, #48]
 424:	ldrb	w23, [x22]
 428:	cbnz	w23, 4b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b8>
 42c:	ldr	w0, [x21]
 430:	tbz	w0, #4, 44c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x44c>
 434:	mov	w0, #0x1                   	// #1
 438:	strb	w0, [x22]
 43c:	mov	w0, #0x2d                  	// #45
 440:	strb	w0, [x22, #1]
 444:	ldr	x23, [sp, #48]
 448:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 44c:	mov	w1, #0xb                   	// #11
 450:	mov	x0, x21
 454:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 458:	and	w0, w0, #0xff
 45c:	cbz	w0, 4b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b4>
 460:	ldrb	w0, [x22]
 464:	cbnz	w0, 484 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x484>
 468:	mov	w0, #0x1                   	// #1
 46c:	strb	w0, [x22]
 470:	mov	w0, #0x2d                  	// #45
 474:	strb	w0, [x22, #1]
 478:	mov	w19, w23
 47c:	ldr	x23, [sp, #48]
 480:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 484:	ldrb	w19, [x22, #1]
 488:	ldr	x0, [x20, #104]
 48c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 490:	ldr	x1, [x0]
 494:	ldr	x2, [x1, #32]
 498:	mov	w1, w19
 49c:	blr	x2
 4a0:	strb	w0, [sp, #141]
 4a4:	add	x1, sp, #0x8d
 4a8:	mov	x0, x20
 4ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4b0:	b	470 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x470>
 4b4:	bl	0 <abort>
 4b8:	mov	x0, x21
 4bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4c0:	ands	w19, w0, #0xff
 4c4:	b.eq	4e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4e8>  // b.none
 4c8:	ldr	x0, [x21, #272]
 4cc:	ldrb	w2, [x0]
 4d0:	ldrb	w1, [x22, #1]
 4d4:	mov	x0, x20
 4d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4dc:	strb	wzr, [x22]
 4e0:	ldr	x23, [sp, #48]
 4e4:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 4e8:	mov	w1, #0x1c                  	// #28
 4ec:	mov	x0, x21
 4f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4f4:	ands	w19, w0, #0xff
 4f8:	b.ne	52c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x52c>  // b.any
 4fc:	ldr	w0, [x21, #152]
 500:	cmp	w0, #0xb
 504:	b.ne	548 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x548>  // b.any
 508:	ldrb	w0, [x22]
 50c:	cbnz	w0, 54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x54c>
 510:	mov	w0, #0x1                   	// #1
 514:	strb	w0, [x22]
 518:	mov	w0, #0x2d                  	// #45
 51c:	strb	w0, [x22, #1]
 520:	mov	w19, w23
 524:	ldr	x23, [sp, #48]
 528:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 52c:	mov	w2, #0x2d                  	// #45
 530:	ldrb	w1, [x22, #1]
 534:	mov	x0, x20
 538:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 53c:	strb	wzr, [x22]
 540:	ldr	x23, [sp, #48]
 544:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 548:	bl	0 <abort>
 54c:	ldrb	w19, [x22, #1]
 550:	ldr	x0, [x20, #104]
 554:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 558:	ldr	x1, [x0]
 55c:	ldr	x2, [x1, #32]
 560:	mov	w1, w19
 564:	blr	x2
 568:	strb	w0, [sp, #142]
 56c:	add	x1, sp, #0x8e
 570:	mov	x0, x20
 574:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 578:	b	518 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x518>
 57c:	mov	w1, #0xe                   	// #14
 580:	mov	x0, x21
 584:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 588:	ands	w19, w0, #0xff
 58c:	b.eq	678 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x678>  // b.none
 590:	ldrb	w0, [x22]
 594:	cbnz	w0, 5fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5fc>
 598:	ldr	x1, [x21, #272]
 59c:	ldr	x0, [x21, #392]
 5a0:	ldrb	w2, [x1]
 5a4:	ldr	x0, [x0, #48]
 5a8:	ldrh	w22, [x0, x2, lsl #1]
 5ac:	and	w22, w22, #0x100
 5b0:	ldr	x2, [x21, #280]
 5b4:	mov	w3, #0x1                   	// #1
 5b8:	add	x2, x1, x2
 5bc:	ldr	x0, [x20, #112]
 5c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5c4:	str	w0, [sp, #96]
 5c8:	ubfx	x1, x0, #16, #8
 5cc:	tbnz	w0, #16, 5d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5d8>
 5d0:	ldrh	w0, [sp, #96]
 5d4:	cbz	w0, 638 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x638>
 5d8:	cbnz	w22, 640 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x640>
 5dc:	ldrb	w0, [x20, #98]
 5e0:	orr	w0, w0, w1
 5e4:	ldrh	w1, [sp, #96]
 5e8:	ldrh	w2, [x20, #96]
 5ec:	orr	w1, w1, w2
 5f0:	strh	w1, [x20, #96]
 5f4:	strb	w0, [x20, #98]
 5f8:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 5fc:	str	x23, [sp, #48]
 600:	ldrb	w23, [x22, #1]
 604:	ldr	x0, [x20, #104]
 608:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 60c:	ldr	x1, [x0]
 610:	ldr	x2, [x1, #32]
 614:	mov	w1, w23
 618:	blr	x2
 61c:	strb	w0, [sp, #143]
 620:	add	x1, sp, #0x8f
 624:	mov	x0, x20
 628:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 62c:	strb	wzr, [x22]
 630:	ldr	x23, [sp, #48]
 634:	b	598 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x598>
 638:	str	x23, [sp, #48]
 63c:	bl	0 <abort>
 640:	ldr	x1, [x20, #80]
 644:	ldr	x0, [x20, #88]
 648:	cmp	x1, x0
 64c:	b.eq	668 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x668>  // b.none
 650:	ldr	w0, [sp, #96]
 654:	str	w0, [x1]
 658:	ldr	x0, [x20, #80]
 65c:	add	x0, x0, #0x4
 660:	str	x0, [x20, #80]
 664:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 668:	add	x2, sp, #0x60
 66c:	add	x0, x20, #0x48
 670:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 674:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 678:	str	x23, [sp, #48]
 67c:	bl	0 <abort>
 680:	str	x1, [sp, #64]
 684:	ldr	x0, [sp, #104]
 688:	str	x0, [sp, #72]
 68c:	ldr	x0, [sp, #112]
 690:	str	x0, [sp, #80]
 694:	add	x0, sp, #0x70
 698:	str	x0, [sp, #96]
 69c:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>:
   0:	stp	x29, x30, [sp, #-480]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	mov	x24, x0
  1c:	ldr	x0, [x0, #384]
  20:	str	xzr, [sp, #288]
  24:	str	xzr, [sp, #296]
  28:	str	xzr, [sp, #304]
  2c:	str	xzr, [sp, #312]
  30:	str	xzr, [sp, #320]
  34:	str	xzr, [sp, #328]
  38:	str	xzr, [sp, #336]
  3c:	str	xzr, [sp, #344]
  40:	str	xzr, [sp, #352]
  44:	str	xzr, [sp, #360]
  48:	str	xzr, [sp, #368]
  4c:	str	xzr, [sp, #376]
  50:	strh	wzr, [sp, #384]
  54:	strb	wzr, [sp, #386]
  58:	str	x0, [sp, #392]
  5c:	str	x0, [sp, #400]
  60:	strb	w1, [sp, #408]
  64:	str	xzr, [sp, #416]
  68:	str	xzr, [sp, #424]
  6c:	str	xzr, [sp, #432]
  70:	str	xzr, [sp, #440]
  74:	strb	wzr, [sp, #280]
  78:	strb	wzr, [sp, #281]
  7c:	ldr	w0, [x24]
  80:	tbz	w0, #4, 128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x128>
  84:	add	x20, sp, #0x120
  88:	add	x19, sp, #0x118
  8c:	mov	x2, x20
  90:	mov	x1, x19
  94:	mov	x0, x24
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  9c:	and	w0, w0, #0xff
  a0:	cbnz	w0, 8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x8c>
  a4:	ldrb	w0, [sp, #280]
  a8:	cbnz	w0, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x178>
  ac:	ldr	x19, [sp, #288]
  b0:	ldr	x20, [sp, #296]
  b4:	cmp	x19, x20
  b8:	b.eq	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xf4>  // b.none
  bc:	sub	x2, x20, x19
  c0:	clz	x0, x2
  c4:	mov	w2, #0x3f                  	// #63
  c8:	sub	w2, w2, w0
  cc:	mov	w21, #0x0                   	// #0
  d0:	mov	w3, w21
  d4:	sbfiz	x2, x2, #1, #32
  d8:	mov	x1, x20
  dc:	mov	x0, x19
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  e4:	mov	w2, w21
  e8:	mov	x1, x20
  ec:	mov	x0, x19
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  f4:	mov	w2, #0x0                   	// #0
  f8:	ldr	x1, [sp, #296]
  fc:	ldr	x0, [sp, #288]
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 104:	ldr	x2, [sp, #296]
 108:	mov	x1, x0
 10c:	add	x0, sp, #0x120
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 114:	mov	x20, #0x0                   	// #0
 118:	add	x25, sp, #0x120
 11c:	mov	x23, #0x1                   	// #1
 120:	add	x22, sp, #0x1a0
 124:	b	1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1c4>
 128:	mov	x0, x24
 12c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 130:	and	w0, w0, #0xff
 134:	cbz	w0, 150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x150>
 138:	mov	w0, #0x1                   	// #1
 13c:	strb	w0, [sp, #280]
 140:	ldr	x0, [x24, #272]
 144:	ldrb	w0, [x0]
 148:	strb	w0, [sp, #281]
 14c:	b	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x84>
 150:	mov	w1, #0x1c                  	// #28
 154:	mov	x0, x24
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 15c:	and	w0, w0, #0xff
 160:	cbz	w0, 84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x84>
 164:	mov	w0, #0x1                   	// #1
 168:	strb	w0, [sp, #280]
 16c:	mov	w0, #0x2d                  	// #45
 170:	strb	w0, [sp, #281]
 174:	b	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x84>
 178:	ldrb	w19, [sp, #281]
 17c:	ldr	x0, [sp, #392]
 180:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 184:	ldr	x1, [x0]
 188:	ldr	x2, [x1, #32]
 18c:	mov	w1, w19
 190:	blr	x2
 194:	strb	w0, [sp, #479]
 198:	add	x1, sp, #0x1df
 19c:	add	x0, sp, #0x120
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1a4:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xac>
 1a8:	lsl	x19, x23, x19
 1ac:	ldr	x0, [x22, x21, lsl #3]
 1b0:	bic	x19, x0, x19
 1b4:	str	x19, [x22, x21, lsl #3]
 1b8:	add	x20, x20, #0x1
 1bc:	cmp	x20, #0x100
 1c0:	b.eq	1f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1f4>  // b.none
 1c4:	lsr	x21, x20, #6
 1c8:	and	w19, w20, #0x3f
 1cc:	mov	w2, #0x0                   	// #0
 1d0:	mov	w1, w20
 1d4:	mov	x0, x25
 1d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1dc:	and	w0, w0, #0xff
 1e0:	cbz	w0, 1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1a8>
 1e4:	lsl	x19, x23, x19
 1e8:	ldr	x0, [x22, x21, lsl #3]
 1ec:	orr	x19, x19, x0
 1f0:	b	1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1b4>
 1f4:	ldr	x20, [x24, #256]
 1f8:	ldr	x0, [sp, #288]
 1fc:	str	x0, [sp, #120]
 200:	ldr	x0, [sp, #296]
 204:	str	x0, [sp, #128]
 208:	ldr	x0, [sp, #304]
 20c:	str	x0, [sp, #136]
 210:	str	xzr, [sp, #304]
 214:	str	xzr, [sp, #296]
 218:	str	xzr, [sp, #288]
 21c:	ldr	x0, [sp, #312]
 220:	str	x0, [sp, #144]
 224:	ldr	x0, [sp, #320]
 228:	str	x0, [sp, #152]
 22c:	ldr	x0, [sp, #328]
 230:	str	x0, [sp, #160]
 234:	str	xzr, [sp, #328]
 238:	str	xzr, [sp, #320]
 23c:	str	xzr, [sp, #312]
 240:	ldr	x0, [sp, #336]
 244:	str	x0, [sp, #168]
 248:	ldr	x0, [sp, #344]
 24c:	str	x0, [sp, #176]
 250:	ldr	x0, [sp, #352]
 254:	str	x0, [sp, #184]
 258:	str	xzr, [sp, #352]
 25c:	str	xzr, [sp, #344]
 260:	str	xzr, [sp, #336]
 264:	ldr	x0, [sp, #360]
 268:	str	x0, [sp, #192]
 26c:	ldr	x0, [sp, #368]
 270:	str	x0, [sp, #200]
 274:	ldr	x0, [sp, #376]
 278:	str	x0, [sp, #208]
 27c:	str	xzr, [sp, #376]
 280:	str	xzr, [sp, #368]
 284:	str	xzr, [sp, #360]
 288:	ldr	w0, [sp, #384]
 28c:	str	w0, [sp, #216]
 290:	ldr	x0, [sp, #392]
 294:	str	x0, [sp, #224]
 298:	ldr	x0, [sp, #400]
 29c:	str	x0, [sp, #232]
 2a0:	ldrb	w0, [sp, #408]
 2a4:	strb	w0, [sp, #240]
 2a8:	add	x1, sp, #0x78
 2ac:	add	x0, x1, #0x80
 2b0:	add	x2, sp, #0x1a0
 2b4:	ld1	{v0.16b, v1.16b}, [x2]
 2b8:	st1	{v0.16b, v1.16b}, [x0]
 2bc:	add	x19, sp, #0x58
 2c0:	mov	x0, x19
 2c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 2c8:	mov	x1, x19
 2cc:	mov	x0, x20
 2d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 2d4:	str	x20, [sp, #448]
 2d8:	str	x0, [sp, #456]
 2dc:	str	x0, [sp, #464]
 2e0:	add	x1, sp, #0x1c0
 2e4:	add	x0, x24, #0x130
 2e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 2ec:	ldr	x3, [sp, #104]
 2f0:	cbz	x3, 304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x304>
 2f4:	add	x0, sp, #0x58
 2f8:	mov	w2, #0x3                   	// #3
 2fc:	mov	x1, x0
 300:	blr	x3
 304:	ldr	x0, [sp, #192]
 308:	cbz	x0, 310 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x310>
 30c:	bl	0 <_ZdlPv>
 310:	ldr	x19, [sp, #168]
 314:	ldr	x21, [sp, #176]
 318:	cmp	x19, x21
 31c:	b.ne	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x3cc>  // b.any
 320:	ldr	x0, [sp, #168]
 324:	cbz	x0, 32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x32c>
 328:	bl	0 <_ZdlPv>
 32c:	ldr	x19, [sp, #144]
 330:	ldr	x20, [sp, #152]
 334:	cmp	x19, x20
 338:	b.ne	408 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x408>  // b.any
 33c:	ldr	x0, [sp, #144]
 340:	cbz	x0, 348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x348>
 344:	bl	0 <_ZdlPv>
 348:	ldr	x0, [sp, #120]
 34c:	cbz	x0, 354 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x354>
 350:	bl	0 <_ZdlPv>
 354:	ldr	x0, [sp, #360]
 358:	cbz	x0, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x360>
 35c:	bl	0 <_ZdlPv>
 360:	ldr	x19, [sp, #336]
 364:	ldr	x21, [sp, #344]
 368:	cmp	x19, x21
 36c:	b.ne	42c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x42c>  // b.any
 370:	ldr	x0, [sp, #336]
 374:	cbz	x0, 37c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x37c>
 378:	bl	0 <_ZdlPv>
 37c:	ldr	x19, [sp, #312]
 380:	ldr	x20, [sp, #320]
 384:	cmp	x19, x20
 388:	b.ne	464 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x464>  // b.any
 38c:	ldr	x0, [sp, #312]
 390:	cbz	x0, 398 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x398>
 394:	bl	0 <_ZdlPv>
 398:	ldr	x0, [sp, #288]
 39c:	cbz	x0, 3a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x3a4>
 3a0:	bl	0 <_ZdlPv>
 3a4:	ldp	x19, x20, [sp, #16]
 3a8:	ldp	x21, x22, [sp, #32]
 3ac:	ldp	x23, x24, [sp, #48]
 3b0:	ldr	x25, [sp, #64]
 3b4:	ldp	x29, x30, [sp], #480
 3b8:	ret
 3bc:	bl	0 <_ZdlPv>
 3c0:	add	x19, x19, #0x40
 3c4:	cmp	x21, x19
 3c8:	b.eq	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x320>  // b.none
 3cc:	ldr	x0, [x19, #32]
 3d0:	mov	x20, x19
 3d4:	add	x1, x19, #0x30
 3d8:	cmp	x0, x1
 3dc:	b.eq	3e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x3e4>  // b.none
 3e0:	bl	0 <_ZdlPv>
 3e4:	ldr	x0, [x19]
 3e8:	add	x20, x20, #0x10
 3ec:	cmp	x0, x20
 3f0:	b.ne	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x3bc>  // b.any
 3f4:	b	3c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x3c0>
 3f8:	bl	0 <_ZdlPv>
 3fc:	add	x19, x19, #0x20
 400:	cmp	x20, x19
 404:	b.eq	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x33c>  // b.none
 408:	mov	x1, x19
 40c:	ldr	x0, [x1], #16
 410:	cmp	x0, x1
 414:	b.ne	3f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x3f8>  // b.any
 418:	b	3fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x3fc>
 41c:	bl	0 <_ZdlPv>
 420:	add	x19, x19, #0x40
 424:	cmp	x21, x19
 428:	b.eq	370 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x370>  // b.none
 42c:	ldr	x0, [x19, #32]
 430:	mov	x20, x19
 434:	add	x1, x19, #0x30
 438:	cmp	x0, x1
 43c:	b.eq	444 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x444>  // b.none
 440:	bl	0 <_ZdlPv>
 444:	ldr	x0, [x19]
 448:	add	x20, x20, #0x10
 44c:	cmp	x0, x20
 450:	b.ne	41c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x41c>  // b.any
 454:	b	420 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x420>
 458:	add	x19, x19, #0x20
 45c:	cmp	x20, x19
 460:	b.eq	38c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x38c>  // b.none
 464:	mov	x1, x19
 468:	ldr	x0, [x1], #16
 46c:	cmp	x0, x1
 470:	b.eq	458 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x458>  // b.none
 474:	bl	0 <_ZdlPv>
 478:	b	458 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x458>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	and	w23, w2, #0xff
  1c:	cmp	w23, w1, uxtb
  20:	b.cc	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x240>  // b.lo, b.ul, b.last
  24:	mov	x19, x0
  28:	and	w3, w1, #0xff
  2c:	add	x22, x0, #0x30
  30:	add	x0, sp, #0x90
  34:	add	x1, x0, #0x10
  38:	str	x1, [sp, #144]
  3c:	mov	w2, w3
  40:	mov	x1, #0x1                   	// #1
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  48:	ldr	x25, [sp, #144]
  4c:	ldr	x21, [sp, #152]
  50:	add	x21, x25, x21
  54:	ldr	x0, [x19, #104]
  58:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  5c:	mov	x20, x0
  60:	add	x0, sp, #0xb0
  64:	add	x24, x0, #0x10
  68:	str	x24, [sp, #176]
  6c:	mov	w3, #0x0                   	// #0
  70:	mov	x2, x21
  74:	mov	x1, x25
  78:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  7c:	ldr	x1, [sp, #176]
  80:	ldr	x0, [x20]
  84:	add	x8, sp, #0x50
  88:	ldr	x3, [x0, #24]
  8c:	ldr	x2, [sp, #184]
  90:	add	x2, x1, x2
  94:	mov	x0, x20
  98:	blr	x3
  9c:	ldr	x0, [sp, #176]
  a0:	cmp	x0, x24
  a4:	b.eq	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xac>  // b.none
  a8:	bl	0 <_ZdlPv>
  ac:	ldr	x0, [sp, #144]
  b0:	add	x1, sp, #0xa0
  b4:	cmp	x0, x1
  b8:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xc0>  // b.none
  bc:	bl	0 <_ZdlPv>
  c0:	add	x0, sp, #0x90
  c4:	add	x1, x0, #0x10
  c8:	str	x1, [sp, #144]
  cc:	mov	w2, w23
  d0:	mov	x1, #0x1                   	// #1
  d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  d8:	ldr	x23, [sp, #144]
  dc:	ldr	x20, [sp, #152]
  e0:	add	x20, x23, x20
  e4:	ldr	x0, [x19, #104]
  e8:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  ec:	mov	x19, x0
  f0:	add	x0, sp, #0xb0
  f4:	add	x21, x0, #0x10
  f8:	str	x21, [sp, #176]
  fc:	mov	w3, #0x0                   	// #0
 100:	mov	x2, x20
 104:	mov	x1, x23
 108:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
 10c:	ldr	x1, [sp, #176]
 110:	ldr	x0, [x19]
 114:	add	x8, sp, #0x70
 118:	ldr	x3, [x0, #24]
 11c:	ldr	x2, [sp, #184]
 120:	add	x2, x1, x2
 124:	mov	x0, x19
 128:	blr	x3
 12c:	ldr	x0, [sp, #176]
 130:	cmp	x0, x21
 134:	b.eq	13c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x13c>  // b.none
 138:	bl	0 <_ZdlPv>
 13c:	ldr	x0, [sp, #144]
 140:	add	x1, sp, #0xa0
 144:	cmp	x0, x1
 148:	b.eq	150 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x150>  // b.none
 14c:	bl	0 <_ZdlPv>
 150:	add	x0, sp, #0xc0
 154:	str	x0, [sp, #176]
 158:	ldr	x0, [sp, #80]
 15c:	add	x1, sp, #0x60
 160:	cmp	x0, x1
 164:	b.eq	244 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x244>  // b.none
 168:	str	x0, [sp, #176]
 16c:	ldr	x0, [sp, #96]
 170:	str	x0, [sp, #192]
 174:	ldr	x0, [sp, #88]
 178:	str	x0, [sp, #184]
 17c:	add	x0, sp, #0x60
 180:	str	x0, [sp, #80]
 184:	str	xzr, [sp, #88]
 188:	strb	wzr, [sp, #96]
 18c:	add	x0, sp, #0xe0
 190:	str	x0, [sp, #208]
 194:	ldr	x0, [sp, #112]
 198:	add	x1, sp, #0x80
 19c:	cmp	x0, x1
 1a0:	b.eq	250 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x250>  // b.none
 1a4:	str	x0, [sp, #208]
 1a8:	ldr	x0, [sp, #128]
 1ac:	str	x0, [sp, #224]
 1b0:	ldr	x0, [sp, #120]
 1b4:	str	x0, [sp, #216]
 1b8:	add	x0, sp, #0x80
 1bc:	str	x0, [sp, #112]
 1c0:	str	xzr, [sp, #120]
 1c4:	strb	wzr, [sp, #128]
 1c8:	add	x19, sp, #0xb0
 1cc:	mov	x1, x19
 1d0:	mov	x0, x22
 1d4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
 1d8:	ldr	x0, [sp, #208]
 1dc:	add	x19, x19, #0x30
 1e0:	cmp	x0, x19
 1e4:	b.eq	1ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1ec>  // b.none
 1e8:	bl	0 <_ZdlPv>
 1ec:	ldr	x0, [sp, #176]
 1f0:	add	x1, sp, #0xc0
 1f4:	cmp	x0, x1
 1f8:	b.eq	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x200>  // b.none
 1fc:	bl	0 <_ZdlPv>
 200:	ldr	x0, [sp, #112]
 204:	add	x1, sp, #0x80
 208:	cmp	x0, x1
 20c:	b.eq	214 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x214>  // b.none
 210:	bl	0 <_ZdlPv>
 214:	ldr	x0, [sp, #80]
 218:	add	x1, sp, #0x60
 21c:	cmp	x0, x1
 220:	b.eq	228 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x228>  // b.none
 224:	bl	0 <_ZdlPv>
 228:	ldp	x19, x20, [sp, #16]
 22c:	ldp	x21, x22, [sp, #32]
 230:	ldp	x23, x24, [sp, #48]
 234:	ldr	x25, [sp, #64]
 238:	ldp	x29, x30, [sp], #240
 23c:	ret
 240:	bl	0 <abort>
 244:	ldp	x0, x1, [sp, #96]
 248:	stp	x0, x1, [sp, #192]
 24c:	b	174 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x174>
 250:	ldp	x0, x1, [sp, #128]
 254:	stp	x0, x1, [sp, #224]
 258:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1b0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	mov	x22, x1
  18:	mov	x21, x2
  1c:	mov	w1, #0xb                   	// #11
  20:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  24:	and	w3, w0, #0xff
  28:	mov	w19, #0x0                   	// #0
  2c:	cbz	w3, 44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x44>
  30:	mov	w0, w19
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x21, x22, [sp, #32]
  3c:	ldp	x29, x30, [sp], #144
  40:	ret
  44:	mov	w1, #0x10                  	// #16
  48:	mov	x0, x20
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  50:	ands	w19, w0, #0xff
  54:	b.eq	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>  // b.none
  58:	ldr	x1, [x20, #272]
  5c:	ldr	x2, [x20, #280]
  60:	add	x8, sp, #0x60
  64:	add	x2, x1, x2
  68:	ldr	x0, [x21, #112]
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  70:	ldr	x0, [sp, #104]
  74:	cbz	x0, bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbc>
  78:	ldr	x0, [sp, #96]
  7c:	ldrb	w0, [x0]
  80:	strb	w0, [sp, #135]
  84:	add	x1, sp, #0x87
  88:	mov	x0, x21
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  90:	ldr	x0, [sp, #104]
  94:	cmp	x0, #0x1
  98:	b.eq	c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xc4>  // b.none
  9c:	ldrb	w0, [x22]
  a0:	cbnz	w0, fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>
  a4:	ldr	x0, [sp, #96]
  a8:	add	x1, sp, #0x70
  ac:	cmp	x0, x1
  b0:	b.eq	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>  // b.none
  b4:	bl	0 <_ZdlPv>
  b8:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
  bc:	str	x23, [sp, #48]
  c0:	bl	0 <abort>
  c4:	ldr	x0, [sp, #96]
  c8:	ldrb	w20, [x0]
  cc:	ldrb	w0, [x22]
  d0:	cbnz	w0, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
  d4:	mov	w0, #0x1                   	// #1
  d8:	strb	w0, [x22]
  dc:	strb	w20, [x22, #1]
  e0:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa4>
  e4:	ldrb	w0, [x22, #1]
  e8:	strb	w0, [sp, #136]
  ec:	add	x1, sp, #0x88
  f0:	mov	x0, x21
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  f8:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xdc>
  fc:	ldrb	w0, [x22, #1]
 100:	strb	w0, [sp, #137]
 104:	add	x1, sp, #0x89
 108:	mov	x0, x21
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 110:	strb	wzr, [x22]
 114:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa4>
 118:	mov	w1, #0x11                  	// #17
 11c:	mov	x0, x20
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 124:	ands	w19, w0, #0xff
 128:	b.eq	290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x290>  // b.none
 12c:	ldrb	w0, [x22]
 130:	cbnz	w0, 220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x220>
 134:	ldr	x1, [x20, #272]
 138:	ldr	x2, [x20, #280]
 13c:	add	x8, sp, #0x40
 140:	add	x2, x1, x2
 144:	ldr	x0, [x21, #112]
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 14c:	ldr	x2, [sp, #72]
 150:	cbz	x2, 23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x23c>
 154:	ldr	x1, [sp, #64]
 158:	add	x20, sp, #0x60
 15c:	mov	x8, x20
 160:	add	x2, x1, x2
 164:	ldr	x0, [x21, #112]
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 16c:	ldr	x0, [sp, #64]
 170:	ldr	x1, [sp, #96]
 174:	add	x20, x20, #0x10
 178:	cmp	x1, x20
 17c:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>  // b.none
 180:	add	x2, sp, #0x50
 184:	cmp	x0, x2
 188:	b.eq	580 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x580>  // b.none
 18c:	ldr	x2, [sp, #80]
 190:	str	x1, [sp, #64]
 194:	ldr	x1, [sp, #104]
 198:	str	x1, [sp, #72]
 19c:	ldr	x1, [sp, #112]
 1a0:	str	x1, [sp, #80]
 1a4:	cbz	x0, 594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>
 1a8:	str	x0, [sp, #96]
 1ac:	str	x2, [sp, #112]
 1b0:	str	xzr, [sp, #104]
 1b4:	ldr	x0, [sp, #96]
 1b8:	strb	wzr, [x0]
 1bc:	ldr	x0, [sp, #96]
 1c0:	add	x1, sp, #0x70
 1c4:	cmp	x0, x1
 1c8:	b.eq	1d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d0>  // b.none
 1cc:	bl	0 <_ZdlPv>
 1d0:	ldr	x0, [x21, #32]
 1d4:	ldr	x1, [x21, #40]
 1d8:	cmp	x0, x1
 1dc:	b.eq	27c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x27c>  // b.none
 1e0:	add	x1, x0, #0x10
 1e4:	str	x1, [x0]
 1e8:	ldr	x1, [sp, #64]
 1ec:	mov	w3, #0x0                   	// #0
 1f0:	ldr	x2, [sp, #72]
 1f4:	add	x2, x1, x2
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1fc:	ldr	x0, [x21, #32]
 200:	add	x0, x0, #0x20
 204:	str	x0, [x21, #32]
 208:	ldr	x0, [sp, #64]
 20c:	add	x1, sp, #0x50
 210:	cmp	x0, x1
 214:	b.eq	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>  // b.none
 218:	bl	0 <_ZdlPv>
 21c:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 220:	ldrb	w0, [x22, #1]
 224:	strb	w0, [sp, #138]
 228:	add	x1, sp, #0x8a
 22c:	mov	x0, x21
 230:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 234:	strb	wzr, [x22]
 238:	b	134 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x134>
 23c:	str	x23, [sp, #48]
 240:	bl	0 <abort>
 244:	ldr	x2, [sp, #104]
 248:	cbz	x2, 25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x25c>
 24c:	cmp	x2, #0x1
 250:	b.eq	270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x270>  // b.none
 254:	add	x1, sp, #0x70
 258:	bl	0 <memcpy>
 25c:	ldr	x0, [sp, #104]
 260:	str	x0, [sp, #72]
 264:	ldr	x1, [sp, #64]
 268:	strb	wzr, [x1, x0]
 26c:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b0>
 270:	ldrb	w1, [sp, #112]
 274:	strb	w1, [x0]
 278:	b	25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x25c>
 27c:	add	x2, sp, #0x40
 280:	mov	x1, x0
 284:	add	x0, x21, #0x18
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 28c:	b	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>
 290:	mov	w1, #0xf                   	// #15
 294:	mov	x0, x20
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 29c:	ands	w19, w0, #0xff
 2a0:	b.eq	314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x314>  // b.none
 2a4:	ldrb	w0, [x22]
 2a8:	cbnz	w0, 2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2f0>
 2ac:	ldr	x1, [x20, #272]
 2b0:	ldr	x2, [x20, #280]
 2b4:	mov	w3, #0x0                   	// #0
 2b8:	add	x2, x1, x2
 2bc:	ldr	x0, [x21, #112]
 2c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2c4:	and	w1, w0, #0xffff
 2c8:	ubfx	x2, x0, #16, #8
 2cc:	tbnz	w0, #16, 2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2d4>
 2d0:	cbz	w1, 30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30c>
 2d4:	ldrb	w0, [x21, #98]
 2d8:	orr	w0, w0, w2
 2dc:	ldrh	w2, [x21, #96]
 2e0:	orr	w1, w1, w2
 2e4:	strh	w1, [x21, #96]
 2e8:	strb	w0, [x21, #98]
 2ec:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 2f0:	ldrb	w0, [x22, #1]
 2f4:	strb	w0, [sp, #139]
 2f8:	add	x1, sp, #0x8b
 2fc:	mov	x0, x21
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 304:	strb	wzr, [x22]
 308:	b	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ac>
 30c:	str	x23, [sp, #48]
 310:	bl	0 <abort>
 314:	mov	x0, x20
 318:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 31c:	ands	w19, w0, #0xff
 320:	b.eq	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x35c>  // b.none
 324:	ldr	x0, [x20, #272]
 328:	ldrb	w20, [x0]
 32c:	ldrb	w0, [x22]
 330:	cbnz	w0, 344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x344>
 334:	mov	w0, #0x1                   	// #1
 338:	strb	w0, [x22]
 33c:	strb	w20, [x22, #1]
 340:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 344:	ldrb	w0, [x22, #1]
 348:	strb	w0, [sp, #140]
 34c:	add	x1, sp, #0x8c
 350:	mov	x0, x21
 354:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 358:	b	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x33c>
 35c:	mov	w1, #0x1c                  	// #28
 360:	mov	x0, x20
 364:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 368:	ands	w19, w0, #0xff
 36c:	b.eq	49c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x49c>  // b.none
 370:	str	x23, [sp, #48]
 374:	ldrb	w23, [x22]
 378:	cbnz	w23, 3f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f0>
 37c:	ldr	w0, [x20]
 380:	tbz	w0, #4, 39c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x39c>
 384:	mov	w0, #0x1                   	// #1
 388:	strb	w0, [x22]
 38c:	mov	w0, #0x2d                  	// #45
 390:	strb	w0, [x22, #1]
 394:	ldr	x23, [sp, #48]
 398:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 39c:	mov	w1, #0xb                   	// #11
 3a0:	mov	x0, x20
 3a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3a8:	and	w0, w0, #0xff
 3ac:	cbz	w0, 3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ec>
 3b0:	ldrb	w0, [x22]
 3b4:	cbnz	w0, 3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d4>
 3b8:	mov	w0, #0x1                   	// #1
 3bc:	strb	w0, [x22]
 3c0:	mov	w0, #0x2d                  	// #45
 3c4:	strb	w0, [x22, #1]
 3c8:	mov	w19, w23
 3cc:	ldr	x23, [sp, #48]
 3d0:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 3d4:	ldrb	w0, [x22, #1]
 3d8:	strb	w0, [sp, #141]
 3dc:	add	x1, sp, #0x8d
 3e0:	mov	x0, x21
 3e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e8:	b	3c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3c0>
 3ec:	bl	0 <abort>
 3f0:	mov	x0, x20
 3f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f8:	ands	w19, w0, #0xff
 3fc:	b.eq	420 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x420>  // b.none
 400:	ldr	x0, [x20, #272]
 404:	ldrb	w2, [x0]
 408:	ldrb	w1, [x22, #1]
 40c:	mov	x0, x21
 410:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 414:	strb	wzr, [x22]
 418:	ldr	x23, [sp, #48]
 41c:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 420:	mov	w1, #0x1c                  	// #28
 424:	mov	x0, x20
 428:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 42c:	ands	w19, w0, #0xff
 430:	b.ne	464 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x464>  // b.any
 434:	ldr	w0, [x20, #152]
 438:	cmp	w0, #0xb
 43c:	b.ne	480 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x480>  // b.any
 440:	ldrb	w0, [x22]
 444:	cbnz	w0, 484 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x484>
 448:	mov	w0, #0x1                   	// #1
 44c:	strb	w0, [x22]
 450:	mov	w0, #0x2d                  	// #45
 454:	strb	w0, [x22, #1]
 458:	mov	w19, w23
 45c:	ldr	x23, [sp, #48]
 460:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 464:	mov	w2, #0x2d                  	// #45
 468:	ldrb	w1, [x22, #1]
 46c:	mov	x0, x21
 470:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 474:	strb	wzr, [x22]
 478:	ldr	x23, [sp, #48]
 47c:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 480:	bl	0 <abort>
 484:	ldrb	w0, [x22, #1]
 488:	strb	w0, [sp, #142]
 48c:	add	x1, sp, #0x8e
 490:	mov	x0, x21
 494:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 498:	b	450 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x450>
 49c:	mov	w1, #0xe                   	// #14
 4a0:	mov	x0, x20
 4a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4a8:	ands	w19, w0, #0xff
 4ac:	b.eq	578 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x578>  // b.none
 4b0:	ldrb	w0, [x22]
 4b4:	cbnz	w0, 51c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x51c>
 4b8:	ldr	x1, [x20, #272]
 4bc:	ldr	x0, [x20, #392]
 4c0:	ldrb	w2, [x1]
 4c4:	ldr	x0, [x0, #48]
 4c8:	ldrh	w22, [x0, x2, lsl #1]
 4cc:	and	w22, w22, #0x100
 4d0:	ldr	x2, [x20, #280]
 4d4:	mov	w3, #0x0                   	// #0
 4d8:	add	x2, x1, x2
 4dc:	ldr	x0, [x21, #112]
 4e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4e4:	str	w0, [sp, #96]
 4e8:	ubfx	x1, x0, #16, #8
 4ec:	tbnz	w0, #16, 4f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4f8>
 4f0:	ldrh	w0, [sp, #96]
 4f4:	cbz	w0, 538 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x538>
 4f8:	cbnz	w22, 540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x540>
 4fc:	ldrb	w0, [x21, #98]
 500:	orr	w0, w0, w1
 504:	ldrh	w1, [sp, #96]
 508:	ldrh	w2, [x21, #96]
 50c:	orr	w1, w1, w2
 510:	strh	w1, [x21, #96]
 514:	strb	w0, [x21, #98]
 518:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 51c:	ldrb	w0, [x22, #1]
 520:	strb	w0, [sp, #143]
 524:	add	x1, sp, #0x8f
 528:	mov	x0, x21
 52c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 530:	strb	wzr, [x22]
 534:	b	4b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b8>
 538:	str	x23, [sp, #48]
 53c:	bl	0 <abort>
 540:	ldr	x1, [x21, #80]
 544:	ldr	x0, [x21, #88]
 548:	cmp	x1, x0
 54c:	b.eq	568 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x568>  // b.none
 550:	ldr	w0, [sp, #96]
 554:	str	w0, [x1]
 558:	ldr	x0, [x21, #80]
 55c:	add	x0, x0, #0x4
 560:	str	x0, [x21, #80]
 564:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 568:	add	x2, sp, #0x60
 56c:	add	x0, x21, #0x48
 570:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 574:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30>
 578:	str	x23, [sp, #48]
 57c:	bl	0 <abort>
 580:	str	x1, [sp, #64]
 584:	ldr	x0, [sp, #104]
 588:	str	x0, [sp, #72]
 58c:	ldr	x0, [sp, #112]
 590:	str	x0, [sp, #80]
 594:	add	x0, sp, #0x70
 598:	str	x0, [sp, #96]
 59c:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>:
   0:	stp	x29, x30, [sp, #-480]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	str	x25, [sp, #64]
  18:	mov	x24, x0
  1c:	ldr	x0, [x0, #384]
  20:	str	xzr, [sp, #288]
  24:	str	xzr, [sp, #296]
  28:	str	xzr, [sp, #304]
  2c:	str	xzr, [sp, #312]
  30:	str	xzr, [sp, #320]
  34:	str	xzr, [sp, #328]
  38:	str	xzr, [sp, #336]
  3c:	str	xzr, [sp, #344]
  40:	str	xzr, [sp, #352]
  44:	str	xzr, [sp, #360]
  48:	str	xzr, [sp, #368]
  4c:	str	xzr, [sp, #376]
  50:	strh	wzr, [sp, #384]
  54:	strb	wzr, [sp, #386]
  58:	str	x0, [sp, #392]
  5c:	str	x0, [sp, #400]
  60:	strb	w1, [sp, #408]
  64:	str	xzr, [sp, #416]
  68:	str	xzr, [sp, #424]
  6c:	str	xzr, [sp, #432]
  70:	str	xzr, [sp, #440]
  74:	strb	wzr, [sp, #280]
  78:	strb	wzr, [sp, #281]
  7c:	ldr	w0, [x24]
  80:	tbz	w0, #4, 128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x128>
  84:	add	x20, sp, #0x120
  88:	add	x19, sp, #0x118
  8c:	mov	x2, x20
  90:	mov	x1, x19
  94:	mov	x0, x24
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  9c:	and	w0, w0, #0xff
  a0:	cbnz	w0, 8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x8c>
  a4:	ldrb	w0, [sp, #280]
  a8:	cbnz	w0, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x178>
  ac:	ldr	x19, [sp, #288]
  b0:	ldr	x20, [sp, #296]
  b4:	cmp	x19, x20
  b8:	b.eq	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xf4>  // b.none
  bc:	sub	x2, x20, x19
  c0:	clz	x0, x2
  c4:	mov	w2, #0x3f                  	// #63
  c8:	sub	w2, w2, w0
  cc:	mov	w21, #0x0                   	// #0
  d0:	mov	w3, w21
  d4:	sbfiz	x2, x2, #1, #32
  d8:	mov	x1, x20
  dc:	mov	x0, x19
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  e4:	mov	w2, w21
  e8:	mov	x1, x20
  ec:	mov	x0, x19
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  f4:	mov	w2, #0x0                   	// #0
  f8:	ldr	x1, [sp, #296]
  fc:	ldr	x0, [sp, #288]
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 104:	ldr	x2, [sp, #296]
 108:	mov	x1, x0
 10c:	add	x0, sp, #0x120
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 114:	mov	x20, #0x0                   	// #0
 118:	add	x25, sp, #0x120
 11c:	mov	x23, #0x1                   	// #1
 120:	add	x22, sp, #0x1a0
 124:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1ac>
 128:	mov	x0, x24
 12c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 130:	and	w0, w0, #0xff
 134:	cbz	w0, 150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x150>
 138:	mov	w0, #0x1                   	// #1
 13c:	strb	w0, [sp, #280]
 140:	ldr	x0, [x24, #272]
 144:	ldrb	w0, [x0]
 148:	strb	w0, [sp, #281]
 14c:	b	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x84>
 150:	mov	w1, #0x1c                  	// #28
 154:	mov	x0, x24
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 15c:	and	w0, w0, #0xff
 160:	cbz	w0, 84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x84>
 164:	mov	w0, #0x1                   	// #1
 168:	strb	w0, [sp, #280]
 16c:	mov	w0, #0x2d                  	// #45
 170:	strb	w0, [sp, #281]
 174:	b	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x84>
 178:	ldrb	w0, [sp, #281]
 17c:	strb	w0, [sp, #479]
 180:	add	x1, sp, #0x1df
 184:	add	x0, sp, #0x120
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 18c:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xac>
 190:	lsl	x19, x23, x19
 194:	ldr	x0, [x22, x21, lsl #3]
 198:	bic	x19, x0, x19
 19c:	str	x19, [x22, x21, lsl #3]
 1a0:	add	x20, x20, #0x1
 1a4:	cmp	x20, #0x100
 1a8:	b.eq	1dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1dc>  // b.none
 1ac:	lsr	x21, x20, #6
 1b0:	and	w19, w20, #0x3f
 1b4:	mov	w2, #0x0                   	// #0
 1b8:	mov	w1, w20
 1bc:	mov	x0, x25
 1c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 1c4:	and	w0, w0, #0xff
 1c8:	cbz	w0, 190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x190>
 1cc:	lsl	x19, x23, x19
 1d0:	ldr	x0, [x22, x21, lsl #3]
 1d4:	orr	x19, x19, x0
 1d8:	b	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x19c>
 1dc:	ldr	x20, [x24, #256]
 1e0:	ldr	x0, [sp, #288]
 1e4:	str	x0, [sp, #120]
 1e8:	ldr	x0, [sp, #296]
 1ec:	str	x0, [sp, #128]
 1f0:	ldr	x0, [sp, #304]
 1f4:	str	x0, [sp, #136]
 1f8:	str	xzr, [sp, #304]
 1fc:	str	xzr, [sp, #296]
 200:	str	xzr, [sp, #288]
 204:	ldr	x0, [sp, #312]
 208:	str	x0, [sp, #144]
 20c:	ldr	x0, [sp, #320]
 210:	str	x0, [sp, #152]
 214:	ldr	x0, [sp, #328]
 218:	str	x0, [sp, #160]
 21c:	str	xzr, [sp, #328]
 220:	str	xzr, [sp, #320]
 224:	str	xzr, [sp, #312]
 228:	ldr	x0, [sp, #336]
 22c:	str	x0, [sp, #168]
 230:	ldr	x0, [sp, #344]
 234:	str	x0, [sp, #176]
 238:	ldr	x0, [sp, #352]
 23c:	str	x0, [sp, #184]
 240:	str	xzr, [sp, #352]
 244:	str	xzr, [sp, #344]
 248:	str	xzr, [sp, #336]
 24c:	ldr	x0, [sp, #360]
 250:	str	x0, [sp, #192]
 254:	ldr	x0, [sp, #368]
 258:	str	x0, [sp, #200]
 25c:	ldr	x0, [sp, #376]
 260:	str	x0, [sp, #208]
 264:	str	xzr, [sp, #376]
 268:	str	xzr, [sp, #368]
 26c:	str	xzr, [sp, #360]
 270:	ldr	w0, [sp, #384]
 274:	str	w0, [sp, #216]
 278:	ldr	x0, [sp, #392]
 27c:	str	x0, [sp, #224]
 280:	ldr	x0, [sp, #400]
 284:	str	x0, [sp, #232]
 288:	ldrb	w0, [sp, #408]
 28c:	strb	w0, [sp, #240]
 290:	add	x1, sp, #0x78
 294:	add	x0, x1, #0x80
 298:	add	x2, sp, #0x1a0
 29c:	ld1	{v0.16b, v1.16b}, [x2]
 2a0:	st1	{v0.16b, v1.16b}, [x0]
 2a4:	add	x19, sp, #0x58
 2a8:	mov	x0, x19
 2ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 2b0:	mov	x1, x19
 2b4:	mov	x0, x20
 2b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 2bc:	str	x20, [sp, #448]
 2c0:	str	x0, [sp, #456]
 2c4:	str	x0, [sp, #464]
 2c8:	add	x1, sp, #0x1c0
 2cc:	add	x0, x24, #0x130
 2d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 2d4:	ldr	x3, [sp, #104]
 2d8:	cbz	x3, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2ec>
 2dc:	add	x0, sp, #0x58
 2e0:	mov	w2, #0x3                   	// #3
 2e4:	mov	x1, x0
 2e8:	blr	x3
 2ec:	ldr	x0, [sp, #192]
 2f0:	cbz	x0, 2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2f8>
 2f4:	bl	0 <_ZdlPv>
 2f8:	ldr	x19, [sp, #168]
 2fc:	ldr	x21, [sp, #176]
 300:	cmp	x19, x21
 304:	b.ne	3b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x3b4>  // b.any
 308:	ldr	x0, [sp, #168]
 30c:	cbz	x0, 314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x314>
 310:	bl	0 <_ZdlPv>
 314:	ldr	x19, [sp, #144]
 318:	ldr	x20, [sp, #152]
 31c:	cmp	x19, x20
 320:	b.ne	3f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x3f0>  // b.any
 324:	ldr	x0, [sp, #144]
 328:	cbz	x0, 330 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x330>
 32c:	bl	0 <_ZdlPv>
 330:	ldr	x0, [sp, #120]
 334:	cbz	x0, 33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x33c>
 338:	bl	0 <_ZdlPv>
 33c:	ldr	x0, [sp, #360]
 340:	cbz	x0, 348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x348>
 344:	bl	0 <_ZdlPv>
 348:	ldr	x19, [sp, #336]
 34c:	ldr	x21, [sp, #344]
 350:	cmp	x19, x21
 354:	b.ne	414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x414>  // b.any
 358:	ldr	x0, [sp, #336]
 35c:	cbz	x0, 364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x364>
 360:	bl	0 <_ZdlPv>
 364:	ldr	x19, [sp, #312]
 368:	ldr	x20, [sp, #320]
 36c:	cmp	x19, x20
 370:	b.ne	44c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x44c>  // b.any
 374:	ldr	x0, [sp, #312]
 378:	cbz	x0, 380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x380>
 37c:	bl	0 <_ZdlPv>
 380:	ldr	x0, [sp, #288]
 384:	cbz	x0, 38c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x38c>
 388:	bl	0 <_ZdlPv>
 38c:	ldp	x19, x20, [sp, #16]
 390:	ldp	x21, x22, [sp, #32]
 394:	ldp	x23, x24, [sp, #48]
 398:	ldr	x25, [sp, #64]
 39c:	ldp	x29, x30, [sp], #480
 3a0:	ret
 3a4:	bl	0 <_ZdlPv>
 3a8:	add	x19, x19, #0x40
 3ac:	cmp	x21, x19
 3b0:	b.eq	308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x308>  // b.none
 3b4:	ldr	x0, [x19, #32]
 3b8:	mov	x20, x19
 3bc:	add	x1, x19, #0x30
 3c0:	cmp	x0, x1
 3c4:	b.eq	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x3cc>  // b.none
 3c8:	bl	0 <_ZdlPv>
 3cc:	ldr	x0, [x19]
 3d0:	add	x20, x20, #0x10
 3d4:	cmp	x0, x20
 3d8:	b.ne	3a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x3a4>  // b.any
 3dc:	b	3a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x3a8>
 3e0:	bl	0 <_ZdlPv>
 3e4:	add	x19, x19, #0x20
 3e8:	cmp	x20, x19
 3ec:	b.eq	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x324>  // b.none
 3f0:	mov	x1, x19
 3f4:	ldr	x0, [x1], #16
 3f8:	cmp	x0, x1
 3fc:	b.ne	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x3e0>  // b.any
 400:	b	3e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x3e4>
 404:	bl	0 <_ZdlPv>
 408:	add	x19, x19, #0x40
 40c:	cmp	x21, x19
 410:	b.eq	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x358>  // b.none
 414:	ldr	x0, [x19, #32]
 418:	mov	x20, x19
 41c:	add	x1, x19, #0x30
 420:	cmp	x0, x1
 424:	b.eq	42c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x42c>  // b.none
 428:	bl	0 <_ZdlPv>
 42c:	ldr	x0, [x19]
 430:	add	x20, x20, #0x10
 434:	cmp	x0, x20
 438:	b.ne	404 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x404>  // b.any
 43c:	b	408 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x408>
 440:	add	x19, x19, #0x20
 444:	cmp	x20, x19
 448:	b.eq	374 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x374>  // b.none
 44c:	mov	x1, x19
 450:	ldr	x0, [x1], #16
 454:	cmp	x0, x1
 458:	b.eq	440 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x440>  // b.none
 45c:	bl	0 <_ZdlPv>
 460:	b	440 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x440>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w1, #0xa                   	// #10
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  18:	mov	w20, w0
  1c:	tst	w0, #0xff
  20:	b.eq	4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x4c>  // b.none
  24:	ldr	w0, [x19]
  28:	tbnz	w0, #0, 78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x78>
  2c:	tbnz	w0, #3, 64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x64>
  30:	mov	w1, w20
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  3c:	mov	w0, #0x1                   	// #1
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	mov	w1, #0x9                   	// #9
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  58:	ands	w0, w0, #0xff
  5c:	b.ne	24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x24>  // b.any
  60:	b	40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x40>
  64:	mov	w1, w20
  68:	mov	x0, x19
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  70:	mov	w0, #0x1                   	// #1
  74:	b	40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x40>
  78:	tbnz	w0, #3, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x90>
  7c:	mov	w1, w20
  80:	mov	x0, x19
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  88:	mov	w0, #0x1                   	// #1
  8c:	b	40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x40>
  90:	mov	w1, w20
  94:	mov	x0, x19
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  9c:	mov	w0, #0x1                   	// #1
  a0:	b	40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x40>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	w1, #0x0                   	// #0
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  18:	ands	w19, w0, #0xff
  1c:	b.eq	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xac>  // b.none
  20:	ldr	w1, [x20]
  24:	tbnz	w1, #4, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x70>
  28:	tbnz	w1, #0, 54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
  2c:	tbnz	w1, #3, 48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x48>
  30:	mov	x0, x20
  34:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  38:	mov	w0, w19
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #176
  44:	ret
  48:	mov	x0, x20
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  50:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  54:	tbnz	w1, #3, 64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
  58:	mov	x0, x20
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  60:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  64:	mov	x0, x20
  68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  6c:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  70:	tbnz	w1, #0, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x90>
  74:	tbnz	w1, #3, 84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x84>
  78:	mov	x0, x20
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  80:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  84:	mov	x0, x20
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  8c:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  90:	tbnz	w1, #3, a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xa0>
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  9c:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  a0:	mov	x0, x20
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  a8:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  b4:	ands	w19, w0, #0xff
  b8:	b.eq	fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xfc>  // b.none
  bc:	ldr	w0, [x20]
  c0:	tbnz	w0, #0, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xe0>
  c4:	tbnz	w0, #3, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xd4>
  c8:	mov	x0, x20
  cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  d0:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  d4:	mov	x0, x20
  d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  dc:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  e0:	tbnz	w0, #3, f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xf0>
  e4:	mov	x0, x20
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  ec:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  f0:	mov	x0, x20
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  f8:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
  fc:	mov	w1, #0x4                   	// #4
 100:	mov	x0, x20
 104:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 108:	ands	w19, w0, #0xff
 10c:	b.eq	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x150>  // b.none
 110:	str	x21, [sp, #32]
 114:	ldr	x21, [x20, #256]
 118:	mov	w1, #0xa                   	// #10
 11c:	mov	x0, x20
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 124:	sxtw	x1, w0
 128:	mov	x0, x21
 12c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 130:	str	x21, [sp, #104]
 134:	str	x0, [sp, #112]
 138:	str	x0, [sp, #120]
 13c:	add	x1, sp, #0x68
 140:	add	x0, x20, #0x130
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 148:	ldr	x21, [sp, #32]
 14c:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
 150:	mov	w1, #0xe                   	// #14
 154:	mov	x0, x20
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 15c:	ands	w19, w0, #0xff
 160:	b.eq	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x1a4>  // b.none
 164:	ldr	w0, [x20]
 168:	tbnz	w0, #0, 188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x188>
 16c:	tbnz	w0, #3, 17c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x17c>
 170:	mov	x0, x20
 174:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 178:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
 17c:	mov	x0, x20
 180:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 184:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
 188:	tbnz	w0, #3, 198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x198>
 18c:	mov	x0, x20
 190:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 194:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
 198:	mov	x0, x20
 19c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1a0:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
 1a4:	mov	w1, #0x6                   	// #6
 1a8:	mov	x0, x20
 1ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1b0:	and	w0, w0, #0xff
 1b4:	cbz	w0, 2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2e4>
 1b8:	str	x21, [sp, #32]
 1bc:	ldr	x21, [x20, #256]
 1c0:	mov	w0, #0xa                   	// #10
 1c4:	str	w0, [sp, #56]
 1c8:	mov	x0, #0xffffffffffffffff    	// #-1
 1cc:	str	x0, [sp, #64]
 1d0:	add	x19, x21, #0x38
 1d4:	add	x1, sp, #0x38
 1d8:	mov	x0, x19
 1dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1e0:	ldr	x19, [x21, #64]
 1e4:	ldr	x0, [x21, #56]
 1e8:	sub	x19, x19, x0
 1ec:	asr	x19, x19, #4
 1f0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1f4:	movk	x0, #0xaaab
 1f8:	mul	x19, x19, x0
 1fc:	mov	x0, #0x86a0                	// #34464
 200:	movk	x0, #0x1, lsl #16
 204:	cmp	x19, x0
 208:	b.hi	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2ac>  // b.pmore
 20c:	sub	x19, x19, #0x1
 210:	ldr	w0, [sp, #56]
 214:	cmp	w0, #0xb
 218:	b.eq	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2b0>  // b.none
 21c:	str	x21, [sp, #56]
 220:	str	x19, [sp, #64]
 224:	str	x19, [sp, #72]
 228:	mov	x0, x20
 22c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 230:	mov	w1, #0x8                   	// #8
 234:	mov	x0, x20
 238:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 23c:	ands	w19, w0, #0xff
 240:	b.eq	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2cc>  // b.none
 244:	add	x8, sp, #0x80
 248:	mov	x0, x20
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 250:	ldr	x0, [sp, #72]
 254:	ldr	x1, [sp, #56]
 258:	ldr	x1, [x1, #56]
 25c:	add	x0, x0, x0, lsl #1
 260:	add	x0, x1, x0, lsl #4
 264:	ldr	x1, [sp, #136]
 268:	str	x1, [x0, #8]
 26c:	ldr	x0, [sp, #144]
 270:	str	x0, [sp, #72]
 274:	ldr	x1, [x20, #352]
 278:	ldr	x0, [x20, #368]
 27c:	sub	x0, x0, #0x18
 280:	cmp	x1, x0
 284:	b.eq	2d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2d0>  // b.none
 288:	ldp	x2, x3, [sp, #56]
 28c:	stp	x2, x3, [x1]
 290:	ldr	x0, [sp, #72]
 294:	str	x0, [x1, #16]
 298:	ldr	x1, [x20, #352]
 29c:	add	x1, x1, #0x18
 2a0:	str	x1, [x20, #352]
 2a4:	ldr	x21, [sp, #32]
 2a8:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
 2ac:	bl	0 <abort>
 2b0:	ldr	x3, [sp, #88]
 2b4:	cbz	x3, 21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x21c>
 2b8:	add	x0, sp, #0x48
 2bc:	mov	w2, #0x3                   	// #3
 2c0:	mov	x1, x0
 2c4:	blr	x3
 2c8:	b	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x21c>
 2cc:	bl	0 <abort>
 2d0:	add	x1, sp, #0x38
 2d4:	add	x0, x20, #0x130
 2d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2dc:	ldr	x21, [sp, #32]
 2e0:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
 2e4:	mov	w1, #0x5                   	// #5
 2e8:	mov	x0, x20
 2ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2f0:	and	w0, w0, #0xff
 2f4:	cbz	w0, 3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3cc>
 2f8:	ldr	x19, [x20, #256]
 2fc:	mov	x0, x19
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 304:	str	x19, [sp, #56]
 308:	str	x0, [sp, #64]
 30c:	str	x0, [sp, #72]
 310:	mov	x0, x20
 314:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 318:	mov	w1, #0x8                   	// #8
 31c:	mov	x0, x20
 320:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 324:	ands	w19, w0, #0xff
 328:	b.eq	3b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3b4>  // b.none
 32c:	add	x8, sp, #0x98
 330:	mov	x0, x20
 334:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 338:	ldr	x0, [sp, #72]
 33c:	ldr	x1, [sp, #56]
 340:	ldr	x1, [x1, #56]
 344:	add	x0, x0, x0, lsl #1
 348:	add	x0, x1, x0, lsl #4
 34c:	ldr	x1, [sp, #160]
 350:	str	x1, [x0, #8]
 354:	ldr	x0, [sp, #168]
 358:	str	x0, [sp, #72]
 35c:	ldr	x0, [x20, #256]
 360:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 364:	ldr	x1, [sp, #72]
 368:	ldr	x2, [sp, #56]
 36c:	ldr	x2, [x2, #56]
 370:	add	x1, x1, x1, lsl #1
 374:	add	x1, x2, x1, lsl #4
 378:	str	x0, [x1, #8]
 37c:	str	x0, [sp, #72]
 380:	ldr	x1, [x20, #352]
 384:	ldr	x0, [x20, #368]
 388:	sub	x0, x0, #0x18
 38c:	cmp	x1, x0
 390:	b.eq	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3bc>  // b.none
 394:	ldp	x2, x3, [sp, #56]
 398:	stp	x2, x3, [x1]
 39c:	ldr	x0, [sp, #72]
 3a0:	str	x0, [x1, #16]
 3a4:	ldr	x1, [x20, #352]
 3a8:	add	x1, x1, #0x18
 3ac:	str	x1, [x20, #352]
 3b0:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
 3b4:	str	x21, [sp, #32]
 3b8:	bl	0 <abort>
 3bc:	add	x1, sp, #0x38
 3c0:	add	x0, x20, #0x130
 3c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3c8:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>
 3cc:	mov	x0, x20
 3d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3d4:	and	w19, w0, #0xff
 3d8:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x38>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  18:	and	w0, w0, #0xff
  1c:	cbz	w0, c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xc4>
  20:	ldr	x0, [x19, #352]
  24:	ldr	x1, [x19, #360]
  28:	cmp	x0, x1
  2c:	b.eq	170 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x170>  // b.none
  30:	sub	x1, x0, #0x18
  34:	ldp	x2, x3, [x0, #-24]
  38:	stp	x2, x3, [sp, #56]
  3c:	ldur	x0, [x0, #-8]
  40:	str	x0, [sp, #72]
  44:	add	x20, x19, #0x130
  48:	str	x1, [x20, #48]
  4c:	mov	x0, x19
  50:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  54:	ldr	x0, [x19, #352]
  58:	ldr	x1, [x19, #360]
  5c:	cmp	x0, x1
  60:	b.eq	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x198>  // b.none
  64:	ldur	x22, [x0, #-16]
  68:	ldur	x21, [x0, #-8]
  6c:	sub	x0, x0, #0x18
  70:	str	x0, [x19, #352]
  74:	ldr	x0, [sp, #72]
  78:	ldr	x1, [sp, #56]
  7c:	ldr	x1, [x1, #56]
  80:	add	x0, x0, x0, lsl #1
  84:	add	x0, x1, x0, lsl #4
  88:	str	x22, [x0, #8]
  8c:	str	x21, [sp, #72]
  90:	ldr	x1, [x19, #352]
  94:	ldr	x0, [x19, #368]
  98:	sub	x0, x0, #0x18
  9c:	cmp	x1, x0
  a0:	b.eq	1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1b4>  // b.none
  a4:	ldp	x2, x3, [sp, #56]
  a8:	stp	x2, x3, [x1]
  ac:	ldr	x0, [sp, #72]
  b0:	str	x0, [x1, #16]
  b4:	ldr	x1, [x19, #352]
  b8:	add	x1, x1, #0x18
  bc:	str	x1, [x19, #352]
  c0:	b	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x14c>
  c4:	mov	x0, x19
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  cc:	and	w0, w0, #0xff
  d0:	cbnz	w0, 15c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x15c>
  d4:	ldr	x21, [x19, #256]
  d8:	mov	w0, #0xa                   	// #10
  dc:	str	w0, [sp, #56]
  e0:	mov	x0, #0xffffffffffffffff    	// #-1
  e4:	str	x0, [sp, #64]
  e8:	add	x20, x21, #0x38
  ec:	add	x1, sp, #0x38
  f0:	mov	x0, x20
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  f8:	ldr	x20, [x21, #64]
  fc:	ldr	x0, [x21, #56]
 100:	sub	x20, x20, x0
 104:	asr	x20, x20, #4
 108:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 10c:	movk	x0, #0xaaab
 110:	mul	x20, x20, x0
 114:	mov	x0, #0x86a0                	// #34464
 118:	movk	x0, #0x1, lsl #16
 11c:	cmp	x20, x0
 120:	b.hi	1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1c4>  // b.pmore
 124:	sub	x20, x20, #0x1
 128:	ldr	w0, [sp, #56]
 12c:	cmp	w0, #0xb
 130:	b.eq	1c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1c8>  // b.none
 134:	str	x21, [sp, #104]
 138:	str	x20, [sp, #112]
 13c:	str	x20, [sp, #120]
 140:	add	x1, sp, #0x68
 144:	add	x0, x19, #0x130
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 14c:	ldp	x19, x20, [sp, #16]
 150:	ldp	x21, x22, [sp, #32]
 154:	ldp	x29, x30, [sp], #128
 158:	ret
 15c:	mov	x0, x19
 160:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 164:	and	w0, w0, #0xff
 168:	cbnz	w0, 15c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x15c>
 16c:	b	20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x20>
 170:	ldr	x0, [x19, #376]
 174:	ldur	x0, [x0, #-8]
 178:	ldp	x2, x3, [x0, #480]
 17c:	stp	x2, x3, [sp, #56]
 180:	ldr	x0, [x0, #496]
 184:	str	x0, [sp, #72]
 188:	add	x20, x19, #0x130
 18c:	mov	x0, x20
 190:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 194:	b	4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x4c>
 198:	ldr	x0, [x19, #376]
 19c:	ldur	x0, [x0, #-8]
 1a0:	ldr	x22, [x0, #488]
 1a4:	ldr	x21, [x0, #496]
 1a8:	mov	x0, x20
 1ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 1b0:	b	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x74>
 1b4:	add	x1, sp, #0x38
 1b8:	mov	x0, x20
 1bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 1c0:	b	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x14c>
 1c4:	bl	0 <abort>
 1c8:	ldr	x3, [sp, #88]
 1cc:	cbz	x3, 134 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x134>
 1d0:	add	x0, sp, #0x48
 1d4:	mov	w2, #0x3                   	// #3
 1d8:	mov	x1, x0
 1dc:	blr	x3
 1e0:	b	134 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x134>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>:
   0:	stp	x29, x30, [sp, #-256]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	stp	x27, x28, [sp, #80]
  1c:	mov	x19, x0
  20:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  24:	add	x22, sp, #0xb8
  28:	add	x0, x22, #0x10
  2c:	str	x0, [sp, #120]
  30:	add	x0, sp, #0xe8
  34:	str	x0, [sp, #112]
  38:	b	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x148>
  3c:	ldr	x0, [x19, #376]
  40:	ldur	x0, [x0, #-8]
  44:	ldr	x26, [x0, #480]
  48:	ldr	x1, [x0, #488]
  4c:	str	x1, [sp, #104]
  50:	ldr	x20, [x0, #496]
  54:	add	x23, x19, #0x130
  58:	mov	x0, x23
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  60:	b	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x188>
  64:	ldr	x0, [x19, #376]
  68:	ldur	x0, [x0, #-8]
  6c:	ldr	x28, [x0, #480]
  70:	ldr	x27, [x0, #488]
  74:	ldr	x21, [x0, #496]
  78:	mov	x0, x23
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  80:	b	1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x1b4>
  84:	bl	0 <abort>
  88:	ldr	x0, [x26, #56]
  8c:	add	x20, x20, x20, lsl #1
  90:	add	x20, x0, x20, lsl #4
  94:	str	x24, [x20, #8]
  98:	ldr	x0, [x28, #56]
  9c:	add	x21, x21, x21, lsl #1
  a0:	add	x21, x0, x21, lsl #4
  a4:	str	x24, [x21, #8]
  a8:	ldr	x20, [x19, #256]
  ac:	mov	w0, #0x1                   	// #1
  b0:	str	w0, [sp, #136]
  b4:	str	x27, [sp, #144]
  b8:	ldr	x0, [sp, #104]
  bc:	str	x0, [sp, #152]
  c0:	ldp	x0, x1, [sp, #136]
  c4:	stp	x0, x1, [x22]
  c8:	ldp	x0, x1, [sp, #152]
  cc:	stp	x0, x1, [x22, #16]
  d0:	ldp	x0, x1, [sp, #168]
  d4:	stp	x0, x1, [x22, #32]
  d8:	add	x21, x20, #0x38
  dc:	mov	x1, x22
  e0:	mov	x0, x21
  e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  e8:	ldr	x0, [x21, #8]
  ec:	ldr	x1, [x20, #56]
  f0:	sub	x0, x0, x1
  f4:	asr	x0, x0, #4
  f8:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  fc:	movk	x1, #0xaaab
 100:	mul	x0, x0, x1
 104:	mov	x1, #0x86a0                	// #34464
 108:	movk	x1, #0x1, lsl #16
 10c:	cmp	x0, x1
 110:	b.hi	230 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x230>  // b.pmore
 114:	sub	x21, x0, #0x1
 118:	ldr	w0, [sp, #184]
 11c:	cmp	w0, #0xb
 120:	b.eq	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x234>  // b.none
 124:	ldr	w0, [sp, #136]
 128:	cmp	w0, #0xb
 12c:	b.eq	250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x250>  // b.none
 130:	str	x20, [sp, #232]
 134:	str	x21, [sp, #240]
 138:	str	x24, [sp, #248]
 13c:	ldr	x1, [sp, #112]
 140:	mov	x0, x23
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 148:	mov	w1, #0x13                  	// #19
 14c:	mov	x0, x19
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 154:	and	w0, w0, #0xff
 158:	cbz	w0, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x26c>
 15c:	ldr	x0, [x19, #352]
 160:	ldr	x1, [x19, #360]
 164:	cmp	x0, x1
 168:	b.eq	3c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x3c>  // b.none
 16c:	ldur	x26, [x0, #-24]
 170:	ldur	x1, [x0, #-16]
 174:	str	x1, [sp, #104]
 178:	ldur	x20, [x0, #-8]
 17c:	add	x23, x19, #0x130
 180:	sub	x0, x0, #0x18
 184:	str	x0, [x23, #48]
 188:	mov	x0, x19
 18c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 190:	ldr	x0, [x19, #352]
 194:	ldr	x1, [x19, #360]
 198:	cmp	x0, x1
 19c:	b.eq	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x64>  // b.none
 1a0:	ldur	x28, [x0, #-24]
 1a4:	ldur	x27, [x0, #-16]
 1a8:	ldur	x21, [x0, #-8]
 1ac:	sub	x0, x0, #0x18
 1b0:	str	x0, [x19, #352]
 1b4:	ldr	x24, [x19, #256]
 1b8:	mov	w0, #0xa                   	// #10
 1bc:	str	w0, [sp, #184]
 1c0:	mov	x0, #0xffffffffffffffff    	// #-1
 1c4:	str	x0, [sp, #192]
 1c8:	add	x25, x24, #0x38
 1cc:	mov	x1, x22
 1d0:	mov	x0, x25
 1d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1d8:	ldr	x0, [x24, #64]
 1dc:	ldr	x24, [x24, #56]
 1e0:	sub	x24, x0, x24
 1e4:	asr	x24, x24, #4
 1e8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1ec:	movk	x0, #0xaaab
 1f0:	mul	x24, x24, x0
 1f4:	mov	x0, #0x86a0                	// #34464
 1f8:	movk	x0, #0x1, lsl #16
 1fc:	cmp	x24, x0
 200:	b.hi	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x84>  // b.pmore
 204:	sub	x24, x24, #0x1
 208:	ldr	w0, [sp, #184]
 20c:	cmp	w0, #0xb
 210:	b.ne	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x88>  // b.any
 214:	ldr	x3, [sp, #216]
 218:	cbz	x3, 88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x88>
 21c:	mov	w2, #0x3                   	// #3
 220:	ldr	x0, [sp, #120]
 224:	mov	x1, x0
 228:	blr	x3
 22c:	b	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x88>
 230:	bl	0 <abort>
 234:	ldr	x3, [sp, #216]
 238:	cbz	x3, 124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x124>
 23c:	mov	w2, #0x3                   	// #3
 240:	ldr	x0, [sp, #120]
 244:	mov	x1, x0
 248:	blr	x3
 24c:	b	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x124>
 250:	ldr	x3, [sp, #168]
 254:	cbz	x3, 130 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x130>
 258:	add	x0, sp, #0x98
 25c:	mov	w2, #0x3                   	// #3
 260:	mov	x1, x0
 264:	blr	x3
 268:	b	130 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x130>
 26c:	ldp	x19, x20, [sp, #16]
 270:	ldp	x21, x22, [sp, #32]
 274:	ldp	x23, x24, [sp, #48]
 278:	ldp	x25, x26, [sp, #64]
 27c:	ldp	x27, x28, [sp, #80]
 280:	ldp	x29, x30, [sp], #256
 284:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	mov	x19, x0
  1c:	mov	x24, x1
  20:	mov	x23, x2
  24:	mov	x22, x3
  28:	orr	w0, w4, #0x10
  2c:	tst	w4, #0x3f0
  30:	csel	w21, w0, w4, eq  // eq = none
  34:	mov	x20, x19
  38:	str	w21, [x20], #8
  3c:	mov	x1, x3
  40:	add	x0, sp, #0xb8
  44:	bl	0 <_ZNSt6localeC1ERKS_>
  48:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  4c:	add	x0, x0, #0x0
  50:	ldp	x4, x5, [x0, #8]
  54:	stp	x4, x5, [x19, #8]
  58:	ldp	x4, x5, [x0, #24]
  5c:	stp	x4, x5, [x20, #16]
  60:	ldp	x4, x5, [x0, #40]
  64:	stp	x4, x5, [x20, #32]
  68:	ldp	x4, x5, [x0, #56]
  6c:	stp	x4, x5, [x20, #48]
  70:	ldr	x1, [x0, #72]
  74:	str	x1, [x20, #64]
  78:	mov	w1, #0x30                  	// #48
  7c:	strb	w1, [x20, #72]
  80:	strb	wzr, [x20, #73]
  84:	mov	w1, #0x62                  	// #98
  88:	strb	w1, [x20, #74]
  8c:	mov	w1, #0x8                   	// #8
  90:	strb	w1, [x20, #75]
  94:	mov	w1, #0x66                  	// #102
  98:	strb	w1, [x20, #76]
  9c:	mov	w1, #0xc                   	// #12
  a0:	strb	w1, [x20, #77]
  a4:	mov	w1, #0x6e                  	// #110
  a8:	strb	w1, [x20, #78]
  ac:	mov	w1, #0xa                   	// #10
  b0:	strb	w1, [x20, #79]
  b4:	mov	w1, #0x72                  	// #114
  b8:	strb	w1, [x20, #80]
  bc:	mov	w1, #0xd                   	// #13
  c0:	strb	w1, [x20, #81]
  c4:	mov	w1, #0x74                  	// #116
  c8:	strb	w1, [x20, #82]
  cc:	mov	w1, #0x9                   	// #9
  d0:	strb	w1, [x20, #83]
  d4:	mov	w1, #0x76                  	// #118
  d8:	strb	w1, [x20, #84]
  dc:	mov	w1, #0xb                   	// #11
  e0:	strb	w1, [x20, #85]
  e4:	strb	wzr, [x20, #86]
  e8:	strb	wzr, [x20, #87]
  ec:	ldp	x2, x3, [x0, #80]
  f0:	stp	x2, x3, [x19, #96]
  f4:	ldur	x0, [x0, #94]
  f8:	stur	x0, [x19, #110]
  fc:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 100:	add	x0, x0, #0x0
 104:	str	x0, [x20, #112]
 108:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 10c:	add	x0, x0, #0x0
 110:	str	x0, [x20, #120]
 114:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [x20, #128]
 120:	str	wzr, [x20, #136]
 124:	str	w21, [x20, #140]
 128:	tbz	w21, #4, 578 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x578>
 12c:	add	x0, x19, #0x50
 130:	str	x0, [x19, #160]
 134:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 138:	add	x3, x3, #0x0
 13c:	str	x3, [x19, #168]
 140:	strb	wzr, [x19, #176]
 144:	str	x24, [x19, #184]
 148:	str	x23, [x19, #192]
 14c:	adrp	x0, 0 <_ZNSt5ctypeIcE2idE>
 150:	ldr	x0, [x0]
 154:	bl	0 <_ZNKSt6locale2id5_M_idEv>
 158:	ldr	x1, [sp, #184]
 15c:	ldr	x2, [x1, #8]
 160:	ldr	x1, [x1, #16]
 164:	cmp	x0, x1
 168:	b.cs	5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5d4>  // b.hs, b.nlast
 16c:	ldr	x1, [x2, x0, lsl #3]
 170:	cbz	x1, 5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5d4>
 174:	str	x1, [x19, #200]
 178:	add	x1, x19, #0xe0
 17c:	str	x1, [x19, #208]
 180:	str	xzr, [x19, #216]
 184:	strb	wzr, [x19, #224]
 188:	ldr	w0, [x19, #148]
 18c:	tbz	w0, #4, 5d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5d8>
 190:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 194:	ldr	x1, [x1]
 198:	str	x1, [x19, #240]
 19c:	str	xzr, [x19, #248]
 1a0:	mov	x0, x20
 1a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 1a8:	add	x0, sp, #0xb8
 1ac:	bl	0 <_ZNSt6localeD1Ev>
 1b0:	str	xzr, [x19, #256]
 1b4:	mov	x0, #0x68                  	// #104
 1b8:	bl	0 <_Znwm>
 1bc:	mov	x20, x0
 1c0:	mov	w0, #0x1                   	// #1
 1c4:	str	w0, [x20, #8]
 1c8:	str	w0, [x20, #12]
 1cc:	mov	x21, x20
 1d0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 1d4:	ldr	x0, [x0]
 1d8:	add	x0, x0, #0x10
 1dc:	str	x0, [x21], #16
 1e0:	ldr	w0, [x19]
 1e4:	str	xzr, [x20, #16]
 1e8:	str	xzr, [x21, #8]
 1ec:	str	xzr, [x21, #16]
 1f0:	str	w0, [x21, #24]
 1f4:	str	xzr, [x21, #32]
 1f8:	str	xzr, [x21, #40]
 1fc:	strb	wzr, [x21, #48]
 200:	str	xzr, [x20, #72]
 204:	str	xzr, [x20, #80]
 208:	str	xzr, [x20, #88]
 20c:	add	x25, x20, #0x60
 210:	mov	x0, x25
 214:	bl	0 <_ZNSt6localeC1Ev>
 218:	add	x23, sp, #0xc0
 21c:	mov	x1, x22
 220:	mov	x0, x23
 224:	bl	0 <_ZNSt6localeC1ERKS_>
 228:	add	x24, sp, #0x88
 22c:	mov	x1, x25
 230:	mov	x0, x24
 234:	bl	0 <_ZNSt6localeC1ERKS_>
 238:	mov	x1, x23
 23c:	mov	x0, x25
 240:	bl	0 <_ZNSt6localeaSERKS_>
 244:	mov	x1, x24
 248:	mov	x0, x23
 24c:	bl	0 <_ZNSt6localeaSERKS_>
 250:	mov	x0, x24
 254:	bl	0 <_ZNSt6localeD1Ev>
 258:	add	x24, sp, #0xc8
 25c:	mov	x1, x23
 260:	mov	x0, x24
 264:	bl	0 <_ZNSt6localeC1ERKS_>
 268:	mov	x0, x24
 26c:	bl	0 <_ZNSt6localeD1Ev>
 270:	mov	x0, x23
 274:	bl	0 <_ZNSt6localeD1Ev>
 278:	str	x20, [x19, #264]
 27c:	str	x21, [x19, #256]
 280:	add	x0, x19, #0x120
 284:	str	x0, [x19, #272]
 288:	str	xzr, [x19, #280]
 28c:	strb	wzr, [x19, #288]
 290:	str	xzr, [x19, #304]
 294:	str	xzr, [x19, #320]
 298:	str	xzr, [x19, #328]
 29c:	str	xzr, [x19, #336]
 2a0:	str	xzr, [x19, #344]
 2a4:	str	xzr, [x19, #352]
 2a8:	str	xzr, [x19, #360]
 2ac:	str	xzr, [x19, #368]
 2b0:	str	xzr, [x19, #376]
 2b4:	mov	x0, #0x8                   	// #8
 2b8:	str	x0, [x19, #312]
 2bc:	mov	x0, #0x40                  	// #64
 2c0:	bl	0 <_Znwm>
 2c4:	mov	x24, x0
 2c8:	str	x0, [x19, #304]
 2cc:	ldr	x23, [x19, #312]
 2d0:	sub	x23, x23, #0x1
 2d4:	lsr	x23, x23, #1
 2d8:	add	x26, x0, x23, lsl #3
 2dc:	mov	x0, #0x1f8                 	// #504
 2e0:	bl	0 <_Znwm>
 2e4:	str	x0, [x24, x23, lsl #3]
 2e8:	str	x26, [x19, #344]
 2ec:	str	x0, [x19, #328]
 2f0:	add	x1, x0, #0x1f8
 2f4:	str	x1, [x19, #336]
 2f8:	str	x26, [x19, #376]
 2fc:	str	x0, [x19, #360]
 300:	str	x1, [x19, #368]
 304:	str	x0, [x19, #320]
 308:	str	x0, [x19, #352]
 30c:	ldr	x0, [x19, #256]
 310:	add	x0, x0, #0x50
 314:	str	x0, [x19, #384]
 318:	mov	x0, x22
 31c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 320:	str	x0, [x19, #392]
 324:	ldr	x20, [x19, #256]
 328:	ldr	x21, [x20, #32]
 32c:	ldr	x0, [x20, #40]
 330:	add	x1, x0, #0x1
 334:	str	x1, [x20, #40]
 338:	str	x0, [sp, #80]
 33c:	ldr	x1, [x20, #8]
 340:	ldr	x2, [x20, #16]
 344:	cmp	x1, x2
 348:	b.eq	5ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5ec>  // b.none
 34c:	str	x0, [x1]
 350:	ldr	x0, [x20, #8]
 354:	add	x0, x0, #0x8
 358:	str	x0, [x20, #8]
 35c:	mov	w0, #0x8                   	// #8
 360:	str	w0, [sp, #88]
 364:	mov	x0, #0xffffffffffffffff    	// #-1
 368:	str	x0, [sp, #96]
 36c:	ldr	x0, [sp, #80]
 370:	str	x0, [sp, #104]
 374:	ldp	x0, x1, [sp, #88]
 378:	stp	x0, x1, [sp, #136]
 37c:	ldp	x0, x1, [sp, #104]
 380:	stp	x0, x1, [sp, #152]
 384:	ldp	x0, x1, [sp, #120]
 388:	stp	x0, x1, [sp, #168]
 38c:	add	x22, x20, #0x38
 390:	add	x1, sp, #0x88
 394:	mov	x0, x22
 398:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 39c:	ldr	x22, [x20, #64]
 3a0:	ldr	x0, [x20, #56]
 3a4:	sub	x22, x22, x0
 3a8:	asr	x0, x22, #4
 3ac:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 3b0:	movk	x1, #0xaaab
 3b4:	mul	x0, x0, x1
 3b8:	mov	x1, #0x86a0                	// #34464
 3bc:	movk	x1, #0x1, lsl #16
 3c0:	cmp	x0, x1
 3c4:	b.hi	5fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5fc>  // b.pmore
 3c8:	sub	x23, x0, #0x1
 3cc:	ldr	w0, [sp, #136]
 3d0:	cmp	w0, #0xb
 3d4:	b.eq	600 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x600>  // b.none
 3d8:	ldr	w0, [sp, #88]
 3dc:	cmp	w0, #0xb
 3e0:	b.eq	61c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x61c>  // b.none
 3e4:	ldr	x0, [x20, #56]
 3e8:	add	x21, x21, x21, lsl #1
 3ec:	add	x21, x0, x21, lsl #4
 3f0:	str	x23, [x21, #8]
 3f4:	mov	x0, x19
 3f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 3fc:	mov	w1, #0x1b                  	// #27
 400:	mov	x0, x19
 404:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 408:	and	w0, w0, #0xff
 40c:	cbz	w0, 638 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x638>
 410:	ldr	x0, [x19, #352]
 414:	ldr	x1, [x19, #360]
 418:	cmp	x0, x1
 41c:	b.eq	644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x644>  // b.none
 420:	ldur	x23, [x0, #-16]
 424:	ldur	x21, [x0, #-8]
 428:	sub	x0, x0, #0x18
 42c:	str	x0, [x19, #352]
 430:	ldr	x0, [x20, #56]
 434:	add	x22, x0, x22
 438:	stur	x23, [x22, #-40]
 43c:	ldr	x23, [x19, #256]
 440:	mov	w0, #0x9                   	// #9
 444:	str	w0, [sp, #88]
 448:	mov	x0, #0xffffffffffffffff    	// #-1
 44c:	str	x0, [sp, #96]
 450:	ldr	x0, [x23, #8]
 454:	ldr	x1, [x0, #-8]!
 458:	str	x1, [sp, #104]
 45c:	str	x0, [x23, #8]
 460:	ldp	x0, x1, [sp, #88]
 464:	stp	x0, x1, [sp, #136]
 468:	ldp	x0, x1, [sp, #104]
 46c:	stp	x0, x1, [sp, #152]
 470:	ldp	x0, x1, [sp, #120]
 474:	stp	x0, x1, [sp, #168]
 478:	add	x22, x23, #0x38
 47c:	add	x1, sp, #0x88
 480:	mov	x0, x22
 484:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 488:	ldr	x22, [x23, #64]
 48c:	ldr	x0, [x23, #56]
 490:	sub	x22, x22, x0
 494:	asr	x0, x22, #4
 498:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 49c:	movk	x1, #0xaaab
 4a0:	mul	x0, x0, x1
 4a4:	mov	x1, #0x86a0                	// #34464
 4a8:	movk	x1, #0x1, lsl #16
 4ac:	cmp	x0, x1
 4b0:	b.hi	660 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x660>  // b.pmore
 4b4:	sub	x23, x0, #0x1
 4b8:	ldr	w0, [sp, #136]
 4bc:	cmp	w0, #0xb
 4c0:	b.eq	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x664>  // b.none
 4c4:	ldr	w0, [sp, #88]
 4c8:	cmp	w0, #0xb
 4cc:	b.eq	680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x680>  // b.none
 4d0:	ldr	x0, [x20, #56]
 4d4:	add	x21, x21, x21, lsl #1
 4d8:	add	x21, x0, x21, lsl #4
 4dc:	str	x23, [x21, #8]
 4e0:	ldr	x21, [x19, #256]
 4e4:	mov	w0, #0xc                   	// #12
 4e8:	str	w0, [sp, #136]
 4ec:	mov	x0, #0xffffffffffffffff    	// #-1
 4f0:	str	x0, [sp, #144]
 4f4:	add	x23, x21, #0x38
 4f8:	add	x1, sp, #0x88
 4fc:	mov	x0, x23
 500:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 504:	ldr	x0, [x23, #8]
 508:	ldr	x1, [x21, #56]
 50c:	sub	x0, x0, x1
 510:	asr	x0, x0, #4
 514:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 518:	movk	x1, #0xaaab
 51c:	mul	x0, x0, x1
 520:	mov	x1, #0x86a0                	// #34464
 524:	movk	x1, #0x1, lsl #16
 528:	cmp	x0, x1
 52c:	b.hi	69c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x69c>  // b.pmore
 530:	sub	x21, x0, #0x1
 534:	ldr	w0, [sp, #136]
 538:	cmp	w0, #0xb
 53c:	b.eq	6a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6a0>  // b.none
 540:	ldr	x0, [x20, #56]
 544:	add	x22, x0, x22
 548:	stur	x21, [x22, #-40]
 54c:	ldr	x3, [x19, #256]
 550:	ldr	x1, [x3, #56]
 554:	ldr	x5, [x3, #64]
 558:	cmp	x1, x5
 55c:	b.ne	6dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6dc>  // b.any
 560:	ldp	x19, x20, [sp, #16]
 564:	ldp	x21, x22, [sp, #32]
 568:	ldp	x23, x24, [sp, #48]
 56c:	ldp	x25, x26, [sp, #64]
 570:	ldp	x29, x30, [sp], #208
 574:	ret
 578:	add	x0, x19, #0x60
 57c:	str	x0, [x19, #160]
 580:	tbnz	w21, #5, 5a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5a4>
 584:	tbnz	w21, #6, 5b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5b0>
 588:	tbnz	w21, #8, 5bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5bc>
 58c:	tbnz	w21, #9, 5c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5c8>
 590:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 594:	add	x3, x3, #0x0
 598:	tst	x21, #0x80
 59c:	csel	x3, x3, xzr, ne  // ne = any
 5a0:	b	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x13c>
 5a4:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5a8:	add	x3, x3, #0x0
 5ac:	b	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x13c>
 5b0:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5b4:	add	x3, x3, #0x0
 5b8:	b	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x13c>
 5bc:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5c0:	add	x3, x3, #0x0
 5c4:	b	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x13c>
 5c8:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5cc:	add	x3, x3, #0x0
 5d0:	b	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x13c>
 5d4:	bl	0 <_ZSt16__throw_bad_castv>
 5d8:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5dc:	ldr	x1, [x1]
 5e0:	str	x1, [x19, #240]
 5e4:	str	xzr, [x19, #248]
 5e8:	b	1a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x1a0>
 5ec:	add	x2, sp, #0x50
 5f0:	mov	x0, x20
 5f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5f8:	b	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x35c>
 5fc:	bl	0 <abort>
 600:	ldr	x3, [sp, #168]
 604:	cbz	x3, 3d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3d8>
 608:	add	x0, sp, #0x98
 60c:	mov	w2, #0x3                   	// #3
 610:	mov	x1, x0
 614:	blr	x3
 618:	b	3d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3d8>
 61c:	ldr	x3, [sp, #120]
 620:	cbz	x3, 3e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3e4>
 624:	add	x0, sp, #0x68
 628:	mov	w2, #0x3                   	// #3
 62c:	mov	x1, x0
 630:	blr	x3
 634:	b	3e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3e4>
 638:	mov	w0, #0x5                   	// #5
 63c:	bl	0 <_ZSt19__throw_regex_errorNSt15regex_constants10error_typeE>
 640:	b	410 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x410>
 644:	ldr	x0, [x19, #376]
 648:	ldur	x0, [x0, #-8]
 64c:	ldr	x23, [x0, #488]
 650:	ldr	x21, [x0, #496]
 654:	add	x0, x19, #0x130
 658:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 65c:	b	430 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x430>
 660:	bl	0 <abort>
 664:	ldr	x3, [sp, #168]
 668:	cbz	x3, 4c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x4c4>
 66c:	add	x0, sp, #0x98
 670:	mov	w2, #0x3                   	// #3
 674:	mov	x1, x0
 678:	blr	x3
 67c:	b	4c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x4c4>
 680:	ldr	x3, [sp, #120]
 684:	cbz	x3, 4d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x4d0>
 688:	add	x0, sp, #0x68
 68c:	mov	w2, #0x3                   	// #3
 690:	mov	x1, x0
 694:	blr	x3
 698:	b	4d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x4d0>
 69c:	bl	0 <abort>
 6a0:	ldr	x3, [sp, #168]
 6a4:	cbz	x3, 540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x540>
 6a8:	add	x0, sp, #0x98
 6ac:	mov	w2, #0x3                   	// #3
 6b0:	mov	x1, x0
 6b4:	blr	x3
 6b8:	b	540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x540>
 6bc:	ldr	w0, [x2]
 6c0:	sub	w4, w0, #0x1
 6c4:	cmp	w4, #0x1
 6c8:	ccmp	w0, #0x7, #0x4, hi  // hi = pmore
 6cc:	b.eq	714 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x714>  // b.none
 6d0:	add	x1, x1, #0x30
 6d4:	cmp	x5, x1
 6d8:	b.eq	560 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x560>  // b.none
 6dc:	mov	x2, x1
 6e0:	ldr	x0, [x1, #8]
 6e4:	tbnz	x0, #63, 6bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6bc>
 6e8:	add	x0, x0, x0, lsl #1
 6ec:	lsl	x0, x0, #4
 6f0:	ldr	x4, [x3, #56]
 6f4:	add	x6, x4, x0
 6f8:	ldr	w0, [x4, x0]
 6fc:	cmp	w0, #0xa
 700:	b.ne	6bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6bc>  // b.any
 704:	ldr	x0, [x6, #8]
 708:	str	x0, [x2, #8]
 70c:	tbz	x0, #63, 6e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6e8>
 710:	b	6bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6bc>
 714:	ldr	x0, [x2, #16]
 718:	tbnz	x0, #63, 6d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6d0>
 71c:	add	x0, x0, x0, lsl #1
 720:	lsl	x0, x0, #4
 724:	ldr	x4, [x3, #56]
 728:	add	x6, x4, x0
 72c:	ldr	w0, [x4, x0]
 730:	cmp	w0, #0xa
 734:	b.ne	6d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6d0>  // b.any
 738:	ldr	x0, [x6, #8]
 73c:	str	x0, [x2, #16]
 740:	tbz	x0, #63, 71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x71c>
 744:	b	6d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6d0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>:
   0:	stp	x29, x30, [sp, #-288]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	w1, #0x16                  	// #22
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  18:	ands	w19, w0, #0xff
  1c:	b.eq	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xdc>  // b.none
  20:	stp	x21, x22, [sp, #32]
  24:	ldr	x22, [x20, #256]
  28:	mov	w0, #0x4                   	// #4
  2c:	str	w0, [sp, #144]
  30:	mov	x0, #0xffffffffffffffff    	// #-1
  34:	str	x0, [sp, #152]
  38:	add	x21, x22, #0x38
  3c:	add	x1, sp, #0x90
  40:	mov	x0, x21
  44:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  48:	ldr	x21, [x22, #64]
  4c:	ldr	x0, [x22, #56]
  50:	sub	x21, x21, x0
  54:	asr	x21, x21, #4
  58:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  5c:	movk	x0, #0xaaab
  60:	mul	x21, x21, x0
  64:	mov	x0, #0x86a0                	// #34464
  68:	movk	x0, #0x1, lsl #16
  6c:	cmp	x21, x0
  70:	b.hi	b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xb0>  // b.pmore
  74:	sub	x21, x21, #0x1
  78:	ldr	w0, [sp, #144]
  7c:	cmp	w0, #0xb
  80:	b.eq	c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xc0>  // b.none
  84:	str	x22, [sp, #192]
  88:	str	x21, [sp, #200]
  8c:	str	x21, [sp, #208]
  90:	add	x1, sp, #0xc0
  94:	add	x0, x20, #0x130
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  9c:	ldp	x21, x22, [sp, #32]
  a0:	mov	w0, w19
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x29, x30, [sp], #288
  ac:	ret
  b0:	stp	x23, x24, [sp, #48]
  b4:	stp	x25, x26, [sp, #64]
  b8:	str	x27, [sp, #80]
  bc:	bl	0 <abort>
  c0:	ldr	x3, [sp, #176]
  c4:	cbz	x3, 84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x84>
  c8:	add	x0, sp, #0xa0
  cc:	mov	w2, #0x3                   	// #3
  d0:	mov	x1, x0
  d4:	blr	x3
  d8:	b	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x84>
  dc:	mov	w1, #0x17                  	// #23
  e0:	mov	x0, x20
  e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  e8:	ands	w19, w0, #0xff
  ec:	b.eq	1a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1a0>  // b.none
  f0:	stp	x21, x22, [sp, #32]
  f4:	ldr	x22, [x20, #256]
  f8:	mov	w0, #0x5                   	// #5
  fc:	str	w0, [sp, #144]
 100:	mov	x0, #0xffffffffffffffff    	// #-1
 104:	str	x0, [sp, #152]
 108:	add	x21, x22, #0x38
 10c:	add	x1, sp, #0x90
 110:	mov	x0, x21
 114:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 118:	ldr	x21, [x22, #64]
 11c:	ldr	x0, [x22, #56]
 120:	sub	x21, x21, x0
 124:	asr	x21, x21, #4
 128:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 12c:	movk	x0, #0xaaab
 130:	mul	x21, x21, x0
 134:	mov	x0, #0x86a0                	// #34464
 138:	movk	x0, #0x1, lsl #16
 13c:	cmp	x21, x0
 140:	b.hi	174 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x174>  // b.pmore
 144:	sub	x21, x21, #0x1
 148:	ldr	w0, [sp, #144]
 14c:	cmp	w0, #0xb
 150:	b.eq	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x184>  // b.none
 154:	str	x22, [sp, #216]
 158:	str	x21, [sp, #224]
 15c:	str	x21, [sp, #232]
 160:	add	x1, sp, #0xd8
 164:	add	x0, x20, #0x130
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 16c:	ldp	x21, x22, [sp, #32]
 170:	b	a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xa0>
 174:	stp	x23, x24, [sp, #48]
 178:	stp	x25, x26, [sp, #64]
 17c:	str	x27, [sp, #80]
 180:	bl	0 <abort>
 184:	ldr	x3, [sp, #176]
 188:	cbz	x3, 154 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x154>
 18c:	add	x0, sp, #0xa0
 190:	mov	w2, #0x3                   	// #3
 194:	mov	x1, x0
 198:	blr	x3
 19c:	b	154 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x154>
 1a0:	mov	w1, #0x18                  	// #24
 1a4:	mov	x0, x20
 1a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1ac:	ands	w19, w0, #0xff
 1b0:	b.eq	2b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2b8>  // b.none
 1b4:	stp	x21, x22, [sp, #32]
 1b8:	ldr	x22, [x20, #256]
 1bc:	ldr	x0, [x20, #272]
 1c0:	ldrb	w0, [x0]
 1c4:	cmp	w0, #0x6e
 1c8:	cset	w0, eq  // eq = none
 1cc:	mov	w1, #0x6                   	// #6
 1d0:	str	w1, [sp, #96]
 1d4:	mov	x1, #0xffffffffffffffff    	// #-1
 1d8:	str	x1, [sp, #104]
 1dc:	strb	w0, [sp, #120]
 1e0:	ldp	x0, x1, [sp, #96]
 1e4:	stp	x0, x1, [sp, #144]
 1e8:	ldp	x0, x1, [sp, #112]
 1ec:	stp	x0, x1, [sp, #160]
 1f0:	ldp	x0, x1, [sp, #128]
 1f4:	stp	x0, x1, [sp, #176]
 1f8:	add	x21, x22, #0x38
 1fc:	add	x1, sp, #0x90
 200:	mov	x0, x21
 204:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 208:	ldr	x21, [x22, #64]
 20c:	ldr	x0, [x22, #56]
 210:	sub	x21, x21, x0
 214:	asr	x21, x21, #4
 218:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 21c:	movk	x0, #0xaaab
 220:	mul	x21, x21, x0
 224:	mov	x0, #0x86a0                	// #34464
 228:	movk	x0, #0x1, lsl #16
 22c:	cmp	x21, x0
 230:	b.hi	270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x270>  // b.pmore
 234:	sub	x21, x21, #0x1
 238:	ldr	w0, [sp, #144]
 23c:	cmp	w0, #0xb
 240:	b.eq	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x280>  // b.none
 244:	ldr	w0, [sp, #96]
 248:	cmp	w0, #0xb
 24c:	b.eq	29c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x29c>  // b.none
 250:	str	x22, [sp, #240]
 254:	str	x21, [sp, #248]
 258:	str	x21, [sp, #256]
 25c:	add	x1, sp, #0xf0
 260:	add	x0, x20, #0x130
 264:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 268:	ldp	x21, x22, [sp, #32]
 26c:	b	a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xa0>
 270:	stp	x23, x24, [sp, #48]
 274:	stp	x25, x26, [sp, #64]
 278:	str	x27, [sp, #80]
 27c:	bl	0 <abort>
 280:	ldr	x3, [sp, #176]
 284:	cbz	x3, 244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x244>
 288:	add	x0, sp, #0xa0
 28c:	mov	w2, #0x3                   	// #3
 290:	mov	x1, x0
 294:	blr	x3
 298:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x244>
 29c:	ldr	x3, [sp, #128]
 2a0:	cbz	x3, 250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x250>
 2a4:	add	x0, sp, #0x70
 2a8:	mov	w2, #0x3                   	// #3
 2ac:	mov	x1, x0
 2b0:	blr	x3
 2b4:	b	250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x250>
 2b8:	mov	w1, #0x7                   	// #7
 2bc:	mov	x0, x20
 2c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2c4:	ands	w19, w0, #0xff
 2c8:	b.eq	a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xa0>  // b.none
 2cc:	stp	x21, x22, [sp, #32]
 2d0:	stp	x23, x24, [sp, #48]
 2d4:	stp	x25, x26, [sp, #64]
 2d8:	str	x27, [sp, #80]
 2dc:	ldr	x0, [x20, #272]
 2e0:	ldrb	w0, [x0]
 2e4:	cmp	w0, #0x6e
 2e8:	cset	w26, eq  // eq = none
 2ec:	mov	x0, x20
 2f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2f4:	mov	w1, #0x8                   	// #8
 2f8:	mov	x0, x20
 2fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 300:	ands	w19, w0, #0xff
 304:	b.eq	458 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x458>  // b.none
 308:	ldr	x0, [x20, #352]
 30c:	ldr	x1, [x20, #360]
 310:	cmp	x0, x1
 314:	b.eq	45c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x45c>  // b.none
 318:	ldur	x25, [x0, #-24]
 31c:	ldur	x24, [x0, #-16]
 320:	ldur	x23, [x0, #-8]
 324:	add	x22, x20, #0x130
 328:	sub	x0, x0, #0x18
 32c:	str	x0, [x22, #48]
 330:	ldr	x21, [x20, #256]
 334:	mov	w0, #0xc                   	// #12
 338:	str	w0, [sp, #144]
 33c:	mov	x0, #0xffffffffffffffff    	// #-1
 340:	str	x0, [sp, #152]
 344:	add	x27, x21, #0x38
 348:	add	x1, sp, #0x90
 34c:	mov	x0, x27
 350:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 354:	ldr	x0, [x21, #64]
 358:	ldr	x1, [x21, #56]
 35c:	sub	x0, x0, x1
 360:	asr	x0, x0, #4
 364:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 368:	movk	x1, #0xaaab
 36c:	mul	x0, x0, x1
 370:	mov	x1, #0x86a0                	// #34464
 374:	movk	x1, #0x1, lsl #16
 378:	cmp	x0, x1
 37c:	b.hi	480 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x480>  // b.pmore
 380:	sub	x21, x0, #0x1
 384:	ldr	w0, [sp, #144]
 388:	cmp	w0, #0xb
 38c:	b.eq	484 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x484>  // b.none
 390:	ldr	x0, [x25, #56]
 394:	add	x23, x23, x23, lsl #1
 398:	add	x23, x0, x23, lsl #4
 39c:	str	x21, [x23, #8]
 3a0:	ldr	x21, [x20, #256]
 3a4:	mov	w0, #0x7                   	// #7
 3a8:	str	w0, [sp, #96]
 3ac:	mov	x0, #0xffffffffffffffff    	// #-1
 3b0:	str	x0, [sp, #104]
 3b4:	str	x24, [sp, #112]
 3b8:	strb	w26, [sp, #120]
 3bc:	ldp	x0, x1, [sp, #96]
 3c0:	stp	x0, x1, [sp, #144]
 3c4:	ldp	x0, x1, [sp, #112]
 3c8:	stp	x0, x1, [sp, #160]
 3cc:	ldp	x0, x1, [sp, #128]
 3d0:	stp	x0, x1, [sp, #176]
 3d4:	add	x20, x21, #0x38
 3d8:	add	x1, sp, #0x90
 3dc:	mov	x0, x20
 3e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 3e4:	ldr	x20, [x21, #64]
 3e8:	ldr	x0, [x21, #56]
 3ec:	sub	x20, x20, x0
 3f0:	asr	x20, x20, #4
 3f4:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 3f8:	movk	x0, #0xaaab
 3fc:	mul	x20, x20, x0
 400:	mov	x0, #0x86a0                	// #34464
 404:	movk	x0, #0x1, lsl #16
 408:	cmp	x20, x0
 40c:	b.hi	4a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4a0>  // b.pmore
 410:	sub	x20, x20, #0x1
 414:	ldr	w0, [sp, #144]
 418:	cmp	w0, #0xb
 41c:	b.eq	4a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4a4>  // b.none
 420:	ldr	w0, [sp, #96]
 424:	cmp	w0, #0xb
 428:	b.eq	4c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4c0>  // b.none
 42c:	str	x21, [sp, #264]
 430:	str	x20, [sp, #272]
 434:	str	x20, [sp, #280]
 438:	add	x1, sp, #0x108
 43c:	mov	x0, x22
 440:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 444:	ldp	x21, x22, [sp, #32]
 448:	ldp	x23, x24, [sp, #48]
 44c:	ldp	x25, x26, [sp, #64]
 450:	ldr	x27, [sp, #80]
 454:	b	a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xa0>
 458:	bl	0 <abort>
 45c:	ldr	x0, [x20, #376]
 460:	ldur	x0, [x0, #-8]
 464:	ldr	x25, [x0, #480]
 468:	ldr	x24, [x0, #488]
 46c:	ldr	x23, [x0, #496]
 470:	add	x22, x20, #0x130
 474:	mov	x0, x22
 478:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 47c:	b	330 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x330>
 480:	bl	0 <abort>
 484:	ldr	x3, [sp, #176]
 488:	cbz	x3, 390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x390>
 48c:	add	x0, sp, #0xa0
 490:	mov	w2, #0x3                   	// #3
 494:	mov	x1, x0
 498:	blr	x3
 49c:	b	390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x390>
 4a0:	bl	0 <abort>
 4a4:	ldr	x3, [sp, #176]
 4a8:	cbz	x3, 420 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x420>
 4ac:	add	x0, sp, #0xa0
 4b0:	mov	w2, #0x3                   	// #3
 4b4:	mov	x1, x0
 4b8:	blr	x3
 4bc:	b	420 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x420>
 4c0:	ldr	x3, [sp, #128]
 4c4:	cbz	x3, 42c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x42c>
 4c8:	add	x0, sp, #0x70
 4cc:	mov	w2, #0x3                   	// #3
 4d0:	mov	x1, x0
 4d4:	blr	x3
 4d8:	b	42c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x42c>

Filesystem.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x1, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
   c:	add	x1, x1, #0x0
  10:	add	x1, x1, #0x10
  14:	str	x1, [x0]
  18:	bl	0 <_ZNSt6thread6_StateD2Ev>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret

0000000000000024 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED0Ev>:
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	str	x19, [sp, #16]
  30:	mov	x19, x0
  34:	adrp	x1, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
  38:	add	x1, x1, #0x0
  3c:	add	x1, x1, #0x10
  40:	str	x1, [x0]
  44:	bl	0 <_ZNSt6thread6_StateD2Ev>
  48:	mov	x1, #0x28                  	// #40
  4c:	mov	x0, x19
  50:	bl	0 <_ZdlPvm>
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

0000000000000060 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv>:
  60:	stp	x29, x30, [sp, #-32]!
  64:	mov	x29, sp
  68:	stp	x19, x20, [sp, #16]
  6c:	mov	x19, x0
  70:	ldr	x20, [x0, #16]
  74:	adrp	x0, 0 <__pthread_key_create>
  78:	ldr	x0, [x0]
  7c:	cbz	x0, 8c <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x2c>
  80:	mov	x0, x20
  84:	bl	0 <pthread_mutex_lock>
  88:	cbnz	w0, c8 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x68>
  8c:	ldr	x1, [x19, #24]
  90:	mov	w2, #0x1                   	// #1
  94:	strb	w2, [x1]
  98:	ldr	x0, [x19, #32]
  9c:	bl	0 <_ZNSt18condition_variable10notify_allEv>
  a0:	adrp	x0, 0 <__pthread_key_create>
  a4:	ldr	x0, [x0]
  a8:	cbz	x0, b4 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x54>
  ac:	mov	x0, x20
  b0:	bl	0 <pthread_mutex_unlock>
  b4:	ldr	w0, [x19, #8]
  b8:	bl	0 <close>
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x29, x30, [sp], #32
  c4:	ret
  c8:	bl	0 <_ZSt20__throw_system_errori>

00000000000000cc <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>:
  cc:	stp	x29, x30, [sp, #-320]!
  d0:	mov	x29, sp
  d4:	stp	x0, x1, [sp, #48]
  d8:	adrp	x0, 0 <_ZN3lld14threadsEnabledE>
  dc:	ldr	x0, [x0]
  e0:	ldrb	w0, [x0]
  e4:	cbnz	w0, f0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x24>
  e8:	ldp	x29, x30, [sp], #320
  ec:	ret
  f0:	str	xzr, [sp, #216]
  f4:	mov	w0, #0x5                   	// #5
  f8:	strb	w0, [sp, #224]
  fc:	mov	w0, #0x1                   	// #1
 100:	strb	w0, [sp, #225]
 104:	add	x0, sp, #0x30
 108:	str	x0, [sp, #208]
 10c:	mov	w1, #0x0                   	// #0
 110:	add	x0, sp, #0xd0
 114:	bl	0 <_ZN4llvm3sys2fs6accessERKNS_5TwineENS1_10AccessModeE>
 118:	cbnz	w0, e8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1c>
 11c:	str	xzr, [sp, #240]
 120:	mov	w0, #0x5                   	// #5
 124:	strb	w0, [sp, #248]
 128:	mov	w0, #0x1                   	// #1
 12c:	strb	w0, [sp, #249]
 130:	add	x0, sp, #0x30
 134:	str	x0, [sp, #232]
 138:	add	x1, sp, #0x4f
 13c:	add	x0, sp, #0xe8
 140:	bl	0 <_ZN4llvm3sys2fs15is_regular_fileERKNS_5TwineERb>
 144:	cbnz	w0, e8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1c>
 148:	ldrb	w0, [sp, #79]
 14c:	cbz	w0, e8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1c>
 150:	stp	x19, x20, [sp, #16]
 154:	stp	x21, x22, [sp, #32]
 158:	str	xzr, [sp, #264]
 15c:	mov	w22, #0x5                   	// #5
 160:	strb	w22, [sp, #272]
 164:	mov	w20, #0x1                   	// #1
 168:	strb	w20, [sp, #273]
 16c:	add	x21, sp, #0x30
 170:	str	x21, [sp, #256]
 174:	mov	x3, #0x0                   	// #0
 178:	mov	w2, #0x0                   	// #0
 17c:	add	x1, sp, #0xcc
 180:	add	x0, sp, #0x100
 184:	bl	0 <_ZN4llvm3sys2fs15openFileForReadERKNS_5TwineERiNS1_9OpenFlagsEPNS_15SmallVectorImplIcEE>
 188:	mov	x19, x0
 18c:	str	xzr, [sp, #288]
 190:	strb	w22, [sp, #296]
 194:	strb	w20, [sp, #297]
 198:	str	x21, [sp, #280]
 19c:	mov	w1, w20
 1a0:	add	x0, sp, #0x118
 1a4:	bl	0 <_ZN4llvm3sys2fs6removeERKNS_5TwineEb>
 1a8:	cbz	w19, 1b8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0xec>
 1ac:	ldp	x19, x20, [sp, #16]
 1b0:	ldp	x21, x22, [sp, #32]
 1b4:	b	e8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1c>
 1b8:	stp	xzr, xzr, [sp, #152]
 1bc:	stp	xzr, xzr, [sp, #168]
 1c0:	stp	xzr, xzr, [sp, #184]
 1c4:	add	x19, sp, #0x68
 1c8:	mov	x0, x19
 1cc:	bl	0 <_ZNSt18condition_variableC1Ev>
 1d0:	strb	wzr, [sp, #103]
 1d4:	ldr	w20, [sp, #204]
 1d8:	str	xzr, [sp, #304]
 1dc:	mov	x0, #0x28                  	// #40
 1e0:	bl	0 <_Znwm>
 1e4:	adrp	x1, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 1e8:	add	x1, x1, #0x0
 1ec:	add	x1, x1, #0x10
 1f0:	str	x1, [x0]
 1f4:	str	w20, [x0, #8]
 1f8:	add	x1, sp, #0x98
 1fc:	str	x1, [x0, #16]
 200:	add	x1, sp, #0x67
 204:	str	x1, [x0, #24]
 208:	str	x19, [x0, #32]
 20c:	str	x0, [sp, #312]
 210:	adrp	x2, 0 <pthread_create>
 214:	ldr	x2, [x2]
 218:	add	x1, sp, #0x138
 21c:	add	x0, sp, #0x130
 220:	bl	0 <_ZNSt6thread15_M_start_threadESt10unique_ptrINS_6_StateESt14default_deleteIS1_EEPFvvE>
 224:	ldr	x0, [sp, #312]
 228:	cbz	x0, 238 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x16c>
 22c:	ldr	x1, [x0]
 230:	ldr	x1, [x1, #8]
 234:	blr	x1
 238:	add	x0, sp, #0x130
 23c:	bl	0 <_ZNSt6thread6detachEv>
 240:	ldr	x0, [sp, #304]
 244:	cbnz	x0, 2b4 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1e8>
 248:	add	x0, sp, #0x98
 24c:	str	x0, [sp, #80]
 250:	strb	wzr, [sp, #88]
 254:	adrp	x0, 0 <__pthread_key_create>
 258:	ldr	x0, [x0]
 25c:	cbz	x0, 26c <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a0>
 260:	add	x0, sp, #0x98
 264:	bl	0 <pthread_mutex_lock>
 268:	cbnz	w0, 2b8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1ec>
 26c:	mov	w0, #0x1                   	// #1
 270:	strb	w0, [sp, #88]
 274:	ldrb	w0, [sp, #103]
 278:	cbnz	w0, 2bc <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1f0>
 27c:	add	x20, sp, #0x50
 280:	add	x19, sp, #0x68
 284:	mov	x1, x20
 288:	mov	x0, x19
 28c:	bl	0 <_ZNSt18condition_variable4waitERSt11unique_lockISt5mutexE>
 290:	ldrb	w0, [sp, #103]
 294:	cbz	w0, 284 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b8>
 298:	ldrb	w0, [sp, #88]
 29c:	cbnz	w0, 2bc <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1f0>
 2a0:	add	x0, sp, #0x68
 2a4:	bl	0 <_ZNSt18condition_variableD1Ev>
 2a8:	ldp	x19, x20, [sp, #16]
 2ac:	ldp	x21, x22, [sp, #32]
 2b0:	b	e8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1c>
 2b4:	bl	0 <_ZSt9terminatev>
 2b8:	bl	0 <_ZSt20__throw_system_errori>
 2bc:	ldr	x0, [sp, #80]
 2c0:	cbz	x0, 2a0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1d4>
 2c4:	adrp	x1, 0 <__pthread_key_create>
 2c8:	ldr	x1, [x1]
 2cc:	cbz	x1, 2a0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1d4>
 2d0:	bl	0 <pthread_mutex_unlock>
 2d4:	b	2a0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1d4>

00000000000002d8 <_ZN3lld13tryCreateFileEN4llvm9StringRefE>:
 2d8:	stp	x29, x30, [sp, #-64]!
 2dc:	mov	x29, sp
 2e0:	stp	x19, x20, [sp, #16]
 2e4:	cbnz	x1, 308 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x30>
 2e8:	bl	0 <_ZNSt3_V215system_categoryEv>
 2ec:	mov	x20, #0x0                   	// #0
 2f0:	mov	x19, x0
 2f4:	mov	x0, x20
 2f8:	mov	x1, x19
 2fc:	ldp	x19, x20, [sp, #16]
 300:	ldp	x29, x30, [sp], #64
 304:	ret
 308:	cmp	x1, #0x1
 30c:	b.eq	380 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xa8>  // b.none
 310:	add	x8, sp, #0x30
 314:	mov	w3, #0x0                   	// #0
 318:	mov	x2, #0x1                   	// #1
 31c:	bl	0 <_ZN4llvm16FileOutputBuffer6createENS_9StringRefEmj>
 320:	ldrb	w0, [sp, #56]
 324:	and	w0, w0, #0xfffffffd
 328:	strb	w0, [sp, #56]
 32c:	tbz	w0, #0, 39c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc4>
 330:	ldr	x0, [sp, #48]
 334:	str	xzr, [sp, #48]
 338:	orr	x0, x0, #0x1
 33c:	str	x0, [sp, #40]
 340:	add	x0, sp, #0x28
 344:	bl	0 <_ZN4llvm16errorToErrorCodeENS_5ErrorE>
 348:	mov	x20, x0
 34c:	mov	x19, x1
 350:	ldr	x1, [sp, #40]
 354:	cbnz	x1, 3a8 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xd0>
 358:	ldrb	w0, [sp, #56]
 35c:	tbnz	w0, #1, 3b0 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xd8>
 360:	ldrb	w0, [sp, #56]
 364:	tbnz	w0, #0, 3b8 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xe0>
 368:	ldr	x0, [sp, #48]
 36c:	cbz	x0, 2f4 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x1c>
 370:	ldr	x1, [x0]
 374:	ldr	x1, [x1, #40]
 378:	blr	x1
 37c:	b	2f4 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x1c>
 380:	ldrb	w2, [x0]
 384:	cmp	w2, #0x2d
 388:	b.ne	310 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x38>  // b.any
 38c:	bl	0 <_ZNSt3_V215system_categoryEv>
 390:	mov	x20, #0x0                   	// #0
 394:	mov	x19, x0
 398:	b	2f4 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x1c>
 39c:	mov	x0, #0x1                   	// #1
 3a0:	str	x0, [sp, #40]
 3a4:	b	340 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x68>
 3a8:	add	x0, sp, #0x28
 3ac:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 3b0:	add	x0, sp, #0x30
 3b4:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 3b8:	ldr	x0, [sp, #48]
 3bc:	cbz	x0, 2f4 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x1c>
 3c0:	ldr	x1, [x0]
 3c4:	ldr	x1, [x1, #8]
 3c8:	blr	x1
 3cc:	b	2f4 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x1c>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  14:	str	x21, [sp, #32]
  18:	mov	x20, x1
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldr	x0, [x19, #24]
  2c:	ldr	x1, [x19, #16]
  30:	sub	x1, x1, x0
  34:	cmp	x21, x1
  38:	b.hi	60 <_ZN4llvm11raw_ostreamlsEPKc+0x60>  // b.pmore
  3c:	cbz	x21, 88 <_ZN4llvm11raw_ostreamlsEPKc+0x88>
  40:	mov	x2, x21
  44:	mov	x1, x20
  48:	bl	0 <memcpy>
  4c:	ldr	x0, [x19, #24]
  50:	add	x21, x0, x21
  54:	str	x21, [x19, #24]
  58:	ldr	x21, [sp, #32]
  5c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	mov	x0, x19
  6c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  70:	mov	x19, x0
  74:	ldr	x21, [sp, #32]
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	ldr	x21, [sp, #32]
  8c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>

Disassembly of section .text._ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #8]
  24:	tbz	w0, #0, 80 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x80>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #8]
  3c:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x60>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	adrp	x3, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  64:	add	x3, x3, #0x0
  68:	mov	w2, #0x281                 	// #641
  6c:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  70:	add	x1, x1, #0x0
  74:	adrp	x0, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <__assert_fail>
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  88:	add	x1, x1, #0x0
  8c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  90:	b	5c <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x5c>

Memory.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld9freeArenaEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
  10:	ldr	x0, [x0]
  14:	ldr	x19, [x0]
  18:	ldr	x20, [x0, #8]
  1c:	cmp	x19, x20
  20:	b.eq	3c <_ZN3lld9freeArenaEv+0x3c>  // b.none
  24:	ldr	x0, [x19], #8
  28:	ldr	x1, [x0]
  2c:	ldr	x1, [x1, #16]
  30:	blr	x1
  34:	cmp	x20, x19
  38:	b.ne	24 <_ZN3lld9freeArenaEv+0x24>  // b.any
  3c:	adrp	x0, 20 <_ZN3lld9freeArenaEv+0x20>
  40:	ldr	x0, [x0]
  44:	ldr	x19, [x0, #64]
  48:	ldr	w20, [x0, #72]
  4c:	add	x20, x19, x20, lsl #4
  50:	cmp	x19, x20
  54:	b.eq	90 <_ZN3lld9freeArenaEv+0x90>  // b.none
  58:	ldr	x0, [x19], #16
  5c:	bl	0 <free>
  60:	cmp	x20, x19
  64:	b.ne	58 <_ZN3lld9freeArenaEv+0x58>  // b.any
  68:	adrp	x0, 20 <_ZN3lld9freeArenaEv+0x20>
  6c:	ldr	x0, [x0]
  70:	ldr	x1, [x0, #64]
  74:	ldr	w0, [x0, #72]
  78:	add	x0, x1, x0, lsl #4
  7c:	cmp	x1, x0
  80:	b.eq	90 <_ZN3lld9freeArenaEv+0x90>  // b.none
  84:	sub	x0, x0, #0x10
  88:	cmp	x1, x0
  8c:	b.ne	84 <_ZN3lld9freeArenaEv+0x84>  // b.any
  90:	adrp	x0, 20 <_ZN3lld9freeArenaEv+0x20>
  94:	ldr	x0, [x0]
  98:	str	wzr, [x0, #72]
  9c:	ldr	w20, [x0, #24]
  a0:	cbnz	w20, b0 <_ZN3lld9freeArenaEv+0xb0>
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret
  b0:	adrp	x0, 20 <_ZN3lld9freeArenaEv+0x20>
  b4:	ldr	x0, [x0]
  b8:	str	xzr, [x0, #80]
  bc:	ldr	x2, [x0, #16]
  c0:	mov	x19, x2
  c4:	ldr	x1, [x19], #8
  c8:	str	x1, [x0]
  cc:	add	x1, x1, #0x1, lsl #12
  d0:	str	x1, [x0, #8]
  d4:	add	x20, x2, w20, uxtw #3
  d8:	cmp	x19, x20
  dc:	b.eq	110 <_ZN3lld9freeArenaEv+0x110>  // b.none
  e0:	ldr	x0, [x19], #8
  e4:	bl	0 <free>
  e8:	cmp	x20, x19
  ec:	b.ne	e0 <_ZN3lld9freeArenaEv+0xe0>  // b.any
  f0:	adrp	x0, 20 <_ZN3lld9freeArenaEv+0x20>
  f4:	ldr	x0, [x0]
  f8:	ldr	x1, [x0, #16]
  fc:	add	x2, x1, #0x8
 100:	ldr	w0, [x0, #24]
 104:	add	x0, x1, x0, lsl #3
 108:	cmp	x2, x0
 10c:	b.hi	134 <_ZN3lld9freeArenaEv+0x134>  // b.pmore
 110:	adrp	x0, 20 <_ZN3lld9freeArenaEv+0x20>
 114:	ldr	x0, [x0]
 118:	ldr	w0, [x0, #28]
 11c:	cbz	w0, 154 <_ZN3lld9freeArenaEv+0x154>
 120:	adrp	x0, 20 <_ZN3lld9freeArenaEv+0x20>
 124:	ldr	x0, [x0]
 128:	mov	w1, #0x1                   	// #1
 12c:	str	w1, [x0, #24]
 130:	b	a4 <_ZN3lld9freeArenaEv+0xa4>
 134:	adrp	x3, 0 <_ZN3lld9freeArenaEv>
 138:	add	x3, x3, #0x0
 13c:	mov	w2, #0x1c7                 	// #455
 140:	adrp	x1, 0 <_ZN3lld9freeArenaEv>
 144:	add	x1, x1, #0x0
 148:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
 14c:	add	x0, x0, #0x0
 150:	bl	0 <__assert_fail>
 154:	adrp	x3, 0 <_ZN3lld9freeArenaEv>
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x43                  	// #67
 160:	adrp	x1, 0 <_ZN3lld9freeArenaEv>
 164:	add	x1, x1, #0x0
 168:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
 16c:	add	x0, x0, #0x0
 170:	bl	0 <__assert_fail>

0000000000000174 <_GLOBAL__sub_I_Memory.cpp>:
 174:	stp	x29, x30, [sp, #-32]!
 178:	mov	x29, sp
 17c:	stp	x19, x20, [sp, #16]
 180:	adrp	x19, 20 <_ZN3lld9freeArenaEv+0x20>
 184:	ldr	x19, [x19]
 188:	str	xzr, [x19]
 18c:	str	xzr, [x19, #8]
 190:	add	x0, x19, #0x20
 194:	str	x0, [x19, #16]
 198:	str	wzr, [x19, #24]
 19c:	mov	w0, #0x4                   	// #4
 1a0:	str	w0, [x19, #28]
 1a4:	add	x0, x19, #0x50
 1a8:	str	x0, [x19, #64]
 1ac:	str	wzr, [x19, #72]
 1b0:	str	wzr, [x19, #76]
 1b4:	str	xzr, [x19, #80]
 1b8:	mov	x0, #0x1                   	// #1
 1bc:	str	x0, [x19, #88]
 1c0:	adrp	x20, 0 <__dso_handle>
 1c4:	add	x20, x20, #0x0
 1c8:	mov	x2, x20
 1cc:	mov	x1, x19
 1d0:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
 1d4:	add	x0, x0, #0x0
 1d8:	bl	0 <__cxa_atexit>
 1dc:	adrp	x0, 18 <_ZN3lld9freeArenaEv+0x18>
 1e0:	ldr	x0, [x0]
 1e4:	str	x19, [x0]
 1e8:	adrp	x1, 0 <_ZN3lld9freeArenaEv>
 1ec:	ldr	x1, [x1]
 1f0:	str	xzr, [x1]
 1f4:	str	xzr, [x1, #8]
 1f8:	str	xzr, [x1, #16]
 1fc:	mov	x2, x20
 200:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
 204:	ldr	x0, [x0]
 208:	bl	0 <__cxa_atexit>
 20c:	ldp	x19, x20, [sp, #16]
 210:	ldp	x29, x30, [sp], #32
 214:	ret

Disassembly of section .text._ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED1Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, 1c <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED1Ev+0x1c>
   8:	stp	x29, x30, [sp, #-16]!
   c:	mov	x29, sp
  10:	bl	0 <_ZdlPv>
  14:	ldp	x29, x30, [sp], #16
  18:	ret
  1c:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x19, [x0, #16]
  18:	ldr	w21, [x0, #24]
  1c:	add	x21, x19, x21, lsl #3
  20:	cmp	x21, x19
  24:	b.eq	38 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x38>  // b.none
  28:	ldr	x0, [x19], #8
  2c:	bl	0 <free>
  30:	cmp	x21, x19
  34:	b.ne	28 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x28>  // b.any
  38:	ldr	x19, [x20, #64]
  3c:	ldr	w21, [x20, #72]
  40:	add	x21, x19, x21, lsl #4
  44:	cmp	x19, x21
  48:	b.eq	7c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x7c>  // b.none
  4c:	ldr	x0, [x19], #16
  50:	bl	0 <free>
  54:	cmp	x21, x19
  58:	b.ne	4c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x4c>  // b.any
  5c:	ldr	x0, [x20, #64]
  60:	ldr	w1, [x20, #72]
  64:	add	x1, x0, x1, lsl #4
  68:	cmp	x0, x1
  6c:	b.eq	7c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x7c>  // b.none
  70:	sub	x1, x1, #0x10
  74:	cmp	x0, x1
  78:	b.ne	70 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x70>  // b.any
  7c:	ldr	x0, [x20, #64]
  80:	add	x1, x20, #0x50
  84:	cmp	x0, x1
  88:	b.eq	90 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x90>  // b.none
  8c:	bl	0 <free>
  90:	ldr	x0, [x20, #16]
  94:	add	x20, x20, #0x20
  98:	cmp	x0, x20
  9c:	b.eq	a4 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0xa4>  // b.none
  a0:	bl	0 <free>
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldr	x21, [sp, #32]
  ac:	ldp	x29, x30, [sp], #48
  b0:	ret

Reproduce.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x8
  14:	mov	x21, x0
  18:	mov	x19, x1
  1c:	add	x22, x0, x1
  20:	add	x2, sp, #0xd0
  24:	str	x2, [sp, #192]
  28:	str	wzr, [sp, #200]
  2c:	mov	w2, #0x80                  	// #128
  30:	str	w2, [sp, #204]
  34:	cmp	x1, #0x80
  38:	b.hi	c0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xc0>  // b.pmore
  3c:	add	x0, sp, #0xd0
  40:	cmp	x21, x22
  44:	b.eq	68 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x68>  // b.none
  48:	mov	x2, x19
  4c:	mov	x1, x21
  50:	bl	0 <memcpy>
  54:	ldr	w1, [sp, #200]
  58:	add	x1, x19, x1
  5c:	ldr	w0, [sp, #204]
  60:	cmp	x1, x0
  64:	b.hi	ec <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xec>  // b.pmore
  68:	str	w1, [sp, #200]
  6c:	add	x0, sp, #0xc0
  70:	bl	0 <_ZN4llvm3sys2fs13make_absoluteERNS_15SmallVectorImplIcEE>
  74:	cbz	w0, 120 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x120>
  78:	cbz	x21, 10c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x10c>
  7c:	add	x0, x20, #0x10
  80:	str	x0, [x20]
  84:	mov	w3, #0x0                   	// #0
  88:	mov	x2, x22
  8c:	mov	x1, x21
  90:	mov	x0, x20
  94:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  98:	ldr	x0, [sp, #192]
  9c:	add	x1, sp, #0xd0
  a0:	cmp	x0, x1
  a4:	b.eq	ac <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xac>  // b.none
  a8:	bl	0 <free>
  ac:	mov	x0, x20
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #448
  bc:	ret
  c0:	add	x0, sp, #0xc0
  c4:	mov	x3, #0x1                   	// #1
  c8:	mov	x2, x1
  cc:	add	x1, x0, #0x10
  d0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d4:	cmp	x21, x22
  d8:	b.eq	54 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x54>  // b.none
  dc:	ldr	w1, [sp, #200]
  e0:	ldr	x0, [sp, #192]
  e4:	add	x0, x0, x1
  e8:	b	48 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x48>
  ec:	adrp	x3, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  f0:	add	x3, x3, #0x0
  f4:	mov	w2, #0x43                  	// #67
  f8:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  fc:	add	x1, x1, #0x0
 100:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 104:	add	x0, x0, #0x0
 108:	bl	0 <__assert_fail>
 10c:	add	x0, x20, #0x10
 110:	str	x0, [x20]
 114:	str	xzr, [x20, #8]
 118:	strb	wzr, [x20, #16]
 11c:	b	98 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x98>
 120:	mov	w2, #0x2                   	// #2
 124:	mov	w1, #0x1                   	// #1
 128:	add	x0, sp, #0xc0
 12c:	bl	0 <_ZN4llvm3sys4path11remove_dotsERNS_15SmallVectorImplIcEEbNS1_5StyleE>
 130:	add	x0, sp, #0x40
 134:	str	x0, [sp, #48]
 138:	str	wzr, [sp, #56]
 13c:	mov	w0, #0x80                  	// #128
 140:	str	w0, [sp, #60]
 144:	mov	w2, #0x2                   	// #2
 148:	ldr	x0, [sp, #192]
 14c:	ldr	w1, [sp, #200]
 150:	bl	0 <_ZN4llvm3sys4path9root_nameENS_9StringRefENS1_5StyleE>
 154:	mov	x21, x0
 158:	mov	x19, x1
 15c:	cbz	x1, 278 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x278>
 160:	sub	x0, x1, #0x1
 164:	ldrb	w1, [x21, x0]
 168:	cmp	w1, #0x3a
 16c:	b.ne	1fc <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1fc>  // b.any
 170:	cmp	x19, x0
 174:	csel	x19, x19, x0, ls  // ls = plast
 178:	str	wzr, [sp, #56]
 17c:	ldr	w0, [sp, #60]
 180:	cmp	x0, x19
 184:	b.cc	194 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x194>  // b.lo, b.ul, b.last
 188:	cbz	x19, 1d4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1d4>
 18c:	ldr	x0, [sp, #48]
 190:	b	1b4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1b4>
 194:	add	x0, sp, #0x30
 198:	mov	x3, #0x1                   	// #1
 19c:	mov	x2, x19
 1a0:	add	x1, x0, #0x10
 1a4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 1a8:	ldr	w1, [sp, #56]
 1ac:	ldr	x0, [sp, #48]
 1b0:	add	x0, x0, x1
 1b4:	mov	x2, x19
 1b8:	mov	x1, x21
 1bc:	bl	0 <memcpy>
 1c0:	ldr	w0, [sp, #56]
 1c4:	add	x19, x19, x0
 1c8:	ldr	w0, [sp, #60]
 1cc:	cmp	x19, x0
 1d0:	b.hi	1dc <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1dc>  // b.pmore
 1d4:	str	w19, [sp, #56]
 1d8:	b	278 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x278>
 1dc:	adrp	x3, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 1e0:	add	x3, x3, #0x0
 1e4:	mov	w2, #0x43                  	// #67
 1e8:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 1ec:	add	x1, x1, #0x0
 1f0:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 1f4:	add	x0, x0, #0x0
 1f8:	bl	0 <__assert_fail>
 1fc:	cmp	x19, #0x1
 200:	b.ls	278 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x278>  // b.plast
 204:	mov	x2, #0x2                   	// #2
 208:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 20c:	add	x1, x1, #0x0
 210:	mov	x0, x21
 214:	bl	0 <memcmp>
 218:	cbnz	w0, 278 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x278>
 21c:	add	x21, x21, #0x2
 220:	sub	x19, x19, #0x2
 224:	str	wzr, [sp, #56]
 228:	ldr	w0, [sp, #60]
 22c:	cmp	x19, x0
 230:	b.ls	344 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x344>  // b.plast
 234:	add	x0, sp, #0x30
 238:	mov	x3, #0x1                   	// #1
 23c:	mov	x2, x19
 240:	add	x1, x0, #0x10
 244:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 248:	ldr	w1, [sp, #56]
 24c:	ldr	x0, [sp, #48]
 250:	add	x0, x0, x1
 254:	mov	x2, x19
 258:	mov	x1, x21
 25c:	bl	0 <memcpy>
 260:	ldr	w0, [sp, #56]
 264:	add	x19, x19, x0
 268:	ldr	w0, [sp, #60]
 26c:	cmp	x19, x0
 270:	b.hi	324 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x324>  // b.pmore
 274:	str	w19, [sp, #56]
 278:	mov	w2, #0x2                   	// #2
 27c:	ldr	x0, [sp, #192]
 280:	ldr	w1, [sp, #200]
 284:	bl	0 <_ZN4llvm3sys4path13relative_pathENS_9StringRefENS1_5StyleE>
 288:	add	x2, sp, #0x200
 28c:	stp	x0, x1, [x2, #-152]
 290:	str	xzr, [sp, #344]
 294:	mov	w0, #0x5                   	// #5
 298:	strb	w0, [sp, #352]
 29c:	mov	w0, #0x1                   	// #1
 2a0:	strb	w0, [sp, #353]
 2a4:	add	x1, sp, #0x168
 2a8:	str	x1, [sp, #336]
 2ac:	str	xzr, [sp, #376]
 2b0:	str	xzr, [sp, #384]
 2b4:	strb	w0, [sp, #392]
 2b8:	strb	w0, [sp, #393]
 2bc:	str	xzr, [sp, #400]
 2c0:	str	xzr, [sp, #408]
 2c4:	strb	w0, [sp, #416]
 2c8:	strb	w0, [sp, #417]
 2cc:	str	xzr, [sp, #424]
 2d0:	str	xzr, [sp, #432]
 2d4:	strb	w0, [sp, #440]
 2d8:	strb	w0, [sp, #441]
 2dc:	add	x19, sp, #0x30
 2e0:	add	x4, sp, #0x1a8
 2e4:	add	x3, sp, #0x190
 2e8:	add	x2, sp, #0x178
 2ec:	add	x1, sp, #0x150
 2f0:	mov	x0, x19
 2f4:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 2f8:	mov	x8, x20
 2fc:	mov	w2, #0x2                   	// #2
 300:	ldr	x0, [sp, #48]
 304:	ldr	w1, [sp, #56]
 308:	bl	0 <_ZN4llvm3sys4path16convert_to_slashB5cxx11ENS_9StringRefENS1_5StyleE>
 30c:	ldr	x0, [sp, #48]
 310:	add	x19, x19, #0x10
 314:	cmp	x0, x19
 318:	b.eq	98 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x98>  // b.none
 31c:	bl	0 <free>
 320:	b	98 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x98>
 324:	adrp	x3, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 328:	add	x3, x3, #0x0
 32c:	mov	w2, #0x43                  	// #67
 330:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 334:	add	x1, x1, #0x0
 338:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 33c:	add	x0, x0, #0x0
 340:	bl	0 <__assert_fail>
 344:	cbz	x19, 274 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x274>
 348:	ldr	x0, [sp, #48]
 34c:	b	254 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x254>

0000000000000350 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>:
 350:	stp	x29, x30, [sp, #-112]!
 354:	mov	x29, sp
 358:	stp	x19, x20, [sp, #16]
 35c:	mov	x19, x8
 360:	stp	x0, x1, [sp, #48]
 364:	ldr	x20, [sp, #56]
 368:	cbz	x20, 3f0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xa0>
 36c:	str	x21, [sp, #32]
 370:	ldr	x21, [sp, #48]
 374:	mov	x2, x20
 378:	mov	w1, #0x20                  	// #32
 37c:	mov	x0, x21
 380:	bl	0 <memchr>
 384:	cbz	x0, 40c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xbc>
 388:	sub	x0, x0, x21
 38c:	cmn	x0, #0x1
 390:	b.eq	40c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xbc>  // b.none
 394:	mov	w1, #0x3                   	// #3
 398:	strb	w1, [sp, #104]
 39c:	mov	w0, #0x5                   	// #5
 3a0:	strb	w0, [sp, #105]
 3a4:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 3a8:	add	x0, x0, #0x0
 3ac:	str	x0, [sp, #88]
 3b0:	add	x2, sp, #0x30
 3b4:	str	x2, [sp, #96]
 3b8:	add	x2, sp, #0x58
 3bc:	str	x2, [sp, #64]
 3c0:	str	x0, [sp, #72]
 3c4:	mov	w0, #0x2                   	// #2
 3c8:	strb	w0, [sp, #80]
 3cc:	strb	w1, [sp, #81]
 3d0:	mov	x8, x19
 3d4:	add	x0, sp, #0x40
 3d8:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 3dc:	ldr	x21, [sp, #32]
 3e0:	mov	x0, x19
 3e4:	ldp	x19, x20, [sp, #16]
 3e8:	ldp	x29, x30, [sp], #112
 3ec:	ret
 3f0:	ldr	x1, [sp, #48]
 3f4:	cbnz	x1, 414 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xc4>
 3f8:	add	x0, x8, #0x10
 3fc:	str	x0, [x8]
 400:	str	xzr, [x8, #8]
 404:	strb	wzr, [x8, #16]
 408:	b	3e0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x90>
 40c:	ldr	x1, [sp, #48]
 410:	ldr	x21, [sp, #32]
 414:	add	x0, x19, #0x10
 418:	str	x0, [x19]
 41c:	mov	w3, #0x0                   	// #0
 420:	add	x2, x1, x20
 424:	mov	x0, x19
 428:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 42c:	b	3e0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x90>

0000000000000430 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE>:
 430:	stp	x29, x30, [sp, #-144]!
 434:	mov	x29, sp
 438:	stp	x19, x20, [sp, #16]
 43c:	mov	x19, x8
 440:	mov	x20, x0
 444:	ldr	x1, [x0, #24]
 448:	cbz	x1, 4a0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x70>
 44c:	ldr	x2, [x0, #32]
 450:	add	x0, sp, #0x70
 454:	add	x3, x0, #0x10
 458:	str	x3, [sp, #112]
 45c:	mov	w3, #0x0                   	// #0
 460:	add	x2, x1, x2
 464:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 468:	ldr	w0, [x20, #56]
 46c:	cbnz	w0, 4c0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x90>
 470:	add	x0, x19, #0x10
 474:	str	x0, [x19]
 478:	ldr	x0, [sp, #112]
 47c:	add	x1, sp, #0x80
 480:	cmp	x0, x1
 484:	b.eq	4b4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x84>  // b.none
 488:	str	x0, [x19]
 48c:	ldr	x0, [sp, #128]
 490:	str	x0, [x19, #16]
 494:	ldr	x0, [sp, #120]
 498:	str	x0, [x19, #8]
 49c:	b	5e0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1b0>
 4a0:	add	x0, sp, #0x80
 4a4:	str	x0, [sp, #112]
 4a8:	str	xzr, [sp, #120]
 4ac:	strb	wzr, [sp, #128]
 4b0:	b	468 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x38>
 4b4:	ldp	x0, x1, [sp, #128]
 4b8:	stp	x0, x1, [x19, #16]
 4bc:	b	494 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x64>
 4c0:	str	x21, [sp, #32]
 4c4:	ldr	x0, [x20, #48]
 4c8:	ldr	x21, [x0]
 4cc:	mov	x1, #0x0                   	// #0
 4d0:	cbz	x21, 4e0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xb0>
 4d4:	mov	x0, x21
 4d8:	bl	0 <strlen>
 4dc:	mov	x1, x0
 4e0:	add	x8, sp, #0x50
 4e4:	mov	x0, x21
 4e8:	bl	350 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 4ec:	ldr	x1, [x20]
 4f0:	ldrh	w0, [x1, #38]
 4f4:	tbnz	w0, #2, 5f8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1c8>
 4f8:	tbnz	w0, #3, 510 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xe0>
 4fc:	ldrb	w0, [x1, #36]
 500:	cmp	w0, #0xb
 504:	b.hi	5f0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1c0>  // b.pmore
 508:	cmp	w0, #0x4
 50c:	b.eq	5f8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1c8>  // b.none
 510:	add	x0, sp, #0x30
 514:	add	x1, x0, #0x10
 518:	str	x1, [sp, #48]
 51c:	ldr	x1, [sp, #112]
 520:	mov	w3, #0x0                   	// #0
 524:	ldr	x2, [sp, #120]
 528:	add	x2, x1, x2
 52c:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 530:	ldr	x1, [sp, #56]
 534:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
 538:	cmp	x1, x0
 53c:	b.eq	644 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x214>  // b.none
 540:	add	x20, sp, #0x30
 544:	mov	x2, #0x1                   	// #1
 548:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 54c:	add	x1, x1, #0x0
 550:	mov	x0, x20
 554:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 558:	ldr	x2, [sp, #88]
 55c:	ldr	x1, [sp, #80]
 560:	mov	x0, x20
 564:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 568:	add	x1, x19, #0x10
 56c:	str	x1, [x19]
 570:	mov	x1, x0
 574:	ldr	x2, [x1], #16
 578:	cmp	x2, x1
 57c:	b.eq	650 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x220>  // b.none
 580:	str	x2, [x19]
 584:	ldr	x2, [x0, #16]
 588:	str	x2, [x19, #16]
 58c:	ldr	x2, [x0, #8]
 590:	str	x2, [x19, #8]
 594:	str	x1, [x0]
 598:	str	xzr, [x0, #8]
 59c:	strb	wzr, [x0, #16]
 5a0:	ldr	x0, [sp, #48]
 5a4:	add	x1, sp, #0x40
 5a8:	cmp	x0, x1
 5ac:	b.eq	5b4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x184>  // b.none
 5b0:	bl	0 <_ZdlPv>
 5b4:	ldr	x0, [sp, #80]
 5b8:	add	x1, sp, #0x60
 5bc:	cmp	x0, x1
 5c0:	b.eq	5c8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x198>  // b.none
 5c4:	bl	0 <_ZdlPv>
 5c8:	ldr	x0, [sp, #112]
 5cc:	add	x1, sp, #0x80
 5d0:	cmp	x0, x1
 5d4:	b.eq	65c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x22c>  // b.none
 5d8:	bl	0 <_ZdlPv>
 5dc:	ldr	x21, [sp, #32]
 5e0:	mov	x0, x19
 5e4:	ldp	x19, x20, [sp, #16]
 5e8:	ldp	x29, x30, [sp], #144
 5ec:	ret
 5f0:	cmp	w0, #0xc
 5f4:	b.ne	62c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1fc>  // b.any
 5f8:	add	x0, x19, #0x10
 5fc:	str	x0, [x19]
 600:	ldr	x1, [sp, #112]
 604:	mov	w3, #0x0                   	// #0
 608:	ldr	x2, [sp, #120]
 60c:	add	x2, x1, x2
 610:	mov	x0, x19
 614:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 618:	ldr	x2, [sp, #88]
 61c:	ldr	x1, [sp, #80]
 620:	mov	x0, x19
 624:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 628:	b	5b4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x184>
 62c:	mov	w2, #0xa6                  	// #166
 630:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 634:	add	x1, x1, #0x0
 638:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 63c:	add	x0, x0, #0x0
 640:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 644:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 648:	add	x0, x0, #0x0
 64c:	bl	0 <_ZSt20__throw_length_errorPKc>
 650:	ldp	x2, x3, [x0, #16]
 654:	stp	x2, x3, [x19, #16]
 658:	b	58c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x15c>
 65c:	ldr	x21, [sp, #32]
 660:	b	5e0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1b0>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x8c>

Strings.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x1
  14:	mov	x21, x2
  18:	ldr	x19, [x0]
  1c:	ldr	x22, [x0, #8]
  20:	cmp	x19, x22
  24:	b.eq	5c <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x5c>  // b.none
  28:	mov	x1, x20
  2c:	mov	x2, x21
  30:	mov	x0, x19
  34:	bl	0 <_ZNK4llvm11GlobPattern5matchENS_9StringRefE>
  38:	ands	w0, w0, #0xff
  3c:	b.ne	4c <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x4c>  // b.any
  40:	add	x19, x19, #0x60
  44:	cmp	x22, x19
  48:	b.ne	28 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x28>  // b.any
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x21, x22, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret
  5c:	mov	w0, #0x0                   	// #0
  60:	b	4c <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x4c>

0000000000000064 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE>:
  64:	mov	x2, x0
  68:	mov	w0, #0x0                   	// #0
  6c:	cbz	x1, 120 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xbc>
  70:	ldrb	w3, [x2]
  74:	and	w0, w3, #0xffffffdf
  78:	sub	w0, w0, #0x41
  7c:	and	w0, w0, #0xff
  80:	cmp	w0, #0x19
  84:	cset	w0, ls  // ls = plast
  88:	cmp	w3, #0x5f
  8c:	csinc	w0, w0, wzr, ne  // ne = any
  90:	cbz	w0, 120 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xbc>
  94:	add	x3, x2, #0x1
  98:	add	x5, x2, x1
  9c:	sub	x1, x1, #0x1
  a0:	asr	x0, x1, #2
  a4:	cmp	xzr, x1, asr #2
  a8:	b.ge	1a0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x13c>  // b.tcont
  ac:	add	x0, x2, x0, lsl #2
  b0:	add	x0, x0, #0x1
  b4:	ldrb	w1, [x3]
  b8:	cmp	w1, #0x5f
  bc:	b.eq	e4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x80>  // b.none
  c0:	and	w4, w1, #0xffffffdf
  c4:	sub	w4, w4, #0x41
  c8:	and	w4, w4, #0xff
  cc:	cmp	w4, #0x19
  d0:	b.ls	e4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x80>  // b.plast
  d4:	sub	w1, w1, #0x30
  d8:	and	w1, w1, #0xff
  dc:	cmp	w1, #0x9
  e0:	b.hi	118 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>  // b.pmore
  e4:	ldrb	w1, [x3, #1]
  e8:	cmp	w1, #0x5f
  ec:	b.eq	124 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xc0>  // b.none
  f0:	and	w4, w1, #0xffffffdf
  f4:	sub	w4, w4, #0x41
  f8:	and	w4, w4, #0xff
  fc:	cmp	w4, #0x19
 100:	b.ls	124 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xc0>  // b.plast
 104:	sub	w1, w1, #0x30
 108:	and	w1, w1, #0xff
 10c:	cmp	w1, #0x9
 110:	b.ls	124 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xc0>  // b.plast
 114:	add	x3, x3, #0x1
 118:	cmp	x5, x3
 11c:	cset	w0, eq  // eq = none
 120:	ret
 124:	ldrb	w1, [x3, #2]
 128:	cmp	w1, #0x5f
 12c:	b.eq	15c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xf8>  // b.none
 130:	and	w2, w1, #0xffffffdf
 134:	sub	w2, w2, #0x41
 138:	and	w2, w2, #0xff
 13c:	cmp	w2, #0x19
 140:	b.ls	15c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xf8>  // b.plast
 144:	sub	w1, w1, #0x30
 148:	and	w1, w1, #0xff
 14c:	cmp	w1, #0x9
 150:	b.ls	15c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xf8>  // b.plast
 154:	add	x3, x3, #0x2
 158:	b	118 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>
 15c:	ldrb	w1, [x3, #3]
 160:	cmp	w1, #0x5f
 164:	b.eq	194 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x130>  // b.none
 168:	and	w2, w1, #0xffffffdf
 16c:	sub	w2, w2, #0x41
 170:	and	w2, w2, #0xff
 174:	cmp	w2, #0x19
 178:	b.ls	194 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x130>  // b.plast
 17c:	sub	w1, w1, #0x30
 180:	and	w1, w1, #0xff
 184:	cmp	w1, #0x9
 188:	b.ls	194 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x130>  // b.plast
 18c:	add	x3, x3, #0x3
 190:	b	118 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>
 194:	add	x3, x3, #0x4
 198:	cmp	x0, x3
 19c:	b.ne	b4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x50>  // b.any
 1a0:	sub	x0, x5, x3
 1a4:	cmp	x0, #0x2
 1a8:	b.eq	1f8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x194>  // b.none
 1ac:	cmp	x0, #0x3
 1b0:	b.eq	1c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x160>  // b.none
 1b4:	cmp	x0, #0x1
 1b8:	b.eq	22c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>  // b.none
 1bc:	mov	x3, x5
 1c0:	b	118 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>
 1c4:	ldrb	w0, [x3]
 1c8:	cmp	w0, #0x5f
 1cc:	b.eq	1f4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x190>  // b.none
 1d0:	and	w1, w0, #0xffffffdf
 1d4:	sub	w1, w1, #0x41
 1d8:	and	w1, w1, #0xff
 1dc:	cmp	w1, #0x19
 1e0:	b.ls	1f4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x190>  // b.plast
 1e4:	sub	w0, w0, #0x30
 1e8:	and	w0, w0, #0xff
 1ec:	cmp	w0, #0x9
 1f0:	b.hi	118 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>  // b.pmore
 1f4:	add	x3, x3, #0x1
 1f8:	ldrb	w0, [x3]
 1fc:	cmp	w0, #0x5f
 200:	b.eq	228 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c4>  // b.none
 204:	and	w1, w0, #0xffffffdf
 208:	sub	w1, w1, #0x41
 20c:	and	w1, w1, #0xff
 210:	cmp	w1, #0x19
 214:	b.ls	228 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c4>  // b.plast
 218:	sub	w0, w0, #0x30
 21c:	and	w0, w0, #0xff
 220:	cmp	w0, #0x9
 224:	b.hi	118 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>  // b.pmore
 228:	add	x3, x3, #0x1
 22c:	ldrb	w0, [x3]
 230:	cmp	w0, #0x5f
 234:	b.eq	260 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1fc>  // b.none
 238:	and	w1, w0, #0xffffffdf
 23c:	sub	w1, w1, #0x41
 240:	and	w1, w1, #0xff
 244:	cmp	w1, #0x19
 248:	b.ls	268 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x204>  // b.plast
 24c:	sub	w0, w0, #0x30
 250:	and	w0, w0, #0xff
 254:	cmp	w0, #0x9
 258:	csel	x3, x3, x5, hi  // hi = pmore
 25c:	b	118 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>
 260:	mov	x3, x5
 264:	b	118 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>
 268:	mov	x3, x5
 26c:	b	118 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>

0000000000000270 <_ZN3lld8parseHexEN4llvm9StringRefE>:
 270:	stp	x29, x30, [sp, #-160]!
 274:	mov	x29, sp
 278:	stp	x23, x24, [sp, #48]
 27c:	mov	x24, x8
 280:	str	xzr, [sp, #112]
 284:	str	xzr, [sp, #120]
 288:	str	xzr, [sp, #128]
 28c:	cbz	x1, 3a4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x134>
 290:	stp	x19, x20, [sp, #16]
 294:	stp	x21, x22, [sp, #32]
 298:	stp	x25, x26, [sp, #64]
 29c:	mov	x20, x0
 2a0:	mov	x19, x1
 2a4:	mov	x23, #0x2                   	// #2
 2a8:	add	x22, sp, #0x58
 2ac:	mov	w21, #0x10                  	// #16
 2b0:	add	x26, sp, #0x57
 2b4:	add	x25, sp, #0x70
 2b8:	b	2e4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x74>
 2bc:	strb	w0, [sp, #87]
 2c0:	ldr	x1, [sp, #120]
 2c4:	ldr	x2, [sp, #128]
 2c8:	cmp	x1, x2
 2cc:	b.eq	388 <_ZN3lld8parseHexEN4llvm9StringRefE+0x118>  // b.none
 2d0:	strb	w0, [x1]
 2d4:	ldr	x0, [sp, #120]
 2d8:	add	x0, x0, #0x1
 2dc:	str	x0, [sp, #120]
 2e0:	cbz	x19, 398 <_ZN3lld8parseHexEN4llvm9StringRefE+0x128>
 2e4:	cmp	x19, #0x2
 2e8:	csel	x0, x19, x23, cc  // cc = lo, ul, last
 2ec:	str	x20, [sp, #96]
 2f0:	str	x0, [sp, #104]
 2f4:	add	x20, x20, x0
 2f8:	sub	x19, x19, x0
 2fc:	mov	x3, x22
 300:	mov	w2, w21
 304:	ldp	x0, x1, [sp, #96]
 308:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 30c:	and	w0, w0, #0xff
 310:	cbnz	w0, 324 <_ZN3lld8parseHexEN4llvm9StringRefE+0xb4>
 314:	ldr	x1, [sp, #88]
 318:	and	w0, w1, #0xff
 31c:	tst	x1, #0xffffffffffffff00
 320:	b.eq	2bc <_ZN3lld8parseHexEN4llvm9StringRefE+0x4c>  // b.none
 324:	mov	w0, #0x3                   	// #3
 328:	strb	w0, [sp, #152]
 32c:	mov	w0, #0x5                   	// #5
 330:	strb	w0, [sp, #153]
 334:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 338:	add	x0, x0, #0x0
 33c:	str	x0, [sp, #136]
 340:	add	x0, sp, #0x60
 344:	str	x0, [sp, #144]
 348:	bl	0 <_ZN3lld12errorHandlerEv>
 34c:	add	x1, sp, #0x88
 350:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 354:	str	xzr, [x24]
 358:	str	xzr, [x24, #8]
 35c:	str	xzr, [x24, #16]
 360:	ldr	x0, [sp, #112]
 364:	cbz	x0, 3c0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x150>
 368:	bl	0 <_ZdlPv>
 36c:	ldp	x19, x20, [sp, #16]
 370:	ldp	x21, x22, [sp, #32]
 374:	ldp	x25, x26, [sp, #64]
 378:	mov	x0, x24
 37c:	ldp	x23, x24, [sp, #48]
 380:	ldp	x29, x30, [sp], #160
 384:	ret
 388:	mov	x2, x26
 38c:	mov	x0, x25
 390:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 394:	b	2e0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x70>
 398:	ldp	x19, x20, [sp, #16]
 39c:	ldp	x21, x22, [sp, #32]
 3a0:	ldp	x25, x26, [sp, #64]
 3a4:	ldr	x0, [sp, #112]
 3a8:	str	x0, [x24]
 3ac:	ldr	x0, [sp, #120]
 3b0:	str	x0, [x24, #8]
 3b4:	ldr	x0, [sp, #128]
 3b8:	str	x0, [x24, #16]
 3bc:	b	378 <_ZN3lld8parseHexEN4llvm9StringRefE+0x108>
 3c0:	ldp	x19, x20, [sp, #16]
 3c4:	ldp	x21, x22, [sp, #32]
 3c8:	ldp	x25, x26, [sp, #64]
 3cc:	b	378 <_ZN3lld8parseHexEN4llvm9StringRefE+0x108>

00000000000003d0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE>:
 3d0:	stp	x29, x30, [sp, #-416]!
 3d4:	mov	x29, sp
 3d8:	stp	x25, x26, [sp, #64]
 3dc:	mov	x26, x0
 3e0:	str	x0, [sp, #120]
 3e4:	str	xzr, [x0]
 3e8:	str	xzr, [x0, #8]
 3ec:	str	xzr, [x0, #16]
 3f0:	add	x0, x1, x2, lsl #4
 3f4:	str	x0, [sp, #112]
 3f8:	cmp	x1, x0
 3fc:	b.eq	83c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x46c>  // b.none
 400:	stp	x19, x20, [sp, #16]
 404:	stp	x21, x22, [sp, #32]
 408:	stp	x23, x24, [sp, #48]
 40c:	stp	x27, x28, [sp, #80]
 410:	mov	x24, x1
 414:	add	x0, sp, #0x108
 418:	str	x0, [sp, #104]
 41c:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 420:	add	x0, x0, #0x0
 424:	str	x0, [sp, #136]
 428:	b	634 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x264>
 42c:	add	x0, sp, #0x198
 430:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 434:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 438:	add	x0, x0, #0x0
 43c:	bl	0 <_ZSt20__throw_length_errorPKc>
 440:	bl	0 <_ZdlPv>
 444:	cmp	x20, x19
 448:	b.eq	780 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x3b0>  // b.none
 44c:	sub	x19, x19, #0x20
 450:	mov	x1, x19
 454:	ldr	x0, [x1], #16
 458:	cmp	x0, x1
 45c:	b.ne	440 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x70>  // b.any
 460:	b	444 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x74>
 464:	ldr	x25, [x26, #8]
 468:	ldr	x0, [x26, #16]
 46c:	cmp	x25, x0
 470:	b.eq	7e0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x410>  // b.none
 474:	ldr	x19, [sp, #272]
 478:	ldr	x0, [sp, #264]
 47c:	sub	x19, x19, x0
 480:	asr	x0, x19, #3
 484:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 488:	movk	x1, #0xaaab
 48c:	mul	x0, x0, x1
 490:	str	xzr, [x25]
 494:	str	xzr, [x25, #8]
 498:	str	xzr, [x25, #16]
 49c:	cbz	x0, 4f0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x120>
 4a0:	mov	x1, #0x5555555555555555    	// #6148914691236517205
 4a4:	movk	x1, #0x555, lsl #48
 4a8:	cmp	x0, x1
 4ac:	b.hi	4ec <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x11c>  // b.pmore
 4b0:	mov	x0, x19
 4b4:	bl	0 <_Znwm>
 4b8:	mov	x28, x0
 4bc:	str	x28, [x25]
 4c0:	str	x28, [x25, #8]
 4c4:	add	x19, x28, x19
 4c8:	str	x19, [x25, #16]
 4cc:	ldr	x0, [sp, #264]
 4d0:	str	x0, [sp, #128]
 4d4:	ldr	x22, [sp, #272]
 4d8:	cmp	x0, x22
 4dc:	b.eq	5bc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1ec>  // b.none
 4e0:	mov	x21, x0
 4e4:	mov	x19, x28
 4e8:	b	530 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x160>
 4ec:	bl	0 <_ZSt17__throw_bad_allocv>
 4f0:	mov	x28, #0x0                   	// #0
 4f4:	b	4bc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0xec>
 4f8:	mov	w1, #0x1                   	// #1
 4fc:	ldr	x0, [sp, #136]
 500:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 504:	str	x23, [x19]
 508:	str	x20, [x19, #8]
 50c:	mov	x2, x27
 510:	ldr	x0, [sp, #96]
 514:	ldr	x1, [x0]
 518:	mov	x0, x23
 51c:	bl	0 <memcpy>
 520:	add	x19, x19, #0x18
 524:	add	x21, x21, #0x18
 528:	cmp	x22, x21
 52c:	b.eq	588 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1b8>  // b.none
 530:	str	xzr, [x19]
 534:	str	xzr, [x19, #8]
 538:	str	x21, [sp, #96]
 53c:	ldr	w20, [x21, #16]
 540:	str	w20, [x19, #16]
 544:	cbz	w20, 520 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x150>
 548:	add	w20, w20, #0x3f
 54c:	lsr	w20, w20, #6
 550:	lsl	x27, x20, #3
 554:	mov	x0, x27
 558:	bl	0 <malloc>
 55c:	mov	x23, x0
 560:	cbnz	x0, 504 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x134>
 564:	cbnz	x27, 4f8 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x128>
 568:	mov	x0, #0x1                   	// #1
 56c:	bl	0 <malloc>
 570:	mov	x23, x0
 574:	cbnz	x0, 504 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x134>
 578:	mov	w1, #0x1                   	// #1
 57c:	ldr	x0, [sp, #136]
 580:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 584:	b	504 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x134>
 588:	sub	x0, x22, #0x18
 58c:	ldr	x1, [sp, #128]
 590:	sub	x0, x0, x1
 594:	lsr	x0, x0, #3
 598:	mov	x1, #0xaaab                	// #43691
 59c:	movk	x1, #0xaaaa, lsl #16
 5a0:	movk	x1, #0xaaaa, lsl #32
 5a4:	movk	x1, #0xaaa, lsl #48
 5a8:	mul	x0, x0, x1
 5ac:	and	x0, x0, #0x1fffffffffffffff
 5b0:	add	x0, x0, #0x1
 5b4:	add	x0, x0, x0, lsl #1
 5b8:	add	x28, x28, x0, lsl #3
 5bc:	str	x28, [x25, #8]
 5c0:	ldp	x0, x1, [sp, #288]
 5c4:	stp	x0, x1, [x25, #24]
 5c8:	ldr	x0, [sp, #304]
 5cc:	str	x0, [x25, #40]
 5d0:	add	x0, sp, #0x230
 5d4:	ldp	x0, x1, [x0, #-248]
 5d8:	stp	x0, x1, [x25, #48]
 5dc:	ldr	x0, [sp, #328]
 5e0:	str	x0, [x25, #64]
 5e4:	ldp	x0, x1, [sp, #336]
 5e8:	stp	x0, x1, [x25, #72]
 5ec:	ldr	x0, [sp, #352]
 5f0:	str	x0, [x25, #88]
 5f4:	ldr	x0, [x26, #8]
 5f8:	add	x0, x0, #0x60
 5fc:	str	x0, [x26, #8]
 600:	ldrb	w0, [sp, #360]
 604:	tbnz	w0, #1, 7f4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x424>
 608:	ldrb	w0, [sp, #360]
 60c:	tbz	w0, #0, 7fc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x42c>
 610:	ldr	x0, [sp, #264]
 614:	cbz	x0, 624 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x254>
 618:	ldr	x1, [x0]
 61c:	ldr	x1, [x1, #8]
 620:	blr	x1
 624:	add	x24, x24, #0x10
 628:	ldr	x0, [sp, #112]
 62c:	cmp	x0, x24
 630:	b.eq	82c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x45c>  // b.none
 634:	ldr	x8, [sp, #104]
 638:	ldp	x0, x1, [x24]
 63c:	bl	0 <_ZN4llvm11GlobPattern6createENS_9StringRefE>
 640:	ldrb	w0, [sp, #360]
 644:	and	w1, w0, #0x1
 648:	bfi	w0, w1, #1, #1
 64c:	strb	w0, [sp, #360]
 650:	cbz	w1, 464 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x94>
 654:	and	x0, x0, #0xff
 658:	and	w0, w0, #0xfffffffd
 65c:	strb	w0, [sp, #360]
 660:	ldr	x0, [sp, #264]
 664:	str	xzr, [sp, #264]
 668:	add	x1, sp, #0xb8
 66c:	add	x2, sp, #0xc8
 670:	str	x2, [sp, #184]
 674:	str	wzr, [sp, #192]
 678:	mov	w2, #0x2                   	// #2
 67c:	str	w2, [sp, #196]
 680:	orr	x0, x0, #0x1
 684:	str	x0, [sp, #408]
 688:	str	xzr, [sp, #392]
 68c:	str	x1, [sp, #400]
 690:	add	x1, sp, #0x190
 694:	add	x0, sp, #0x198
 698:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 69c:	ldr	x0, [sp, #408]
 6a0:	cbnz	x0, 42c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x5c>
 6a4:	ldr	x21, [sp, #184]
 6a8:	ldr	w0, [sp, #192]
 6ac:	lsl	x0, x0, #5
 6b0:	add	x20, x21, x0
 6b4:	add	x1, sp, #0xa8
 6b8:	str	x1, [sp, #152]
 6bc:	str	xzr, [sp, #160]
 6c0:	strb	wzr, [sp, #168]
 6c4:	cmp	x21, x20
 6c8:	b.eq	76c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x39c>  // b.none
 6cc:	asr	x0, x0, #5
 6d0:	sub	x2, x0, #0x1
 6d4:	ldr	x3, [x21, #8]
 6d8:	mov	x0, x21
 6dc:	add	x0, x0, #0x20
 6e0:	cmp	x20, x0
 6e4:	b.ne	6dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x30c>  // b.any
 6e8:	sub	x1, x20, x21
 6ec:	sub	x1, x1, #0x20
 6f0:	lsr	x1, x1, #5
 6f4:	add	x2, x2, x3
 6f8:	add	x22, sp, #0x98
 6fc:	madd	x1, x1, x3, x2
 700:	mov	x0, x22
 704:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
 708:	mov	x19, x21
 70c:	ldr	x2, [x21, #8]
 710:	ldr	x1, [x19], #32
 714:	mov	x0, x22
 718:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 71c:	cmp	x20, x19
 720:	b.eq	76c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x39c>  // b.none
 724:	mov	x25, #0x3fffffffffffffff    	// #4611686018427387903
 728:	adrp	x22, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 72c:	add	x22, x22, #0x0
 730:	add	x21, sp, #0x98
 734:	mov	x23, #0x1                   	// #1
 738:	ldr	x0, [sp, #160]
 73c:	cmp	x0, x25
 740:	b.eq	434 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x64>  // b.none
 744:	mov	x2, x23
 748:	mov	x1, x22
 74c:	mov	x0, x21
 750:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 754:	ldr	x2, [x19, #8]
 758:	ldr	x1, [x19], #32
 75c:	mov	x0, x21
 760:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 764:	cmp	x20, x19
 768:	b.ne	738 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x368>  // b.any
 76c:	ldr	x20, [sp, #184]
 770:	ldr	w19, [sp, #192]
 774:	add	x19, x20, x19, lsl #5
 778:	cmp	x20, x19
 77c:	b.ne	44c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x7c>  // b.any
 780:	ldr	x0, [sp, #184]
 784:	add	x1, sp, #0xc8
 788:	cmp	x0, x1
 78c:	b.eq	794 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x3c4>  // b.none
 790:	bl	0 <free>
 794:	str	xzr, [sp, #376]
 798:	mov	w0, #0x4                   	// #4
 79c:	strb	w0, [sp, #384]
 7a0:	mov	w0, #0x1                   	// #1
 7a4:	strb	w0, [sp, #385]
 7a8:	add	x19, sp, #0x98
 7ac:	str	x19, [sp, #368]
 7b0:	bl	0 <_ZN3lld12errorHandlerEv>
 7b4:	add	x1, sp, #0x170
 7b8:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 7bc:	ldr	x0, [sp, #152]
 7c0:	add	x19, x19, #0x10
 7c4:	cmp	x0, x19
 7c8:	b.eq	7d0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x400>  // b.none
 7cc:	bl	0 <_ZdlPv>
 7d0:	ldr	x0, [sp, #392]
 7d4:	cbz	x0, 600 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x230>
 7d8:	add	x0, sp, #0x188
 7dc:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 7e0:	ldr	x2, [sp, #104]
 7e4:	mov	x1, x25
 7e8:	ldr	x0, [sp, #120]
 7ec:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 7f0:	b	600 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x230>
 7f4:	add	x0, sp, #0x108
 7f8:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 7fc:	ldr	x19, [sp, #264]
 800:	ldr	x20, [sp, #272]
 804:	cmp	x19, x20
 808:	b.eq	81c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x44c>  // b.none
 80c:	ldr	x0, [x19], #24
 810:	bl	0 <free>
 814:	cmp	x20, x19
 818:	b.ne	80c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x43c>  // b.any
 81c:	ldr	x0, [sp, #264]
 820:	cbz	x0, 624 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x254>
 824:	bl	0 <_ZdlPv>
 828:	b	624 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x254>
 82c:	ldp	x19, x20, [sp, #16]
 830:	ldp	x21, x22, [sp, #32]
 834:	ldp	x23, x24, [sp, #48]
 838:	ldp	x27, x28, [sp, #80]
 83c:	ldp	x25, x26, [sp, #64]
 840:	ldp	x29, x30, [sp], #416
 844:	ret

0000000000000848 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>:
 848:	stp	x29, x30, [sp, #-96]!
 84c:	mov	x29, sp
 850:	stp	x19, x20, [sp, #16]
 854:	stp	x21, x22, [sp, #32]
 858:	mov	x19, x8
 85c:	mov	x20, x0
 860:	mov	x21, x1
 864:	cmp	x1, #0x1
 868:	b.ls	8dc <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x94>  // b.plast
 86c:	mov	x2, #0x2                   	// #2
 870:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 874:	add	x1, x1, #0x0
 878:	bl	0 <memcmp>
 87c:	cbnz	w0, 8e0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x98>
 880:	str	x23, [sp, #48]
 884:	add	x22, sp, #0x40
 888:	add	x23, sp, #0x50
 88c:	str	x23, [sp, #64]
 890:	mov	w3, #0x0                   	// #0
 894:	add	x2, x20, x21
 898:	mov	x1, x20
 89c:	mov	x0, x22
 8a0:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 8a4:	mov	x8, x19
 8a8:	mov	x0, x22
 8ac:	bl	0 <_ZN4llvm8demangleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8b0:	ldr	x0, [sp, #64]
 8b4:	cmp	x0, x23
 8b8:	b.eq	910 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xc8>  // b.none
 8bc:	bl	0 <_ZdlPv>
 8c0:	ldr	x23, [sp, #48]
 8c4:	b	8fc <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xb4>
 8c8:	add	x0, x19, #0x10
 8cc:	str	x0, [x19]
 8d0:	str	xzr, [x19, #8]
 8d4:	strb	wzr, [x19, #16]
 8d8:	b	8fc <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xb4>
 8dc:	cbz	x0, 8c8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x80>
 8e0:	add	x0, x19, #0x10
 8e4:	str	x0, [x19]
 8e8:	mov	w3, #0x0                   	// #0
 8ec:	add	x2, x20, x21
 8f0:	mov	x1, x20
 8f4:	mov	x0, x19
 8f8:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 8fc:	mov	x0, x19
 900:	ldp	x19, x20, [sp, #16]
 904:	ldp	x21, x22, [sp, #32]
 908:	ldp	x29, x30, [sp], #96
 90c:	ret
 910:	ldr	x23, [sp, #48]
 914:	b	8fc <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xb4>

0000000000000918 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE>:
 918:	stp	x29, x30, [sp, #-240]!
 91c:	mov	x29, sp
 920:	stp	x19, x20, [sp, #16]
 924:	stp	x21, x22, [sp, #32]
 928:	mov	x22, x0
 92c:	mov	x19, x1
 930:	mov	x21, x2
 934:	str	wzr, [sp, #152]
 938:	bl	0 <_ZNSt3_V215system_categoryEv>
 93c:	str	x0, [sp, #160]
 940:	add	x20, sp, #0x30
 944:	mov	x8, x20
 948:	mov	x0, x21
 94c:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 950:	mov	w4, #0x0                   	// #0
 954:	add	x3, sp, #0x98
 958:	ldr	x1, [sp, #48]
 95c:	ldr	x2, [sp, #56]
 960:	add	x0, sp, #0x50
 964:	bl	0 <_ZN4llvm14raw_fd_ostreamC1ENS_9StringRefERSt10error_codeNS_3sys2fs9OpenFlagsE>
 968:	ldr	x0, [sp, #48]
 96c:	add	x20, x20, #0x10
 970:	cmp	x0, x20
 974:	b.eq	97c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x64>  // b.none
 978:	bl	0 <_ZdlPv>
 97c:	ldr	w1, [sp, #152]
 980:	cbnz	w1, 9b4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x9c>
 984:	ldr	x0, [sp, #104]
 988:	ldr	x1, [sp, #96]
 98c:	sub	x1, x1, x0
 990:	cmp	x19, x1
 994:	b.hi	c64 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x34c>  // b.pmore
 998:	cbnz	x19, c78 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x360>
 99c:	add	x0, sp, #0x50
 9a0:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 9a4:	ldp	x19, x20, [sp, #16]
 9a8:	ldp	x21, x22, [sp, #32]
 9ac:	ldp	x29, x30, [sp], #240
 9b0:	ret
 9b4:	ldrb	w0, [x21, #16]
 9b8:	cbnz	w0, a40 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x128>
 9bc:	str	xzr, [sp, #216]
 9c0:	str	xzr, [sp, #224]
 9c4:	strb	wzr, [sp, #232]
 9c8:	mov	w0, #0x1                   	// #1
 9cc:	strb	w0, [sp, #233]
 9d0:	ldrb	w0, [sp, #232]
 9d4:	cbnz	w0, af8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1e0>
 9d8:	str	xzr, [sp, #192]
 9dc:	str	xzr, [sp, #200]
 9e0:	strb	wzr, [sp, #208]
 9e4:	mov	w0, #0x1                   	// #1
 9e8:	strb	w0, [sp, #209]
 9ec:	ldr	x0, [sp, #160]
 9f0:	ldr	x2, [x0]
 9f4:	add	x8, sp, #0x30
 9f8:	ldr	x2, [x2, #32]
 9fc:	blr	x2
 a00:	ldrb	w0, [sp, #208]
 a04:	cbnz	w0, bb4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x29c>
 a08:	str	xzr, [sp, #168]
 a0c:	str	xzr, [sp, #176]
 a10:	strb	wzr, [sp, #184]
 a14:	mov	w0, #0x1                   	// #1
 a18:	strb	w0, [sp, #185]
 a1c:	bl	0 <_ZN3lld12errorHandlerEv>
 a20:	add	x1, sp, #0xa8
 a24:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 a28:	ldr	x0, [sp, #48]
 a2c:	add	x1, sp, #0x40
 a30:	cmp	x0, x1
 a34:	b.eq	984 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x6c>  // b.none
 a38:	bl	0 <_ZdlPv>
 a3c:	b	984 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x6c>
 a40:	cmp	w0, #0x1
 a44:	b.eq	aa8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x190>  // b.none
 a48:	ldrb	w2, [x21, #17]
 a4c:	cmp	w2, #0x1
 a50:	b.eq	acc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1b4>  // b.none
 a54:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 a58:	add	x0, x0, #0x0
 a5c:	str	x0, [sp, #216]
 a60:	str	x21, [sp, #224]
 a64:	mov	w0, #0x3                   	// #3
 a68:	strb	w0, [sp, #232]
 a6c:	mov	w0, #0x2                   	// #2
 a70:	strb	w0, [sp, #233]
 a74:	ldrb	w0, [x21, #16]
 a78:	cbz	w0, a88 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x170>
 a7c:	ldrb	w0, [x21, #17]
 a80:	cmp	w0, #0x1
 a84:	b.ne	9d0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xb8>  // b.any
 a88:	adrp	x3, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 a8c:	add	x3, x3, #0x0
 a90:	mov	w2, #0xb8                  	// #184
 a94:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 a98:	add	x1, x1, #0x0
 a9c:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 aa0:	add	x0, x0, #0x0
 aa4:	bl	0 <__assert_fail>
 aa8:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 aac:	add	x0, x0, #0x0
 ab0:	str	x0, [sp, #216]
 ab4:	str	xzr, [sp, #224]
 ab8:	mov	w0, #0x3                   	// #3
 abc:	strb	w0, [sp, #232]
 ac0:	mov	w0, #0x1                   	// #1
 ac4:	strb	w0, [sp, #233]
 ac8:	b	9d0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xb8>
 acc:	ldr	x21, [x21]
 ad0:	adrp	x2, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 ad4:	add	x2, x2, #0x0
 ad8:	str	x2, [sp, #216]
 adc:	str	x21, [sp, #224]
 ae0:	mov	w2, #0x3                   	// #3
 ae4:	strb	w2, [sp, #232]
 ae8:	strb	w0, [sp, #233]
 aec:	cmp	w0, #0x2
 af0:	b.ne	9d0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xb8>  // b.any
 af4:	b	a74 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x15c>
 af8:	cmp	w0, #0x1
 afc:	b.eq	b64 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x24c>  // b.none
 b00:	ldrb	w2, [sp, #233]
 b04:	cmp	w2, #0x1
 b08:	b.eq	b88 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x270>  // b.none
 b0c:	add	x2, sp, #0xd8
 b10:	str	x2, [sp, #192]
 b14:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b18:	add	x0, x0, #0x0
 b1c:	str	x0, [sp, #200]
 b20:	mov	w0, #0x2                   	// #2
 b24:	strb	w0, [sp, #208]
 b28:	mov	w0, #0x3                   	// #3
 b2c:	strb	w0, [sp, #209]
 b30:	ldrb	w0, [x2, #16]
 b34:	cbz	w0, b44 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x22c>
 b38:	ldrb	w0, [x2, #17]
 b3c:	cmp	w0, #0x1
 b40:	b.ne	9ec <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xd4>  // b.any
 b44:	adrp	x3, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b48:	add	x3, x3, #0x0
 b4c:	mov	w2, #0xb8                  	// #184
 b50:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b54:	add	x1, x1, #0x0
 b58:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b5c:	add	x0, x0, #0x0
 b60:	bl	0 <__assert_fail>
 b64:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b68:	add	x0, x0, #0x0
 b6c:	str	x0, [sp, #192]
 b70:	str	xzr, [sp, #200]
 b74:	mov	w0, #0x3                   	// #3
 b78:	strb	w0, [sp, #208]
 b7c:	mov	w0, #0x1                   	// #1
 b80:	strb	w0, [sp, #209]
 b84:	b	9ec <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xd4>
 b88:	ldr	x2, [sp, #216]
 b8c:	str	x2, [sp, #192]
 b90:	adrp	x3, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b94:	add	x3, x3, #0x0
 b98:	str	x3, [sp, #200]
 b9c:	strb	w0, [sp, #208]
 ba0:	mov	w3, #0x3                   	// #3
 ba4:	strb	w3, [sp, #209]
 ba8:	cmp	w0, #0x2
 bac:	b.ne	9ec <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xd4>  // b.any
 bb0:	b	b30 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x218>
 bb4:	cmp	w0, #0x1
 bb8:	b.eq	c1c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x304>  // b.none
 bbc:	ldrb	w1, [sp, #209]
 bc0:	cmp	w1, #0x1
 bc4:	b.eq	c3c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x324>  // b.none
 bc8:	add	x1, sp, #0xc0
 bcc:	str	x1, [sp, #168]
 bd0:	add	x0, sp, #0x30
 bd4:	str	x0, [sp, #176]
 bd8:	mov	w0, #0x2                   	// #2
 bdc:	strb	w0, [sp, #184]
 be0:	mov	w0, #0x4                   	// #4
 be4:	strb	w0, [sp, #185]
 be8:	ldrb	w0, [x1, #16]
 bec:	cbz	w0, bfc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e4>
 bf0:	ldrb	w0, [x1, #17]
 bf4:	cmp	w0, #0x1
 bf8:	b.ne	a1c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x104>  // b.any
 bfc:	adrp	x3, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 c00:	add	x3, x3, #0x0
 c04:	mov	w2, #0xb8                  	// #184
 c08:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 c0c:	add	x1, x1, #0x0
 c10:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 c14:	add	x0, x0, #0x0
 c18:	bl	0 <__assert_fail>
 c1c:	add	x0, sp, #0x30
 c20:	str	x0, [sp, #168]
 c24:	str	xzr, [sp, #176]
 c28:	mov	w0, #0x4                   	// #4
 c2c:	strb	w0, [sp, #184]
 c30:	mov	w0, #0x1                   	// #1
 c34:	strb	w0, [sp, #185]
 c38:	b	a1c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x104>
 c3c:	ldr	x1, [sp, #192]
 c40:	str	x1, [sp, #168]
 c44:	add	x2, sp, #0x30
 c48:	str	x2, [sp, #176]
 c4c:	strb	w0, [sp, #184]
 c50:	mov	w2, #0x4                   	// #4
 c54:	strb	w2, [sp, #185]
 c58:	cmp	w0, #0x2
 c5c:	b.ne	a1c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x104>  // b.any
 c60:	b	be8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2d0>
 c64:	mov	x2, x19
 c68:	mov	x1, x22
 c6c:	add	x0, sp, #0x50
 c70:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 c74:	b	99c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x84>
 c78:	mov	x2, x19
 c7c:	mov	x1, x22
 c80:	bl	0 <memcpy>
 c84:	ldr	x1, [sp, #104]
 c88:	add	x19, x1, x19
 c8c:	str	x19, [sp, #104]
 c90:	b	99c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x84>

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  14:	str	x21, [sp, #32]
  18:	mov	x20, x1
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldr	x0, [x19, #24]
  2c:	ldr	x1, [x19, #16]
  30:	sub	x1, x1, x0
  34:	cmp	x21, x1
  38:	b.hi	60 <_ZN4llvm11raw_ostreamlsEPKc+0x60>  // b.pmore
  3c:	cbz	x21, 88 <_ZN4llvm11raw_ostreamlsEPKc+0x88>
  40:	mov	x2, x21
  44:	mov	x1, x20
  48:	bl	0 <memcpy>
  4c:	ldr	x0, [x19, #24]
  50:	add	x21, x0, x21
  54:	str	x21, [x19, #24]
  58:	ldr	x21, [sp, #32]
  5c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	mov	x0, x19
  6c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  70:	mov	x19, x0
  74:	ldr	x21, [sp, #32]
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	ldr	x21, [sp, #32]
  8c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	str	x1, [sp, #72]
  18:	mov	x19, x1
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.hi	c0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xc0>  // b.pmore
  28:	ldr	w2, [x20, #12]
  2c:	add	x2, x2, #0x2
  30:	orr	x2, x2, x2, lsr #1
  34:	orr	x2, x2, x2, lsr #2
  38:	orr	x2, x2, x2, lsr #4
  3c:	orr	x2, x2, x2, lsr #8
  40:	orr	x0, x2, x2, lsr #16
  44:	orr	x2, x0, x2, lsr #32
  48:	add	x2, x2, #0x1
  4c:	str	x2, [sp, #80]
  50:	cmp	x19, x2
  54:	add	x0, sp, #0x50
  58:	add	x1, sp, #0x48
  5c:	csel	x0, x0, x1, ls  // ls = plast
  60:	mov	x1, #0xffffffff            	// #4294967295
  64:	str	x1, [sp, #88]
  68:	ldr	x2, [x0]
  6c:	cmp	x2, x1
  70:	add	x1, sp, #0x58
  74:	csel	x0, x1, x0, hi  // hi = pmore
  78:	ldr	x22, [x0]
  7c:	str	x22, [sp, #80]
  80:	lsl	x19, x22, #5
  84:	mov	x0, x19
  88:	bl	0 <malloc>
  8c:	mov	x21, x0
  90:	cbz	x0, d4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd4>
  94:	ldr	x0, [x20]
  98:	ldr	w5, [x20, #8]
  9c:	add	x5, x0, x5, lsl #5
  a0:	cmp	x5, x0
  a4:	b.eq	194 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x194>  // b.none
  a8:	str	x23, [sp, #48]
  ac:	add	x3, x0, #0x10
  b0:	sub	x5, x5, x0
  b4:	add	x5, x21, x5
  b8:	mov	x1, x21
  bc:	b	128 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x128>
  c0:	mov	w1, #0x1                   	// #1
  c4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  c8:	add	x0, x0, #0x0
  cc:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  d0:	b	28 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x28>
  d4:	cbnz	x19, e8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xe8>
  d8:	mov	x0, #0x1                   	// #1
  dc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  e0:	mov	x21, x0
  e4:	b	94 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x94>
  e8:	mov	w1, #0x1                   	// #1
  ec:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  f0:	add	x0, x0, #0x0
  f4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  f8:	b	94 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x94>
  fc:	ldp	x6, x7, [x4]
 100:	stp	x6, x7, [x1, #16]
 104:	ldur	x0, [x2, #-8]
 108:	str	x0, [x1, #8]
 10c:	stur	x2, [x2, #-16]
 110:	stur	xzr, [x2, #-8]
 114:	strb	wzr, [x2]
 118:	add	x1, x1, #0x20
 11c:	add	x3, x3, #0x20
 120:	cmp	x1, x5
 124:	b.eq	150 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x150>  // b.none
 128:	add	x0, x1, #0x10
 12c:	str	x0, [x1]
 130:	mov	x2, x3
 134:	ldur	x4, [x3, #-16]
 138:	cmp	x3, x4
 13c:	b.eq	fc <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xfc>  // b.none
 140:	str	x4, [x1]
 144:	ldr	x0, [x3]
 148:	str	x0, [x1, #16]
 14c:	b	104 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x104>
 150:	ldr	x23, [x20]
 154:	ldr	w19, [x20, #8]
 158:	add	x19, x23, x19, lsl #5
 15c:	cmp	x19, x23
 160:	b.ne	174 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x174>  // b.any
 164:	ldr	x23, [sp, #48]
 168:	b	194 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x194>
 16c:	cmp	x19, x23
 170:	b.eq	190 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x190>  // b.none
 174:	sub	x19, x19, #0x20
 178:	mov	x1, x19
 17c:	ldr	x0, [x1], #16
 180:	cmp	x0, x1
 184:	b.eq	16c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x16c>  // b.none
 188:	bl	0 <_ZdlPv>
 18c:	b	16c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x16c>
 190:	ldr	x23, [sp, #48]
 194:	mov	x1, x20
 198:	ldr	x0, [x1], #16
 19c:	cmp	x0, x1
 1a0:	b.eq	1a8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1a8>  // b.none
 1a4:	bl	0 <free>
 1a8:	str	x21, [x20]
 1ac:	str	w22, [x20, #12]
 1b0:	ldp	x19, x20, [sp, #16]
 1b4:	ldp	x21, x22, [sp, #32]
 1b8:	ldp	x29, x30, [sp], #96
 1bc:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	stp	x27, x28, [sp, #80]
  1c:	str	x0, [sp, #152]
  20:	str	x1, [sp, #112]
  24:	mov	x28, x1
  28:	ldr	x22, [x0, #8]
  2c:	ldr	x0, [x0]
  30:	str	x0, [sp, #128]
  34:	sub	x0, x22, x0
  38:	asr	x0, x0, #5
  3c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40:	movk	x1, #0xaaab
  44:	mul	x0, x0, x1
  48:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4c:	movk	x1, #0x155, lsl #48
  50:	cmp	x0, x1
  54:	b.eq	138 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x138>  // b.none
  58:	mov	x25, x2
  5c:	cmp	x0, #0x0
  60:	csinc	x1, x0, xzr, ne  // ne = any
  64:	adds	x0, x1, x0
  68:	b.cs	430 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x430>  // b.hs, b.nlast
  6c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  70:	movk	x1, #0x155, lsl #48
  74:	cmp	x0, x1
  78:	csel	x1, x0, x1, ls  // ls = plast
  7c:	str	x1, [sp, #144]
  80:	ldr	x1, [sp, #112]
  84:	ldr	x2, [sp, #128]
  88:	sub	x20, x1, x2
  8c:	str	xzr, [sp, #120]
  90:	cbz	x0, a8 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa8>
  94:	ldr	x0, [sp, #144]
  98:	add	x0, x0, x0, lsl #1
  9c:	lsl	x0, x0, #5
  a0:	bl	0 <_Znwm>
  a4:	str	x0, [sp, #120]
  a8:	ldr	x2, [sp, #120]
  ac:	add	x26, x2, x20
  b0:	ldr	x0, [x25, #8]
  b4:	ldr	x19, [x25]
  b8:	sub	x19, x0, x19
  bc:	asr	x0, x19, #3
  c0:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c4:	movk	x1, #0xaaab
  c8:	mul	x0, x0, x1
  cc:	str	xzr, [x2, x20]
  d0:	str	xzr, [x26, #8]
  d4:	str	xzr, [x26, #16]
  d8:	cbz	x0, 148 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x148>
  dc:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  e0:	movk	x1, #0x555, lsl #48
  e4:	cmp	x0, x1
  e8:	b.hi	144 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x144>  // b.pmore
  ec:	mov	x0, x19
  f0:	bl	0 <_Znwm>
  f4:	str	x0, [sp, #136]
  f8:	ldr	x0, [sp, #136]
  fc:	str	x0, [x26]
 100:	str	x0, [x26, #8]
 104:	add	x19, x0, x19
 108:	str	x19, [x26, #16]
 10c:	ldr	x1, [x25]
 110:	str	x1, [sp, #160]
 114:	ldr	x23, [x25, #8]
 118:	cmp	x1, x23
 11c:	b.eq	20c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x20c>  // b.none
 120:	mov	x21, x1
 124:	mov	x19, x0
 128:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 12c:	add	x0, x0, #0x0
 130:	str	x0, [sp, #168]
 134:	b	188 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x188>
 138:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 13c:	add	x0, x0, #0x0
 140:	bl	0 <_ZSt20__throw_length_errorPKc>
 144:	bl	0 <_ZSt17__throw_bad_allocv>
 148:	str	xzr, [sp, #136]
 14c:	b	f8 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf8>
 150:	mov	x0, #0x1                   	// #1
 154:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 158:	mov	x24, x0
 15c:	str	x24, [x19]
 160:	str	x20, [x19, #8]
 164:	mov	x2, x27
 168:	ldr	x0, [sp, #104]
 16c:	ldr	x1, [x0]
 170:	mov	x0, x24
 174:	bl	0 <memcpy>
 178:	add	x19, x19, #0x18
 17c:	add	x21, x21, #0x18
 180:	cmp	x23, x21
 184:	b.eq	1d0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1d0>  // b.none
 188:	str	xzr, [x19]
 18c:	str	xzr, [x19, #8]
 190:	str	x21, [sp, #104]
 194:	ldr	w20, [x21, #16]
 198:	str	w20, [x19, #16]
 19c:	cbz	w20, 178 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x178>
 1a0:	add	w20, w20, #0x3f
 1a4:	lsr	w20, w20, #6
 1a8:	lsl	x27, x20, #3
 1ac:	mov	x0, x27
 1b0:	bl	0 <malloc>
 1b4:	mov	x24, x0
 1b8:	cbnz	x0, 15c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>
 1bc:	cbz	x27, 150 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x150>
 1c0:	mov	w1, #0x1                   	// #1
 1c4:	ldr	x0, [sp, #168]
 1c8:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 1cc:	b	15c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>
 1d0:	sub	x0, x23, #0x18
 1d4:	ldr	x1, [sp, #160]
 1d8:	sub	x0, x0, x1
 1dc:	lsr	x0, x0, #3
 1e0:	mov	x1, #0xaaab                	// #43691
 1e4:	movk	x1, #0xaaaa, lsl #16
 1e8:	movk	x1, #0xaaaa, lsl #32
 1ec:	movk	x1, #0xaaa, lsl #48
 1f0:	mul	x0, x0, x1
 1f4:	and	x0, x0, #0x1fffffffffffffff
 1f8:	add	x0, x0, #0x1
 1fc:	add	x0, x0, x0, lsl #1
 200:	ldr	x1, [sp, #136]
 204:	add	x0, x1, x0, lsl #3
 208:	str	x0, [sp, #136]
 20c:	ldr	x0, [sp, #136]
 210:	str	x0, [x26, #8]
 214:	ldp	x0, x1, [x25, #24]
 218:	stp	x0, x1, [x26, #24]
 21c:	ldr	x0, [x25, #40]
 220:	str	x0, [x26, #40]
 224:	ldp	x0, x1, [x25, #48]
 228:	stp	x0, x1, [x26, #48]
 22c:	ldr	x0, [x25, #64]
 230:	str	x0, [x26, #64]
 234:	ldp	x0, x1, [x25, #72]
 238:	stp	x0, x1, [x26, #72]
 23c:	ldr	x0, [x25, #88]
 240:	str	x0, [x26, #88]
 244:	ldr	x0, [sp, #112]
 248:	ldr	x19, [sp, #128]
 24c:	cmp	x0, x19
 250:	b.eq	428 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x428>  // b.none
 254:	ldr	x20, [sp, #120]
 258:	b	26c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x26c>
 25c:	add	x19, x19, #0x60
 260:	add	x20, x20, #0x60
 264:	cmp	x28, x19
 268:	b.eq	2f4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x2f4>  // b.none
 26c:	ldr	x0, [x19]
 270:	str	x0, [x20]
 274:	ldr	x0, [x19, #8]
 278:	str	x0, [x20, #8]
 27c:	ldr	x0, [x19, #16]
 280:	str	x0, [x20, #16]
 284:	str	xzr, [x19, #16]
 288:	str	xzr, [x19, #8]
 28c:	mov	x0, x19
 290:	str	xzr, [x0], #24
 294:	ldp	x2, x3, [x19, #24]
 298:	stp	x2, x3, [x20, #24]
 29c:	ldr	x0, [x0, #16]
 2a0:	str	x0, [x20, #40]
 2a4:	ldp	x0, x1, [x19, #48]
 2a8:	stp	x0, x1, [x20, #48]
 2ac:	ldr	x0, [x19, #64]
 2b0:	str	x0, [x20, #64]
 2b4:	ldp	x0, x1, [x19, #72]
 2b8:	stp	x0, x1, [x20, #72]
 2bc:	ldr	x0, [x19, #88]
 2c0:	str	x0, [x20, #88]
 2c4:	ldr	x21, [x19]
 2c8:	ldr	x23, [x19, #8]
 2cc:	cmp	x21, x23
 2d0:	b.eq	2e4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x2e4>  // b.none
 2d4:	ldr	x0, [x21], #24
 2d8:	bl	0 <free>
 2dc:	cmp	x23, x21
 2e0:	b.ne	2d4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x2d4>  // b.any
 2e4:	ldr	x0, [x19]
 2e8:	cbz	x0, 25c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x25c>
 2ec:	bl	0 <_ZdlPv>
 2f0:	b	25c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x25c>
 2f4:	ldr	x0, [sp, #112]
 2f8:	sub	x19, x0, #0x60
 2fc:	ldr	x0, [sp, #128]
 300:	sub	x19, x19, x0
 304:	lsr	x19, x19, #5
 308:	mov	x0, #0xaaab                	// #43691
 30c:	movk	x0, #0xaaaa, lsl #16
 310:	movk	x0, #0xaaaa, lsl #32
 314:	movk	x0, #0x2aa, lsl #48
 318:	mul	x19, x19, x0
 31c:	and	x19, x19, #0x7ffffffffffffff
 320:	add	x19, x19, #0x1
 324:	add	x19, x19, x19, lsl #1
 328:	ldr	x0, [sp, #120]
 32c:	add	x19, x0, x19, lsl #5
 330:	add	x19, x19, #0x60
 334:	ldr	x0, [sp, #112]
 338:	cmp	x0, x22
 33c:	b.eq	3e0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3e0>  // b.none
 340:	mov	x1, x19
 344:	ldr	x2, [x0]
 348:	str	x2, [x1]
 34c:	ldr	x2, [x0, #8]
 350:	str	x2, [x1, #8]
 354:	ldr	x2, [x0, #16]
 358:	str	x2, [x1, #16]
 35c:	str	xzr, [x0, #16]
 360:	str	xzr, [x0, #8]
 364:	mov	x2, x0
 368:	str	xzr, [x2], #24
 36c:	ldp	x4, x5, [x0, #24]
 370:	stp	x4, x5, [x1, #24]
 374:	ldr	x2, [x2, #16]
 378:	str	x2, [x1, #40]
 37c:	ldp	x2, x3, [x0, #48]
 380:	stp	x2, x3, [x1, #48]
 384:	ldr	x2, [x0, #64]
 388:	str	x2, [x1, #64]
 38c:	ldp	x2, x3, [x0, #72]
 390:	stp	x2, x3, [x1, #72]
 394:	ldr	x2, [x0, #88]
 398:	str	x2, [x1, #88]
 39c:	add	x0, x0, #0x60
 3a0:	add	x1, x1, #0x60
 3a4:	cmp	x0, x22
 3a8:	b.ne	344 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x344>  // b.any
 3ac:	ldr	x0, [sp, #112]
 3b0:	sub	x0, x22, x0
 3b4:	sub	x0, x0, #0x60
 3b8:	lsr	x0, x0, #5
 3bc:	mov	x1, #0xaaab                	// #43691
 3c0:	movk	x1, #0xaaaa, lsl #16
 3c4:	movk	x1, #0xaaaa, lsl #32
 3c8:	movk	x1, #0x2aa, lsl #48
 3cc:	mul	x0, x0, x1
 3d0:	and	x0, x0, #0x7ffffffffffffff
 3d4:	add	x0, x0, #0x1
 3d8:	add	x0, x0, x0, lsl #1
 3dc:	add	x19, x19, x0, lsl #5
 3e0:	ldr	x0, [sp, #128]
 3e4:	cbz	x0, 3ec <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3ec>
 3e8:	bl	0 <_ZdlPv>
 3ec:	ldr	x1, [sp, #152]
 3f0:	ldr	x2, [sp, #120]
 3f4:	str	x2, [x1]
 3f8:	str	x19, [x1, #8]
 3fc:	ldr	x0, [sp, #144]
 400:	add	x0, x0, x0, lsl #1
 404:	add	x0, x2, x0, lsl #5
 408:	str	x0, [x1, #16]
 40c:	ldp	x19, x20, [sp, #16]
 410:	ldp	x21, x22, [sp, #32]
 414:	ldp	x23, x24, [sp, #48]
 418:	ldp	x25, x26, [sp, #64]
 41c:	ldp	x27, x28, [sp, #80]
 420:	ldp	x29, x30, [sp], #176
 424:	ret
 428:	ldr	x19, [sp, #120]
 42c:	b	330 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x330>
 430:	ldr	x0, [sp, #112]
 434:	ldr	x1, [sp, #128]
 438:	sub	x20, x0, x1
 43c:	mov	x0, #0x5555555555555555    	// #6148914691236517205
 440:	movk	x0, #0x155, lsl #48
 444:	str	x0, [sp, #144]
 448:	b	94 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x94>

Disassembly of section .text._ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x25, x1
  24:	ldr	x23, [x0, #8]
  28:	ldr	x24, [x0]
  2c:	sub	x0, x23, x24
  30:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  34:	cmp	x0, x1
  38:	b.eq	68 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x68>  // b.none
  3c:	mov	x26, x2
  40:	cmp	x0, #0x0
  44:	csinc	x21, x0, xzr, ne  // ne = any
  48:	adds	x21, x21, x0
  4c:	b.cs	a0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xa0>  // b.hs, b.nlast
  50:	tbnz	x21, #63, a0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xa0>
  54:	sub	x27, x25, x24
  58:	mov	x19, x27
  5c:	mov	x20, #0x0                   	// #0
  60:	cbz	x21, b8 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xb8>
  64:	b	ac <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xac>
  68:	adrp	x0, 0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt20__throw_length_errorPKc>
  74:	mov	x2, x19
  78:	mov	x1, x24
  7c:	mov	x0, x20
  80:	bl	0 <memmove>
  84:	add	x19, x19, #0x1
  88:	add	x19, x20, x19
  8c:	sub	x23, x23, x25
  90:	cmp	x23, #0x0
  94:	b.gt	dc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xdc>
  98:	add	x19, x19, x23
  9c:	b	f4 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xf4>
  a0:	sub	x27, x25, x24
  a4:	mov	x19, x27
  a8:	mov	x21, #0x7fffffffffffffff    	// #9223372036854775807
  ac:	mov	x0, x21
  b0:	bl	0 <_Znwm>
  b4:	mov	x20, x0
  b8:	ldrb	w0, [x26]
  bc:	strb	w0, [x20, x19]
  c0:	cmp	x27, #0x0
  c4:	b.gt	74 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x74>
  c8:	add	x19, x19, #0x1
  cc:	add	x19, x20, x19
  d0:	sub	x23, x23, x25
  d4:	cmp	x23, #0x0
  d8:	b.le	ec <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xec>
  dc:	mov	x2, x23
  e0:	mov	x1, x25
  e4:	mov	x0, x19
  e8:	bl	0 <memcpy>
  ec:	add	x19, x19, x23
  f0:	cbz	x24, fc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xfc>
  f4:	mov	x0, x24
  f8:	bl	0 <_ZdlPv>
  fc:	str	x20, [x22]
 100:	str	x19, [x22, #8]
 104:	add	x20, x20, x21
 108:	str	x20, [x22, #16]
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x25, x26, [sp, #64]
 11c:	ldr	x27, [sp, #80]
 120:	ldp	x29, x30, [sp], #96
 124:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x24, x0
  20:	mov	x19, x2
  24:	ldr	x21, [x0, #8]
  28:	ldr	x25, [x0]
  2c:	sub	x0, x21, x25
  30:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  34:	cmp	x2, x0, asr #3
  38:	b.eq	9c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.none
  3c:	mov	x22, x1
  40:	mov	x27, x1
  44:	asr	x1, x0, #3
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	150 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>  // b.hs, b.nlast
  58:	mov	x26, #0xfffffffffffffff     	// #1152921504606846975
  5c:	cmp	x0, x26
  60:	csel	x26, x0, x26, ls  // ls = plast
  64:	sub	x20, x22, x25
  68:	mov	x23, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  70:	lsl	x0, x26, #3
  74:	bl	0 <_Znwm>
  78:	mov	x23, x0
  7c:	ldr	x0, [x19]
  80:	str	xzr, [x19]
  84:	str	x0, [x23, x20]
  88:	cmp	x22, x25
  8c:	b.eq	148 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x148>  // b.none
  90:	mov	x20, x23
  94:	mov	x19, x25
  98:	b	b8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>
  9c:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  a0:	add	x0, x0, #0x0
  a4:	bl	0 <_ZSt20__throw_length_errorPKc>
  a8:	add	x19, x19, #0x8
  ac:	add	x20, x20, #0x8
  b0:	cmp	x27, x19
  b4:	b.eq	dc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>  // b.none
  b8:	ldr	x0, [x19]
  bc:	str	xzr, [x19]
  c0:	str	x0, [x20]
  c4:	ldr	x0, [x19]
  c8:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  cc:	ldr	x1, [x0]
  d0:	ldr	x1, [x1, #8]
  d4:	blr	x1
  d8:	b	a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  dc:	sub	x19, x22, x25
  e0:	add	x19, x23, x19
  e4:	add	x19, x19, #0x8
  e8:	cmp	x22, x21
  ec:	b.eq	110 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>  // b.none
  f0:	mov	x2, x22
  f4:	mov	x0, x19
  f8:	ldr	x1, [x2], #8
  fc:	str	x1, [x0], #8
 100:	cmp	x2, x21
 104:	b.ne	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.any
 108:	sub	x21, x21, x22
 10c:	add	x19, x19, x21
 110:	cbz	x25, 11c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x11c>
 114:	mov	x0, x25
 118:	bl	0 <_ZdlPv>
 11c:	str	x23, [x24]
 120:	str	x19, [x24, #8]
 124:	add	x23, x23, x26, lsl #3
 128:	str	x23, [x24, #16]
 12c:	ldp	x19, x20, [sp, #16]
 130:	ldp	x21, x22, [sp, #32]
 134:	ldp	x23, x24, [sp, #48]
 138:	ldp	x25, x26, [sp, #64]
 13c:	ldr	x27, [sp, #80]
 140:	ldp	x29, x30, [sp], #96
 144:	ret
 148:	mov	x19, x23
 14c:	b	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>
 150:	sub	x20, x22, x25
 154:	mov	x26, #0xfffffffffffffff     	// #1152921504606846975
 158:	b	70 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	ldr	x1, [x0, #8]
   8:	ldr	x3, [x0, #16]
   c:	cmp	x1, x3
  10:	b.eq	30 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x30>  // b.none
  14:	ldr	x3, [x2]
  18:	str	xzr, [x2]
  1c:	str	x3, [x1]
  20:	ldr	x1, [x0, #8]
  24:	add	x1, x1, #0x8
  28:	str	x1, [x0, #8]
  2c:	ret
  30:	stp	x29, x30, [sp, #-16]!
  34:	mov	x29, sp
  38:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  3c:	ldp	x29, x30, [sp], #16
  40:	ret

Disassembly of section .text._ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_:

0000000000000000 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x8
  14:	mov	x19, x0
  18:	mov	x22, x1
  1c:	ldr	x0, [x0]
  20:	ldr	x2, [x0]
  24:	ldr	x2, [x2, #48]
  28:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  2c:	ldr	x1, [x1]
  30:	blr	x2
  34:	and	w0, w0, #0xff
  38:	cbnz	w0, 60 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x60>
  3c:	ldr	x0, [x19]
  40:	str	xzr, [x19]
  44:	orr	x0, x0, #0x1
  48:	str	x0, [x20]
  4c:	mov	x0, x20
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x21, x22, [sp, #32]
  58:	ldp	x29, x30, [sp], #80
  5c:	ret
  60:	ldr	x21, [x19]
  64:	str	xzr, [x19]
  68:	ldr	x0, [x21]
  6c:	ldr	x2, [x0, #48]
  70:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  74:	ldr	x1, [x1]
  78:	mov	x0, x21
  7c:	blr	x2
  80:	and	w0, w0, #0xff
  84:	cbz	w0, 138 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x138>
  88:	ldr	x19, [x22]
  8c:	ldr	x0, [x21]
  90:	add	x8, sp, #0x30
  94:	ldr	x1, [x0, #24]
  98:	mov	x0, x21
  9c:	blr	x1
  a0:	ldr	w1, [x19, #8]
  a4:	ldr	w0, [x19, #12]
  a8:	cmp	w1, w0
  ac:	b.cs	158 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x158>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #8]
  b4:	lsl	x0, x0, #5
  b8:	ldr	x2, [x19]
  bc:	add	x1, x2, x0
  c0:	add	x3, x1, #0x10
  c4:	str	x3, [x2, x0]
  c8:	ldr	x3, [sp, #48]
  cc:	add	x4, sp, #0x40
  d0:	cmp	x3, x4
  d4:	b.eq	168 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x168>  // b.none
  d8:	str	x3, [x2, x0]
  dc:	ldr	x0, [sp, #64]
  e0:	str	x0, [x1, #16]
  e4:	ldr	x0, [sp, #56]
  e8:	str	x0, [x1, #8]
  ec:	add	x0, sp, #0x40
  f0:	str	x0, [sp, #48]
  f4:	str	xzr, [sp, #56]
  f8:	strb	wzr, [sp, #64]
  fc:	ldr	w0, [x19, #8]
 100:	mov	w1, w0
 104:	add	x1, x1, #0x1
 108:	ldr	w2, [x19, #12]
 10c:	cmp	x1, x2
 110:	b.hi	174 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x174>  // b.pmore
 114:	add	w0, w0, #0x1
 118:	str	w0, [x19, #8]
 11c:	mov	x0, #0x1                   	// #1
 120:	str	x0, [x20]
 124:	ldr	x0, [x21]
 128:	ldr	x1, [x0, #8]
 12c:	mov	x0, x21
 130:	blr	x1
 134:	b	4c <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x4c>
 138:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 13c:	add	x3, x3, #0x0
 140:	mov	w2, #0x329                 	// #809
 144:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 148:	add	x1, x1, #0x0
 14c:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 150:	add	x0, x0, #0x0
 154:	bl	0 <__assert_fail>
 158:	mov	x1, #0x0                   	// #0
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 164:	b	b0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0xb0>
 168:	ldp	x2, x3, [sp, #64]
 16c:	stp	x2, x3, [x1, #16]
 170:	b	e4 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0xe4>
 174:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 178:	add	x3, x3, #0x0
 17c:	mov	w2, #0x43                  	// #67
 180:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 184:	add	x1, x1, #0x0
 188:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 18c:	add	x0, x0, #0x0
 190:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_:

0000000000000000 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x8
  14:	mov	x21, x1
  18:	ldr	x19, [x0]
  1c:	ands	x1, x19, #0xfffffffffffffffe
  20:	cset	x19, ne  // ne = any
  24:	orr	x19, x19, x1
  28:	str	x19, [x0]
  2c:	ands	x19, x19, #0xfffffffffffffffe
  30:	b.eq	1a4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1a4>  // b.none
  34:	str	xzr, [x0]
  38:	ldr	x0, [x19]
  3c:	ldr	x2, [x0, #48]
  40:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  44:	ldr	x1, [x1]
  48:	mov	x0, x19
  4c:	blr	x2
  50:	and	w0, w0, #0xff
  54:	cbz	w0, 4c4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4c4>
  58:	stp	x23, x24, [sp, #48]
  5c:	mov	x0, #0x1                   	// #1
  60:	str	x0, [sp, #120]
  64:	ldr	x22, [x19, #8]
  68:	ldr	x24, [x19, #16]
  6c:	cmp	x24, x22
  70:	b.eq	214 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x214>  // b.none
  74:	stp	x25, x26, [sp, #64]
  78:	stp	x27, x28, [sp, #80]
  7c:	add	x26, sp, #0x90
  80:	add	x25, sp, #0x88
  84:	adrp	x23, 0 <_ZTVN4llvm9ErrorListE>
  88:	ldr	x23, [x23]
  8c:	add	x23, x23, #0x10
  90:	ldr	x0, [sp, #120]
  94:	orr	x0, x0, #0x1
  98:	str	x0, [sp, #128]
  9c:	str	xzr, [sp, #120]
  a0:	ldr	x0, [x22]
  a4:	str	xzr, [x22]
  a8:	str	x0, [sp, #144]
  ac:	mov	x8, x25
  b0:	mov	x1, x21
  b4:	mov	x0, x26
  b8:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  bc:	ldr	x0, [sp, #128]
  c0:	ands	x1, x0, #0xfffffffffffffffe
  c4:	cset	x0, ne  // ne = any
  c8:	orr	x0, x0, x1
  cc:	str	x0, [sp, #128]
  d0:	ands	x0, x0, #0xfffffffffffffffe
  d4:	b.eq	1c0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1c0>  // b.none
  d8:	ldr	x1, [sp, #136]
  dc:	ands	x2, x1, #0xfffffffffffffffe
  e0:	cset	x1, ne  // ne = any
  e4:	orr	x1, x1, x2
  e8:	str	x1, [sp, #136]
  ec:	tst	x1, #0xfffffffffffffffe
  f0:	b.eq	238 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x238>  // b.none
  f4:	ldr	x1, [x0]
  f8:	ldr	x2, [x1, #48]
  fc:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 100:	ldr	x1, [x1]
 104:	blr	x2
 108:	and	w0, w0, #0xff
 10c:	cbz	w0, 288 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x288>
 110:	ldr	x0, [sp, #128]
 114:	and	x0, x0, #0xfffffffffffffffe
 118:	str	x0, [sp, #96]
 11c:	ldr	x0, [sp, #136]
 120:	ands	x0, x0, #0xfffffffffffffffe
 124:	b.eq	244 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x244>  // b.none
 128:	ldr	x1, [x0]
 12c:	ldr	x2, [x1, #48]
 130:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 134:	ldr	x1, [x1]
 138:	blr	x2
 13c:	and	w0, w0, #0xff
 140:	cbz	w0, 244 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x244>
 144:	ldr	x0, [sp, #136]
 148:	and	x1, x0, #0xfffffffffffffffe
 14c:	str	x1, [sp, #104]
 150:	str	xzr, [sp, #136]
 154:	ldr	x27, [x1, #8]
 158:	ldr	x28, [x1, #16]
 15c:	cmp	x27, x28
 160:	b.eq	188 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x188>  // b.none
 164:	ldr	x0, [sp, #96]
 168:	add	x0, x0, #0x8
 16c:	str	x0, [sp, #96]
 170:	mov	x1, x27
 174:	ldr	x0, [sp, #96]
 178:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 17c:	add	x27, x27, #0x8
 180:	cmp	x28, x27
 184:	b.ne	170 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x170>  // b.any
 188:	ldr	x2, [sp, #104]
 18c:	cbz	x2, 278 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x278>
 190:	ldr	x0, [x2]
 194:	ldr	x1, [x0, #8]
 198:	mov	x0, x2
 19c:	blr	x1
 1a0:	b	278 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x278>
 1a4:	mov	x0, #0x1                   	// #1
 1a8:	str	x0, [x8]
 1ac:	mov	x0, x20
 1b0:	ldp	x19, x20, [sp, #16]
 1b4:	ldp	x21, x22, [sp, #32]
 1b8:	ldp	x29, x30, [sp], #192
 1bc:	ret
 1c0:	ldr	x0, [sp, #136]
 1c4:	orr	x27, x0, #0x1
 1c8:	str	xzr, [sp, #136]
 1cc:	ldr	x0, [sp, #120]
 1d0:	cbnz	x0, 4ac <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4ac>
 1d4:	orr	x0, x27, #0x1
 1d8:	str	x0, [sp, #120]
 1dc:	ldr	x0, [sp, #136]
 1e0:	cbnz	x0, 4b4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4b4>
 1e4:	ldr	x0, [sp, #144]
 1e8:	cbz	x0, 1f8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1f8>
 1ec:	ldr	x1, [x0]
 1f0:	ldr	x1, [x1, #8]
 1f4:	blr	x1
 1f8:	ldr	x0, [sp, #128]
 1fc:	cbnz	x0, 4bc <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4bc>
 200:	add	x22, x22, #0x8
 204:	cmp	x24, x22
 208:	b.ne	90 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x90>  // b.any
 20c:	ldp	x25, x26, [sp, #64]
 210:	ldp	x27, x28, [sp, #80]
 214:	ldr	x0, [sp, #120]
 218:	orr	x0, x0, #0x1
 21c:	str	x0, [x20]
 220:	ldr	x0, [x19]
 224:	ldr	x1, [x0, #8]
 228:	mov	x0, x19
 22c:	blr	x1
 230:	ldp	x23, x24, [sp, #48]
 234:	b	1ac <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1ac>
 238:	orr	x27, x0, #0x1
 23c:	str	xzr, [sp, #128]
 240:	b	1cc <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1cc>
 244:	ldr	x0, [sp, #136]
 248:	and	x0, x0, #0xfffffffffffffffe
 24c:	str	x0, [sp, #184]
 250:	str	xzr, [sp, #136]
 254:	add	x1, sp, #0xb8
 258:	ldr	x0, [sp, #96]
 25c:	add	x0, x0, #0x8
 260:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 264:	ldr	x0, [sp, #184]
 268:	cbz	x0, 278 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x278>
 26c:	ldr	x1, [x0]
 270:	ldr	x1, [x1, #8]
 274:	blr	x1
 278:	ldr	x0, [sp, #128]
 27c:	orr	x27, x0, #0x1
 280:	str	xzr, [sp, #128]
 284:	b	1cc <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1cc>
 288:	ldr	x0, [sp, #136]
 28c:	ands	x0, x0, #0xfffffffffffffffe
 290:	b.eq	3c4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3c4>  // b.none
 294:	ldr	x1, [x0]
 298:	ldr	x2, [x1, #48]
 29c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 2a0:	ldr	x1, [x1]
 2a4:	blr	x2
 2a8:	and	w0, w0, #0xff
 2ac:	cbz	w0, 3c4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3c4>
 2b0:	ldr	x0, [sp, #136]
 2b4:	and	x0, x0, #0xfffffffffffffffe
 2b8:	mov	x1, x0
 2bc:	ldr	x4, [x1, #8]!
 2c0:	str	x4, [sp, #96]
 2c4:	ldr	x3, [sp, #128]
 2c8:	and	x3, x3, #0xfffffffffffffffe
 2cc:	str	x3, [sp, #176]
 2d0:	str	xzr, [sp, #128]
 2d4:	ldr	x2, [x1, #8]
 2d8:	ldr	x1, [x1, #16]
 2dc:	cmp	x2, x1
 2e0:	b.eq	3b0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3b0>  // b.none
 2e4:	cmp	x4, x2
 2e8:	b.eq	344 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x344>  // b.none
 2ec:	ldur	x1, [x2, #-8]
 2f0:	stur	xzr, [x2, #-8]
 2f4:	str	x1, [x2]
 2f8:	ldr	x27, [x0, #16]
 2fc:	add	x1, x27, #0x8
 300:	str	x1, [x0, #16]
 304:	sub	x0, x27, #0x8
 308:	ldr	x1, [sp, #96]
 30c:	sub	x0, x0, x1
 310:	asr	x28, x0, #3
 314:	cmp	x0, #0x0
 318:	b.gt	388 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x388>
 31c:	ldr	x1, [sp, #176]
 320:	str	xzr, [sp, #176]
 324:	ldr	x2, [sp, #96]
 328:	ldr	x0, [x2]
 32c:	str	x1, [x2]
 330:	cbz	x0, 358 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x358>
 334:	ldr	x1, [x0]
 338:	ldr	x1, [x1, #8]
 33c:	blr	x1
 340:	b	358 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x358>
 344:	str	xzr, [sp, #176]
 348:	str	x3, [x2]
 34c:	ldr	x1, [x0, #16]
 350:	add	x1, x1, #0x8
 354:	str	x1, [x0, #16]
 358:	ldr	x0, [sp, #176]
 35c:	cbz	x0, 36c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x36c>
 360:	ldr	x1, [x0]
 364:	ldr	x1, [x1, #8]
 368:	blr	x1
 36c:	ldr	x0, [sp, #136]
 370:	orr	x27, x0, #0x1
 374:	str	xzr, [sp, #136]
 378:	b	1cc <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1cc>
 37c:	sub	x28, x28, #0x1
 380:	cmp	x28, #0x0
 384:	b.le	31c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x31c>
 388:	sub	x27, x27, #0x8
 38c:	ldur	x1, [x27, #-8]
 390:	stur	xzr, [x27, #-8]
 394:	ldr	x0, [x27]
 398:	str	x1, [x27]
 39c:	cbz	x0, 37c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x37c>
 3a0:	ldr	x1, [x0]
 3a4:	ldr	x1, [x1, #8]
 3a8:	blr	x1
 3ac:	b	37c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x37c>
 3b0:	add	x2, sp, #0xb0
 3b4:	ldr	x1, [sp, #96]
 3b8:	add	x0, x0, #0x8
 3bc:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 3c0:	b	358 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x358>
 3c4:	ldr	x0, [sp, #128]
 3c8:	and	x0, x0, #0xfffffffffffffffe
 3cc:	str	x0, [sp, #168]
 3d0:	str	xzr, [sp, #128]
 3d4:	ldr	x0, [sp, #136]
 3d8:	and	x0, x0, #0xfffffffffffffffe
 3dc:	str	x0, [sp, #160]
 3e0:	str	xzr, [sp, #136]
 3e4:	mov	x0, #0x20                  	// #32
 3e8:	bl	0 <_Znwm>
 3ec:	mov	x27, x0
 3f0:	mov	x28, x0
 3f4:	str	x23, [x28], #8
 3f8:	str	xzr, [x0, #8]
 3fc:	str	xzr, [x28, #8]
 400:	str	xzr, [x28, #16]
 404:	ldr	x0, [sp, #168]
 408:	ldr	x1, [x0]
 40c:	ldr	x2, [x1, #48]
 410:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 414:	ldr	x1, [x1]
 418:	blr	x2
 41c:	and	w0, w0, #0xff
 420:	cbnz	w0, 48c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x48c>
 424:	ldr	x0, [sp, #160]
 428:	ldr	x1, [x0]
 42c:	ldr	x2, [x1, #48]
 430:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 434:	ldr	x1, [x1]
 438:	blr	x2
 43c:	and	w0, w0, #0xff
 440:	cbnz	w0, 48c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x48c>
 444:	add	x1, sp, #0xa8
 448:	mov	x0, x28
 44c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 450:	add	x1, sp, #0xa0
 454:	mov	x0, x28
 458:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 45c:	orr	x27, x27, #0x1
 460:	ldr	x0, [sp, #160]
 464:	cbz	x0, 474 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x474>
 468:	ldr	x1, [x0]
 46c:	ldr	x1, [x1, #8]
 470:	blr	x1
 474:	ldr	x0, [sp, #168]
 478:	cbz	x0, 1cc <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1cc>
 47c:	ldr	x1, [x0]
 480:	ldr	x1, [x1, #8]
 484:	blr	x1
 488:	b	1cc <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1cc>
 48c:	adrp	x3, 0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 490:	add	x3, x3, #0x0
 494:	mov	w2, #0x181                 	// #385
 498:	adrp	x1, 0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 49c:	add	x1, x1, #0x0
 4a0:	adrp	x0, 0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 4a4:	add	x0, x0, #0x0
 4a8:	bl	0 <__assert_fail>
 4ac:	add	x0, sp, #0x78
 4b0:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 4b4:	add	x0, sp, #0x88
 4b8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 4bc:	add	x0, sp, #0x80
 4c0:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 4c4:	str	x19, [sp, #152]
 4c8:	mov	x8, x20
 4cc:	mov	x1, x21
 4d0:	add	x0, sp, #0x98
 4d4:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 4d8:	ldr	x0, [sp, #152]
 4dc:	cbz	x0, 1ac <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1ac>
 4e0:	ldr	x1, [x0]
 4e4:	ldr	x1, [x1, #8]
 4e8:	blr	x1
 4ec:	b	1ac <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1ac>

Disassembly of section .text._ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_:

0000000000000000 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	ldr	x2, [x0]
   c:	orr	x2, x2, #0x1
  10:	str	x2, [sp, #104]
  14:	str	xzr, [x0]
  18:	add	x8, sp, #0x60
  1c:	add	x0, sp, #0x68
  20:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  24:	ldr	x0, [sp, #96]
  28:	ands	x1, x0, #0xfffffffffffffffe
  2c:	cset	x0, ne  // ne = any
  30:	orr	x0, x0, x1
  34:	str	x0, [sp, #96]
  38:	tst	x0, #0xfffffffffffffffe
  3c:	b.ne	54 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0x54>  // b.any
  40:	tbnz	w0, #0, 110 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0x110>
  44:	ldr	x0, [sp, #104]
  48:	cbnz	x0, 118 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0x118>
  4c:	ldp	x29, x30, [sp], #112
  50:	ret
  54:	add	x1, sp, #0x10
  58:	add	x0, sp, #0x20
  5c:	str	x0, [sp, #16]
  60:	str	xzr, [sp, #24]
  64:	strb	wzr, [sp, #32]
  68:	mov	w0, #0x1                   	// #1
  6c:	str	w0, [sp, #80]
  70:	str	xzr, [sp, #72]
  74:	str	xzr, [sp, #64]
  78:	str	xzr, [sp, #56]
  7c:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
  80:	ldr	x0, [x0]
  84:	add	x0, x0, #0x10
  88:	str	x0, [sp, #48]
  8c:	str	x1, [sp, #88]
  90:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  94:	add	x1, x1, #0x0
  98:	add	x0, sp, #0x30
  9c:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  a0:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  a4:	add	x1, x1, #0x0
  a8:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  ac:	mov	x2, x0
  b0:	ldr	x1, [sp, #96]
  b4:	ands	x0, x1, #0xfffffffffffffffe
  b8:	b.eq	fc <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0xfc>  // b.none
  bc:	ldr	x1, [x0]
  c0:	ldr	x3, [x1, #16]
  c4:	mov	x1, x2
  c8:	blr	x3
  cc:	ldr	x1, [sp, #72]
  d0:	ldr	x0, [sp, #56]
  d4:	cmp	x1, x0
  d8:	b.eq	e4 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0xe4>  // b.none
  dc:	add	x0, sp, #0x30
  e0:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  e4:	mov	w2, #0x2c9                 	// #713
  e8:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  ec:	add	x1, x1, #0x0
  f0:	ldr	x0, [sp, #88]
  f4:	ldr	x0, [x0]
  f8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  fc:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
 100:	add	x1, x1, #0x0
 104:	mov	x0, x2
 108:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
 10c:	b	cc <_ZN4llvm15handleAllErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0xcc>
 110:	add	x0, sp, #0x60
 114:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 118:	add	x0, sp, #0x68
 11c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #96]
  24:	tbz	w0, #0, 80 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x80>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #96]
  3c:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x60>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	adrp	x3, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  64:	add	x3, x3, #0x0
  68:	mov	w2, #0x281                 	// #641
  6c:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  70:	add	x1, x1, #0x0
  74:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <__assert_fail>
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  88:	add	x1, x1, #0x0
  8c:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  90:	b	5c <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x5c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x8c>

TargetOptionsCommandFlags.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>:
       0:	stp	x29, x30, [sp, #-144]!
       4:	mov	x29, sp
       8:	stp	x19, x20, [sp, #16]
       c:	stp	x21, x22, [sp, #32]
      10:	mov	x19, x8
      14:	mov	w0, #0x10                  	// #16
      18:	strb	w0, [x8]
      1c:	ldrb	w0, [x8, #1]
      20:	and	w0, w0, #0xfffffffe
      24:	strb	w0, [x8, #1]
      28:	str	wzr, [x8, #4]
      2c:	ldrb	w0, [x8, #8]
      30:	orr	w0, w0, #0x1
      34:	and	w0, w0, #0xfffffff9
      38:	strb	w0, [x8, #8]
      3c:	mov	w1, #0x1                   	// #1
      40:	str	w1, [x8, #12]
      44:	ldrb	w0, [x8, #16]
      48:	and	w0, w0, #0xfffffffc
      4c:	strb	w0, [x8, #16]
      50:	str	wzr, [x8, #20]
      54:	ldrb	w0, [x8, #24]
      58:	and	w0, w0, #0xfffffff8
      5c:	orr	w0, w0, #0x8
      60:	and	w0, w0, #0xffffffef
      64:	and	w0, w0, #0xffffffdf
      68:	strb	w0, [x8, #24]
      6c:	ldrh	w0, [x8, #24]
      70:	and	w0, w0, #0xffffc03f
      74:	strh	w0, [x8, #24]
      78:	strb	wzr, [x8, #25]
      7c:	ldrb	w0, [x8, #26]
      80:	and	w0, w0, #0xffffff80
      84:	strb	w0, [x8, #26]
      88:	str	wzr, [x8, #28]
      8c:	str	w1, [x8, #32]
      90:	str	wzr, [x8, #36]
      94:	str	w1, [x8, #40]
      98:	str	wzr, [x8, #44]
      9c:	str	wzr, [x8, #48]
      a0:	str	wzr, [x8, #52]
      a4:	add	x0, x8, #0x38
      a8:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
      ac:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
      b0:	add	x1, x1, #0x0
      b4:	ldr	w0, [x1, #136]
      b8:	str	w0, [x19, #32]
      bc:	ldrb	w2, [x1, #744]
      c0:	ldrb	w0, [x19]
      c4:	bfi	w0, w2, #1, #1
      c8:	strb	w0, [x19]
      cc:	ldrb	w2, [x1, #944]
      d0:	bfi	w0, w2, #2, #1
      d4:	strb	w0, [x19]
      d8:	ldrb	w2, [x1, #1144]
      dc:	bfi	w0, w2, #3, #1
      e0:	strb	w0, [x19]
      e4:	ldrb	w2, [x1, #1344]
      e8:	bfi	w0, w2, #5, #1
      ec:	strb	w0, [x19]
      f0:	ldrb	w2, [x1, #1544]
      f4:	bfi	w0, w2, #4, #1
      f8:	strb	w0, [x19]
      fc:	ldr	w2, [x1, #1744]
     100:	str	w2, [x19, #48]
     104:	ldrb	w2, [x1, #2352]
     108:	bfi	w0, w2, #6, #1
     10c:	strb	w0, [x19]
     110:	ldr	w0, [x1, #2552]
     114:	cbz	w0, 11c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x11c>
     118:	str	w0, [x19, #28]
     11c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     120:	add	x0, x0, #0x0
     124:	ldrb	w2, [x0, #3160]
     128:	ldrb	w1, [x19]
     12c:	bfi	w1, w2, #7, #1
     130:	strb	w1, [x19]
     134:	ldrb	w2, [x0, #3360]
     138:	ldrb	w1, [x19, #1]
     13c:	bfxil	w1, w2, #0, #1
     140:	strb	w1, [x19, #1]
     144:	ldr	w1, [x0, #3560]
     148:	str	w1, [x19, #4]
     14c:	ldrb	w2, [x0, #3760]
     150:	ldrb	w1, [x19, #8]
     154:	bfxil	w1, w2, #0, #1
     158:	strb	w1, [x19, #8]
     15c:	ldrb	w1, [x0, #3960]
     160:	eor	w1, w1, #0x1
     164:	ldrb	w2, [x19, #16]
     168:	bfxil	w2, w1, #0, #1
     16c:	strb	w2, [x19, #16]
     170:	add	x0, x0, #0xfb8
     174:	ldrb	w1, [x0, #136]
     178:	ldrb	w0, [x19, #24]
     17c:	bfxil	w0, w1, #0, #1
     180:	strb	w0, [x19, #24]
     184:	adrp	x21, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     188:	add	x21, x21, #0x0
     18c:	ldrb	w1, [x21, #8]
     190:	bfi	w0, w1, #2, #1
     194:	strb	w0, [x19, #24]
     198:	ldrb	w1, [x21, #208]
     19c:	bfi	w0, w1, #1, #1
     1a0:	strb	w0, [x19, #24]
     1a4:	ldrb	w1, [x21, #408]
     1a8:	bfi	w0, w1, #3, #1
     1ac:	strb	w0, [x19, #24]
     1b0:	ldr	w1, [x21, #608]
     1b4:	ldrh	w0, [x19, #24]
     1b8:	bfi	w0, w1, #6, #8
     1bc:	strh	w0, [x19, #24]
     1c0:	ldrb	w1, [x21, #808]
     1c4:	ldrb	w0, [x19, #25]
     1c8:	bfi	w0, w1, #6, #1
     1cc:	strb	w0, [x19, #25]
     1d0:	ldrh	w1, [x21, #680]
     1d4:	cmp	w1, #0x0
     1d8:	cset	w1, ne  // ne = any
     1dc:	bfi	w0, w1, #7, #1
     1e0:	strb	w0, [x19, #25]
     1e4:	ldr	w0, [x21, #1008]
     1e8:	str	w0, [x19, #52]
     1ec:	ldrb	w1, [x21, #1616]
     1f0:	ldrb	w0, [x19, #26]
     1f4:	bfi	w0, w1, #1, #1
     1f8:	strb	w0, [x19, #26]
     1fc:	ldrb	w1, [x21, #1816]
     200:	bfi	w0, w1, #4, #1
     204:	strb	w0, [x19, #26]
     208:	ldrb	w1, [x21, #2016]
     20c:	bfi	w0, w1, #5, #1
     210:	strb	w0, [x19, #26]
     214:	ldrb	w1, [x21, #2216]
     218:	bfi	w0, w1, #6, #1
     21c:	strb	w0, [x19, #26]
     220:	add	x20, sp, #0x30
     224:	mov	x0, x20
     228:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
     22c:	ldrb	w0, [sp, #48]
     230:	ldrb	w1, [x21, #2416]
     234:	bfxil	w0, w1, #0, #1
     238:	ldrb	w1, [x21, #2616]
     23c:	bfi	w0, w1, #7, #1
     240:	strb	w0, [sp, #48]
     244:	ldr	w0, [x21, #2816]
     248:	str	w0, [sp, #52]
     24c:	ldrb	w0, [sp, #49]
     250:	ldrb	w1, [x21, #3016]
     254:	bfi	w0, w1, #1, #1
     258:	strb	w0, [sp, #49]
     25c:	add	x1, x21, #0xc90
     260:	add	x0, x20, #0x8
     264:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     268:	ldrb	w5, [x21, #3472]
     26c:	ldrb	w1, [sp, #48]
     270:	bfi	w1, w5, #2, #1
     274:	ldrb	w4, [x21, #3672]
     278:	bfi	w1, w4, #3, #1
     27c:	ldrb	w3, [x21, #3872]
     280:	bfi	w1, w3, #4, #1
     284:	strb	w1, [sp, #48]
     288:	ldrb	w0, [x19, #56]
     28c:	bfxil	w0, w1, #0, #1
     290:	ubfx	x6, x1, #1, #1
     294:	bfi	w0, w6, #1, #1
     298:	bfi	w0, w5, #2, #1
     29c:	bfi	w0, w4, #3, #1
     2a0:	bfi	w0, w3, #4, #1
     2a4:	ubfx	x3, x1, #5, #1
     2a8:	bfi	w0, w3, #5, #1
     2ac:	ubfx	x3, x1, #6, #1
     2b0:	bfi	w0, w3, #6, #1
     2b4:	ubfx	x1, x1, #7, #1
     2b8:	bfi	w0, w1, #7, #1
     2bc:	strb	w0, [x19, #56]
     2c0:	ldrb	w1, [sp, #49]
     2c4:	ldrb	w0, [x19, #57]
     2c8:	bfxil	w0, w1, #0, #1
     2cc:	ubfx	x3, x1, #1, #1
     2d0:	bfi	w0, w3, #1, #1
     2d4:	ubfx	x3, x1, #2, #1
     2d8:	bfi	w0, w3, #2, #1
     2dc:	ubfx	x1, x1, #3, #1
     2e0:	bfi	w0, w1, #3, #1
     2e4:	strb	w0, [x19, #57]
     2e8:	ldr	w0, [sp, #52]
     2ec:	str	w0, [x19, #60]
     2f0:	ldr	x0, [x19, #64]
     2f4:	ldr	x1, [sp, #56]
     2f8:	add	x20, x20, #0x18
     2fc:	cmp	x1, x20
     300:	b.eq	3cc <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3cc>  // b.none
     304:	add	x2, x19, #0x50
     308:	cmp	x0, x2
     30c:	b.eq	52c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x52c>  // b.none
     310:	ldr	x3, [x19, #80]
     314:	str	x1, [x19, #64]
     318:	ldr	x1, [sp, #64]
     31c:	str	x1, [x19, #72]
     320:	ldr	x1, [sp, #72]
     324:	str	x1, [x19, #80]
     328:	cbz	x0, 540 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x540>
     32c:	str	x0, [sp, #56]
     330:	str	x3, [sp, #72]
     334:	str	xzr, [sp, #64]
     338:	ldr	x0, [sp, #56]
     33c:	strb	wzr, [x0]
     340:	ldr	x0, [x19, #96]
     344:	ldr	x1, [sp, #88]
     348:	add	x2, sp, #0x68
     34c:	cmp	x1, x2
     350:	b.eq	404 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x404>  // b.none
     354:	add	x2, x19, #0x70
     358:	cmp	x0, x2
     35c:	b.eq	50c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x50c>  // b.none
     360:	ldr	x3, [x19, #112]
     364:	str	x1, [x19, #96]
     368:	ldr	x1, [sp, #96]
     36c:	str	x1, [x19, #104]
     370:	ldr	x1, [sp, #104]
     374:	str	x1, [x19, #112]
     378:	cbz	x0, 520 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x520>
     37c:	str	x0, [sp, #88]
     380:	str	x3, [sp, #104]
     384:	str	xzr, [sp, #96]
     388:	ldr	x0, [sp, #88]
     38c:	strb	wzr, [x0]
     390:	ldr	x21, [x19, #128]
     394:	ldr	x22, [x19, #136]
     398:	ldr	x1, [sp, #120]
     39c:	str	x1, [x19, #128]
     3a0:	ldr	x1, [sp, #128]
     3a4:	str	x1, [x19, #136]
     3a8:	ldr	x1, [sp, #136]
     3ac:	str	x1, [x19, #144]
     3b0:	str	xzr, [sp, #120]
     3b4:	str	xzr, [sp, #128]
     3b8:	str	xzr, [sp, #136]
     3bc:	cmp	x21, x22
     3c0:	b.eq	460 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x460>  // b.none
     3c4:	mov	x20, x21
     3c8:	b	44c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x44c>
     3cc:	ldr	x2, [sp, #64]
     3d0:	cbz	x2, 3e4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3e4>
     3d4:	cmp	x2, #0x1
     3d8:	b.eq	3f8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3f8>  // b.none
     3dc:	add	x1, sp, #0x48
     3e0:	bl	0 <memcpy>
     3e4:	ldr	x0, [sp, #64]
     3e8:	str	x0, [x19, #72]
     3ec:	ldr	x1, [x19, #64]
     3f0:	strb	wzr, [x1, x0]
     3f4:	b	334 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x334>
     3f8:	ldrb	w1, [sp, #72]
     3fc:	strb	w1, [x0]
     400:	b	3e4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3e4>
     404:	ldr	x2, [sp, #96]
     408:	cbz	x2, 41c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x41c>
     40c:	cmp	x2, #0x1
     410:	b.eq	430 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x430>  // b.none
     414:	add	x1, sp, #0x68
     418:	bl	0 <memcpy>
     41c:	ldr	x0, [sp, #96]
     420:	str	x0, [x19, #104]
     424:	ldr	x1, [x19, #96]
     428:	strb	wzr, [x1, x0]
     42c:	b	384 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x384>
     430:	ldrb	w1, [sp, #104]
     434:	strb	w1, [x0]
     438:	b	41c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x41c>
     43c:	bl	0 <_ZdlPv>
     440:	add	x20, x20, #0x20
     444:	cmp	x22, x20
     448:	b.eq	460 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x460>  // b.none
     44c:	mov	x1, x20
     450:	ldr	x0, [x1], #16
     454:	cmp	x0, x1
     458:	b.ne	43c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x43c>  // b.any
     45c:	b	440 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x440>
     460:	cbz	x21, 46c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x46c>
     464:	mov	x0, x21
     468:	bl	0 <_ZdlPv>
     46c:	ldr	x20, [sp, #120]
     470:	ldr	x21, [sp, #128]
     474:	cmp	x20, x21
     478:	b.ne	4f8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4f8>  // b.any
     47c:	ldr	x0, [sp, #120]
     480:	cbz	x0, 488 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x488>
     484:	bl	0 <_ZdlPv>
     488:	ldr	x0, [sp, #88]
     48c:	add	x1, sp, #0x68
     490:	cmp	x0, x1
     494:	b.eq	49c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x49c>  // b.none
     498:	bl	0 <_ZdlPv>
     49c:	ldr	x0, [sp, #56]
     4a0:	add	x1, sp, #0x48
     4a4:	cmp	x0, x1
     4a8:	b.eq	4b0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4b0>  // b.none
     4ac:	bl	0 <_ZdlPv>
     4b0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     4b4:	ldr	w0, [x0]
     4b8:	str	w0, [x19, #36]
     4bc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     4c0:	add	x0, x0, #0x0
     4c4:	ldr	w1, [x0, #328]
     4c8:	str	w1, [x19, #40]
     4cc:	ldr	w0, [x0, #936]
     4d0:	str	w0, [x19, #44]
     4d4:	mov	x0, x19
     4d8:	ldp	x19, x20, [sp, #16]
     4dc:	ldp	x21, x22, [sp, #32]
     4e0:	ldp	x29, x30, [sp], #144
     4e4:	ret
     4e8:	bl	0 <_ZdlPv>
     4ec:	add	x20, x20, #0x20
     4f0:	cmp	x21, x20
     4f4:	b.eq	47c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x47c>  // b.none
     4f8:	mov	x1, x20
     4fc:	ldr	x0, [x1], #16
     500:	cmp	x0, x1
     504:	b.ne	4e8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4e8>  // b.any
     508:	b	4ec <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4ec>
     50c:	str	x1, [x19, #96]
     510:	ldr	x1, [sp, #96]
     514:	str	x1, [x19, #104]
     518:	ldr	x1, [sp, #104]
     51c:	str	x1, [x19, #112]
     520:	add	x0, sp, #0x68
     524:	str	x0, [sp, #88]
     528:	b	384 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x384>
     52c:	str	x1, [x19, #64]
     530:	ldr	x1, [sp, #64]
     534:	str	x1, [x19, #72]
     538:	ldr	x1, [sp, #72]
     53c:	str	x1, [x19, #80]
     540:	add	x0, sp, #0x48
     544:	str	x0, [sp, #56]
     548:	b	334 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x334>

000000000000054c <_ZN3lld24getRelocModelFromCMModelEv>:
     54c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     550:	ldrh	w0, [x0]
     554:	cbz	w0, 574 <_ZN3lld24getRelocModelFromCMModelEv+0x28>
     558:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     55c:	ldr	w1, [x0]
     560:	mov	x0, #0x0                   	// #0
     564:	bfxil	x0, x1, #0, #32
     568:	mov	w1, #0x1                   	// #1
     56c:	bfi	x0, x1, #32, #8
     570:	ret
     574:	mov	x0, #0x0                   	// #0
     578:	mov	w1, #0x0                   	// #0
     57c:	b	56c <_ZN3lld24getRelocModelFromCMModelEv+0x20>

0000000000000580 <_ZN3lld23getCodeModelFromCMModelEv>:
     580:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     584:	ldrh	w0, [x0]
     588:	cbz	w0, 5a8 <_ZN3lld23getCodeModelFromCMModelEv+0x28>
     58c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     590:	ldr	w1, [x0]
     594:	mov	x0, #0x0                   	// #0
     598:	bfxil	x0, x1, #0, #32
     59c:	mov	w1, #0x1                   	// #1
     5a0:	bfi	x0, x1, #32, #8
     5a4:	ret
     5a8:	mov	x0, #0x0                   	// #0
     5ac:	mov	w1, #0x0                   	// #0
     5b0:	b	5a0 <_ZN3lld23getCodeModelFromCMModelEv+0x20>

00000000000005b4 <_ZN3lld9getCPUStrB5cxx11Ev>:
     5b4:	stp	x29, x30, [sp, #-32]!
     5b8:	mov	x29, sp
     5bc:	str	x19, [sp, #16]
     5c0:	mov	x19, x8
     5c4:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     5c8:	add	x1, x1, #0x0
     5cc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     5d0:	add	x0, x0, #0x0
     5d4:	add	x0, x0, #0xac8
     5d8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     5dc:	cbnz	w0, 61c <_ZN3lld9getCPUStrB5cxx11Ev+0x68>
     5e0:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     5e4:	cbz	x0, 608 <_ZN3lld9getCPUStrB5cxx11Ev+0x54>
     5e8:	add	x2, x19, #0x10
     5ec:	str	x2, [x19]
     5f0:	mov	w3, #0x0                   	// #0
     5f4:	add	x2, x0, x1
     5f8:	mov	x1, x0
     5fc:	mov	x0, x19
     600:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     604:	b	644 <_ZN3lld9getCPUStrB5cxx11Ev+0x90>
     608:	add	x0, x19, #0x10
     60c:	str	x0, [x19]
     610:	str	xzr, [x19, #8]
     614:	strb	wzr, [x19, #16]
     618:	b	644 <_ZN3lld9getCPUStrB5cxx11Ev+0x90>
     61c:	add	x0, x19, #0x10
     620:	str	x0, [x19]
     624:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     628:	add	x0, x0, #0x0
     62c:	ldr	x1, [x0, #2760]
     630:	ldr	x2, [x0, #2768]
     634:	mov	w3, #0x0                   	// #0
     638:	add	x2, x1, x2
     63c:	mov	x0, x19
     640:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     644:	mov	x0, x19
     648:	ldr	x19, [sp, #16]
     64c:	ldp	x29, x30, [sp], #32
     650:	ret

0000000000000654 <_ZN3lld9getMAttrsB5cxx11Ev>:
     654:	stp	x29, x30, [sp, #-64]!
     658:	mov	x29, sp
     65c:	stp	x19, x20, [sp, #16]
     660:	stp	x21, x22, [sp, #32]
     664:	stp	x23, x24, [sp, #48]
     668:	mov	x19, x8
     66c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     670:	add	x0, x0, #0x0
     674:	ldr	x21, [x0, #3024]
     678:	add	x0, x0, #0xb40
     67c:	ldr	x0, [x0, #136]
     680:	sub	x21, x21, x0
     684:	str	xzr, [x8]
     688:	str	xzr, [x8, #8]
     68c:	str	xzr, [x8, #16]
     690:	cmp	xzr, x21, asr #5
     694:	b.eq	73c <_ZN3lld9getMAttrsB5cxx11Ev+0xe8>  // b.none
     698:	asr	x0, x21, #5
     69c:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
     6a0:	cmp	x0, x1
     6a4:	b.hi	738 <_ZN3lld9getMAttrsB5cxx11Ev+0xe4>  // b.pmore
     6a8:	mov	x0, x21
     6ac:	bl	0 <_Znwm>
     6b0:	mov	x20, x0
     6b4:	str	x20, [x19]
     6b8:	str	x20, [x19, #8]
     6bc:	add	x21, x20, x21
     6c0:	str	x21, [x19, #16]
     6c4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     6c8:	add	x0, x0, #0x0
     6cc:	ldr	x24, [x0, #3016]
     6d0:	ldr	x23, [x0, #3024]
     6d4:	cmp	x24, x23
     6d8:	b.eq	71c <_ZN3lld9getMAttrsB5cxx11Ev+0xc8>  // b.none
     6dc:	mov	x22, x24
     6e0:	mov	x21, x20
     6e4:	add	x0, x21, #0x10
     6e8:	str	x0, [x21]
     6ec:	ldr	x1, [x22]
     6f0:	ldr	x2, [x22, #8]
     6f4:	mov	w3, #0x0                   	// #0
     6f8:	add	x2, x1, x2
     6fc:	mov	x0, x21
     700:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     704:	add	x21, x21, #0x20
     708:	add	x22, x22, #0x20
     70c:	cmp	x23, x22
     710:	b.ne	6e4 <_ZN3lld9getMAttrsB5cxx11Ev+0x90>  // b.any
     714:	sub	x23, x23, x24
     718:	add	x20, x20, x23
     71c:	str	x20, [x19, #8]
     720:	mov	x0, x19
     724:	ldp	x19, x20, [sp, #16]
     728:	ldp	x21, x22, [sp, #32]
     72c:	ldp	x23, x24, [sp, #48]
     730:	ldp	x29, x30, [sp], #64
     734:	ret
     738:	bl	0 <_ZSt17__throw_bad_allocv>
     73c:	mov	x20, #0x0                   	// #0
     740:	b	6b4 <_ZN3lld9getMAttrsB5cxx11Ev+0x60>

0000000000000744 <_Z41__static_initialization_and_destruction_0ii>:
     744:	mov	w2, #0xffff                	// #65535
     748:	cmp	w1, w2
     74c:	ccmp	w0, #0x1, #0x0, eq  // eq = none
     750:	b.eq	758 <_Z41__static_initialization_and_destruction_0ii+0x14>  // b.none
     754:	ret
     758:	sub	sp, sp, #0xe70
     75c:	stp	x29, x30, [sp]
     760:	mov	x29, sp
     764:	stp	x19, x20, [sp, #16]
     768:	stp	x21, x22, [sp, #32]
     76c:	stp	x23, x24, [sp, #48]
     770:	stp	x25, x26, [sp, #64]
     774:	stp	x27, x28, [sp, #80]
     778:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     77c:	add	x0, x0, #0x0
     780:	str	x0, [sp, #2408]
     784:	mov	x0, #0x48                  	// #72
     788:	str	x0, [sp, #2416]
     78c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     790:	add	x20, x0, #0x0
     794:	add	x19, x20, #0x8e8
     798:	strh	wzr, [x19, #8]
     79c:	ldrb	w0, [x19, #10]
     7a0:	and	w0, w0, #0xffffff80
     7a4:	strb	w0, [x19, #10]
     7a8:	ldrh	w0, [x19, #10]
     7ac:	and	w0, w0, #0xfffffe7f
     7b0:	strh	w0, [x19, #10]
     7b4:	ubfx	x0, x0, #8, #32
     7b8:	and	w0, w0, #0x80
     7bc:	strb	w0, [x19, #11]
     7c0:	strh	wzr, [x19, #12]
     7c4:	strh	wzr, [x19, #14]
     7c8:	str	xzr, [x19, #16]
     7cc:	str	xzr, [x19, #24]
     7d0:	str	xzr, [x19, #32]
     7d4:	str	xzr, [x19, #40]
     7d8:	str	xzr, [x19, #48]
     7dc:	str	xzr, [x19, #56]
     7e0:	add	x0, x20, #0x938
     7e4:	str	x0, [x19, #64]
     7e8:	mov	w21, #0x1                   	// #1
     7ec:	str	w21, [x19, #76]
     7f0:	str	xzr, [x19, #88]
     7f4:	add	x0, x20, #0x968
     7f8:	str	x0, [x19, #96]
     7fc:	str	x0, [x19, #104]
     800:	str	w21, [x19, #112]
     804:	str	wzr, [x19, #116]
     808:	str	wzr, [x19, #120]
     80c:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
     810:	ldr	x0, [x0]
     814:	str	x0, [sp, #104]
     818:	str	x0, [x19, #80]
     81c:	str	w21, [x19, #72]
     820:	strb	wzr, [x19, #136]
     824:	adrp	x24, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     828:	ldr	x24, [x24]
     82c:	add	x24, x24, #0x10
     830:	str	x24, [x19, #144]
     834:	strb	w21, [x19, #153]
     838:	strb	wzr, [x19, #152]
     83c:	adrp	x23, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
     840:	ldr	x23, [x23]
     844:	add	x23, x23, #0x10
     848:	str	x23, [x20, #2280]
     84c:	adrp	x22, 0 <_ZTVN4llvm2cl6parserIbEE>
     850:	ldr	x22, [x22]
     854:	add	x22, x22, #0x10
     858:	str	x22, [x19, #160]
     85c:	adrp	x28, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     860:	ldr	x28, [x28]
     864:	str	x28, [x19, #192]
     868:	adrp	x27, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     86c:	ldr	x27, [x27]
     870:	str	x27, [x19, #184]
     874:	add	x2, sp, #0x968
     878:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     87c:	add	x1, x1, #0x0
     880:	mov	x0, x19
     884:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     888:	mov	x0, x19
     88c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     890:	adrp	x25, 0 <__dso_handle>
     894:	add	x25, x25, #0x0
     898:	adrp	x26, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     89c:	add	x26, x26, #0x0
     8a0:	mov	x2, x25
     8a4:	mov	x1, x19
     8a8:	mov	x0, x26
     8ac:	bl	0 <__cxa_atexit>
     8b0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     8b4:	add	x0, x0, #0x0
     8b8:	str	x0, [sp, #2424]
     8bc:	mov	x0, #0x5d                  	// #93
     8c0:	str	x0, [sp, #2432]
     8c4:	add	x19, x20, #0x9b0
     8c8:	strh	wzr, [x19, #8]
     8cc:	ldrb	w0, [x19, #10]
     8d0:	and	w0, w0, #0xffffff80
     8d4:	strb	w0, [x19, #10]
     8d8:	ldrh	w0, [x19, #10]
     8dc:	and	w0, w0, #0xfffffe7f
     8e0:	strh	w0, [x19, #10]
     8e4:	ubfx	x0, x0, #8, #32
     8e8:	and	w0, w0, #0x80
     8ec:	strb	w0, [x19, #11]
     8f0:	strh	wzr, [x19, #12]
     8f4:	strh	wzr, [x19, #14]
     8f8:	str	xzr, [x19, #16]
     8fc:	str	xzr, [x19, #24]
     900:	str	xzr, [x19, #32]
     904:	str	xzr, [x19, #40]
     908:	str	xzr, [x19, #48]
     90c:	str	xzr, [x19, #56]
     910:	add	x0, x20, #0xa00
     914:	str	x0, [x19, #64]
     918:	str	w21, [x19, #76]
     91c:	str	xzr, [x19, #88]
     920:	add	x0, x20, #0xa30
     924:	str	x0, [x19, #96]
     928:	str	x0, [x19, #104]
     92c:	str	w21, [x19, #112]
     930:	str	wzr, [x19, #116]
     934:	str	wzr, [x19, #120]
     938:	ldr	x0, [sp, #104]
     93c:	str	x0, [x19, #80]
     940:	str	w21, [x19, #72]
     944:	strb	wzr, [x19, #136]
     948:	str	x24, [x19, #144]
     94c:	strb	w21, [x19, #153]
     950:	strb	wzr, [x19, #152]
     954:	str	x23, [x20, #2480]
     958:	str	x22, [x19, #160]
     95c:	str	x28, [x19, #192]
     960:	str	x27, [x19, #184]
     964:	add	x2, sp, #0x978
     968:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     96c:	add	x1, x1, #0x0
     970:	mov	x0, x19
     974:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     978:	mov	x0, x19
     97c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     980:	mov	x2, x25
     984:	mov	x1, x19
     988:	mov	x0, x26
     98c:	bl	0 <__cxa_atexit>
     990:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     994:	add	x0, x0, #0x0
     998:	str	x0, [sp, #2440]
     99c:	mov	x0, #0xd                   	// #13
     9a0:	str	x0, [sp, #2448]
     9a4:	str	wzr, [sp, #2468]
     9a8:	add	x0, sp, #0x9a4
     9ac:	str	x0, [sp, #2456]
     9b0:	add	x19, x20, #0xa78
     9b4:	mov	w2, #0x0                   	// #0
     9b8:	mov	w1, #0x0                   	// #0
     9bc:	mov	x0, x19
     9c0:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     9c4:	str	wzr, [x20, #2816]
     9c8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     9cc:	ldr	x0, [x0]
     9d0:	add	x0, x0, #0x10
     9d4:	str	x0, [x20, #2824]
     9d8:	strb	w21, [x20, #2836]
     9dc:	str	wzr, [x20, #2832]
     9e0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     9e4:	ldr	x0, [x0]
     9e8:	add	x0, x0, #0x10
     9ec:	str	x0, [x20, #2680]
     9f0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIiEE>
     9f4:	ldr	x0, [x0]
     9f8:	add	x0, x0, #0x10
     9fc:	str	x0, [x20, #2840]
     a00:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     a04:	ldr	x0, [x0]
     a08:	str	x0, [x20, #2872]
     a0c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     a10:	ldr	x0, [x0]
     a14:	str	x0, [x20, #2864]
     a18:	add	x3, sp, #0x998
     a1c:	add	x2, sp, #0x988
     a20:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     a24:	add	x1, x1, #0x0
     a28:	mov	x0, x19
     a2c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     a30:	mov	x0, x19
     a34:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     a38:	mov	x2, x25
     a3c:	mov	x1, x19
     a40:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     a44:	add	x0, x0, #0x0
     a48:	bl	0 <__cxa_atexit>
     a4c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     a50:	add	x0, x0, #0x0
     a54:	str	x0, [sp, #2472]
     a58:	mov	x0, #0x39                  	// #57
     a5c:	str	x0, [sp, #2480]
     a60:	add	x19, x20, #0xb40
     a64:	strh	wzr, [x19, #8]
     a68:	ldrb	w0, [x19, #10]
     a6c:	and	w0, w0, #0xffffff80
     a70:	strb	w0, [x19, #10]
     a74:	ldrh	w0, [x19, #10]
     a78:	and	w0, w0, #0xfffffe7f
     a7c:	strh	w0, [x19, #10]
     a80:	ubfx	x0, x0, #8, #32
     a84:	and	w0, w0, #0x80
     a88:	strb	w0, [x19, #11]
     a8c:	strh	wzr, [x19, #12]
     a90:	strh	wzr, [x19, #14]
     a94:	str	xzr, [x19, #16]
     a98:	str	xzr, [x19, #24]
     a9c:	str	xzr, [x19, #32]
     aa0:	str	xzr, [x19, #40]
     aa4:	str	xzr, [x19, #48]
     aa8:	str	xzr, [x19, #56]
     aac:	add	x0, x20, #0xb90
     ab0:	str	x0, [x19, #64]
     ab4:	str	w21, [x19, #76]
     ab8:	str	xzr, [x19, #88]
     abc:	add	x0, x20, #0xbc0
     ac0:	str	x0, [x19, #96]
     ac4:	str	x0, [x19, #104]
     ac8:	str	w21, [x19, #112]
     acc:	str	wzr, [x19, #116]
     ad0:	str	wzr, [x19, #120]
     ad4:	ldr	x0, [sp, #104]
     ad8:	str	x0, [x19, #80]
     adc:	str	w21, [x19, #72]
     ae0:	strb	wzr, [x19, #136]
     ae4:	str	x24, [x19, #144]
     ae8:	strb	w21, [x19, #153]
     aec:	strb	wzr, [x19, #152]
     af0:	str	x23, [x20, #2880]
     af4:	str	x22, [x19, #160]
     af8:	str	x28, [x19, #192]
     afc:	str	x27, [x19, #184]
     b00:	add	x2, sp, #0x9a8
     b04:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     b08:	add	x1, x1, #0x0
     b0c:	mov	x0, x19
     b10:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     b14:	mov	x0, x19
     b18:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     b1c:	mov	x2, x25
     b20:	mov	x1, x19
     b24:	mov	x0, x26
     b28:	bl	0 <__cxa_atexit>
     b2c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     b30:	add	x0, x0, #0x0
     b34:	str	x0, [sp, #2488]
     b38:	mov	x0, #0x18                  	// #24
     b3c:	str	x0, [sp, #2496]
     b40:	add	x0, x20, #0xd08
     b44:	strh	wzr, [x0, #8]
     b48:	ldrb	w1, [x0, #10]
     b4c:	and	w1, w1, #0xffffff80
     b50:	strb	w1, [x0, #10]
     b54:	ldrh	w1, [x0, #10]
     b58:	and	w1, w1, #0xfffffe7f
     b5c:	strh	w1, [x0, #10]
     b60:	ubfx	x1, x1, #8, #32
     b64:	and	w1, w1, #0x80
     b68:	strb	w1, [x0, #11]
     b6c:	strh	wzr, [x0, #12]
     b70:	strh	wzr, [x0, #14]
     b74:	str	xzr, [x0, #16]
     b78:	str	xzr, [x0, #24]
     b7c:	str	xzr, [x0, #32]
     b80:	str	xzr, [x0, #40]
     b84:	str	xzr, [x0, #48]
     b88:	str	xzr, [x0, #56]
     b8c:	add	x1, x20, #0xd58
     b90:	str	x1, [x0, #64]
     b94:	str	w21, [x0, #76]
     b98:	str	xzr, [x0, #88]
     b9c:	add	x20, x20, #0xd88
     ba0:	str	x20, [x0, #96]
     ba4:	str	x20, [x0, #104]
     ba8:	str	w21, [x0, #112]
     bac:	str	wzr, [x0, #116]
     bb0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     bb4:	add	x22, x1, #0x0
     bb8:	mov	x19, x0
     bbc:	str	wzr, [x0, #120]
     bc0:	ldr	x0, [sp, #104]
     bc4:	str	x0, [x19, #80]
     bc8:	mov	w20, w21
     bcc:	str	w21, [x19, #72]
     bd0:	strb	wzr, [x19, #136]
     bd4:	adrp	x24, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     bd8:	ldr	x24, [x24]
     bdc:	add	x24, x24, #0x10
     be0:	str	x24, [x19, #144]
     be4:	strb	w21, [x19, #153]
     be8:	strb	wzr, [x19, #152]
     bec:	adrp	x23, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
     bf0:	ldr	x23, [x23]
     bf4:	add	x23, x23, #0x10
     bf8:	str	x23, [x22, #3336]
     bfc:	adrp	x21, 0 <_ZTVN4llvm2cl6parserIbEE>
     c00:	ldr	x21, [x21]
     c04:	add	x21, x21, #0x10
     c08:	str	x21, [x19, #160]
     c0c:	adrp	x28, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     c10:	ldr	x28, [x28]
     c14:	str	x28, [x19, #192]
     c18:	adrp	x27, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     c1c:	ldr	x27, [x27]
     c20:	str	x27, [x19, #184]
     c24:	add	x2, sp, #0x9b8
     c28:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     c2c:	add	x1, x1, #0x0
     c30:	mov	x0, x19
     c34:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     c38:	mov	x0, x19
     c3c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     c40:	mov	x26, x25
     c44:	adrp	x25, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     c48:	add	x25, x25, #0x0
     c4c:	mov	x2, x26
     c50:	mov	x1, x19
     c54:	mov	x0, x25
     c58:	bl	0 <__cxa_atexit>
     c5c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     c60:	add	x0, x0, #0x0
     c64:	str	x0, [sp, #2504]
     c68:	mov	x0, #0x15                  	// #21
     c6c:	str	x0, [sp, #2512]
     c70:	add	x19, x22, #0xdd0
     c74:	strh	wzr, [x19, #8]
     c78:	ldrb	w0, [x19, #10]
     c7c:	and	w0, w0, #0xffffff80
     c80:	strb	w0, [x19, #10]
     c84:	ldrh	w0, [x19, #10]
     c88:	and	w0, w0, #0xfffffe7f
     c8c:	strh	w0, [x19, #10]
     c90:	ubfx	x0, x0, #8, #32
     c94:	and	w0, w0, #0x80
     c98:	strb	w0, [x19, #11]
     c9c:	strh	wzr, [x19, #12]
     ca0:	strh	wzr, [x19, #14]
     ca4:	str	xzr, [x19, #16]
     ca8:	str	xzr, [x19, #24]
     cac:	str	xzr, [x19, #32]
     cb0:	str	xzr, [x19, #40]
     cb4:	str	xzr, [x19, #48]
     cb8:	str	xzr, [x19, #56]
     cbc:	add	x0, x22, #0xe20
     cc0:	str	x0, [x19, #64]
     cc4:	str	w20, [x19, #76]
     cc8:	str	xzr, [x19, #88]
     ccc:	add	x0, x22, #0xe50
     cd0:	str	x0, [x19, #96]
     cd4:	str	x0, [x19, #104]
     cd8:	str	w20, [x19, #112]
     cdc:	str	wzr, [x19, #116]
     ce0:	str	wzr, [x19, #120]
     ce4:	ldr	x0, [sp, #104]
     ce8:	str	x0, [x19, #80]
     cec:	str	w20, [x19, #72]
     cf0:	strb	wzr, [x19, #136]
     cf4:	str	x24, [x19, #144]
     cf8:	strb	w20, [x19, #153]
     cfc:	strb	wzr, [x19, #152]
     d00:	str	x23, [x22, #3536]
     d04:	str	x21, [x19, #160]
     d08:	str	x28, [x19, #192]
     d0c:	str	x27, [x19, #184]
     d10:	add	x2, sp, #0x9c8
     d14:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     d18:	add	x1, x1, #0x0
     d1c:	mov	x0, x19
     d20:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     d24:	mov	x0, x19
     d28:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     d2c:	mov	x2, x26
     d30:	mov	x1, x19
     d34:	mov	x0, x25
     d38:	bl	0 <__cxa_atexit>
     d3c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     d40:	add	x0, x0, #0x0
     d44:	str	x0, [sp, #2520]
     d48:	mov	x0, #0x13                  	// #19
     d4c:	str	x0, [sp, #2528]
     d50:	str	x19, [sp, #2536]
     d54:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     d58:	add	x1, x1, #0x0
     d5c:	add	x19, x1, #0xc20
     d60:	strh	wzr, [x19, #8]
     d64:	ldrb	w0, [x19, #10]
     d68:	and	w0, w0, #0xe0
     d6c:	bfi	w0, w20, #5, #2
     d70:	strb	w0, [x19, #10]
     d74:	ldrh	w0, [x19, #10]
     d78:	and	w0, w0, #0xfffffe7f
     d7c:	strh	w0, [x19, #10]
     d80:	ubfx	x0, x0, #8, #32
     d84:	and	w0, w0, #0x80
     d88:	strb	w0, [x19, #11]
     d8c:	strh	wzr, [x19, #12]
     d90:	strh	wzr, [x19, #14]
     d94:	str	xzr, [x19, #16]
     d98:	str	xzr, [x19, #24]
     d9c:	str	xzr, [x19, #32]
     da0:	str	xzr, [x19, #40]
     da4:	str	xzr, [x19, #48]
     da8:	str	xzr, [x19, #56]
     dac:	add	x0, x1, #0xc70
     db0:	str	x0, [x19, #64]
     db4:	str	w20, [x19, #76]
     db8:	str	xzr, [x19, #88]
     dbc:	add	x0, x1, #0xca0
     dc0:	str	x0, [x19, #96]
     dc4:	str	x0, [x19, #104]
     dc8:	str	w20, [x19, #112]
     dcc:	str	wzr, [x19, #116]
     dd0:	str	wzr, [x19, #120]
     dd4:	ldr	x0, [sp, #104]
     dd8:	str	x0, [x19, #80]
     ddc:	str	w20, [x19, #72]
     de0:	adrp	x0, 0 <_ZTVN4llvm2cl5aliasE>
     de4:	ldr	x0, [x0]
     de8:	add	x0, x0, #0x10
     dec:	str	x0, [x1, #3104]
     df0:	str	xzr, [x19, #136]
     df4:	add	x3, sp, #0x9e8
     df8:	add	x2, sp, #0x9d8
     dfc:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     e00:	add	x1, x1, #0x0
     e04:	mov	x0, x19
     e08:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     e0c:	ldr	x0, [x19, #24]
     e10:	cbz	x0, 37bc <_Z41__static_initialization_and_destruction_0ii+0x3078>
     e14:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     e18:	ldr	x0, [x0]
     e1c:	cbz	x0, 37f8 <_Z41__static_initialization_and_destruction_0ii+0x30b4>
     e20:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     e24:	add	x0, x0, #0x0
     e28:	ldr	w1, [x0, #3220]
     e2c:	add	x0, x0, #0xc20
     e30:	ldr	w0, [x0, #120]
     e34:	cmp	w1, w0
     e38:	b.ne	3834 <_Z41__static_initialization_and_destruction_0ii+0x30f0>  // b.any
     e3c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     e40:	add	x0, x0, #0x0
     e44:	ldr	x1, [x0, #3240]
     e48:	add	x0, x0, #0xc20
     e4c:	cmp	x1, x0
     e50:	b.eq	e68 <_Z41__static_initialization_and_destruction_0ii+0x724>  // b.none
     e54:	add	x1, x1, #0x58
     e58:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     e5c:	add	x0, x0, #0x0
     e60:	add	x0, x0, #0xc78
     e64:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
     e68:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     e6c:	add	x20, x20, #0x0
     e70:	add	x19, x20, #0xc20
     e74:	ldr	x1, [x20, #3240]
     e78:	add	x1, x1, #0x40
     e7c:	add	x0, x20, #0xc60
     e80:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     e84:	mov	x0, x19
     e88:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     e8c:	adrp	x22, 0 <__dso_handle>
     e90:	add	x22, x22, #0x0
     e94:	mov	x2, x22
     e98:	mov	x1, x19
     e9c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     ea0:	add	x0, x0, #0x0
     ea4:	bl	0 <__cxa_atexit>
     ea8:	adrp	x23, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     eac:	add	x23, x23, #0x0
     eb0:	add	x19, x23, #0xe98
     eb4:	strh	wzr, [x19, #8]
     eb8:	ldrb	w0, [x19, #10]
     ebc:	and	w0, w0, #0xffffff80
     ec0:	strb	w0, [x19, #10]
     ec4:	ldrh	w0, [x19, #10]
     ec8:	and	w0, w0, #0xfffffe7f
     ecc:	strh	w0, [x19, #10]
     ed0:	ubfx	x0, x0, #8, #32
     ed4:	and	w0, w0, #0x80
     ed8:	strb	w0, [x19, #11]
     edc:	strh	wzr, [x19, #12]
     ee0:	strh	wzr, [x19, #14]
     ee4:	str	xzr, [x19, #16]
     ee8:	str	xzr, [x19, #24]
     eec:	str	xzr, [x19, #32]
     ef0:	str	xzr, [x19, #40]
     ef4:	str	xzr, [x19, #48]
     ef8:	str	xzr, [x19, #56]
     efc:	add	x0, x23, #0xee8
     f00:	str	x0, [x19, #64]
     f04:	mov	w21, #0x1                   	// #1
     f08:	str	w21, [x19, #76]
     f0c:	str	xzr, [x19, #88]
     f10:	add	x0, x23, #0xf18
     f14:	str	x0, [x19, #96]
     f18:	str	x0, [x19, #104]
     f1c:	str	w21, [x19, #112]
     f20:	str	wzr, [x19, #116]
     f24:	str	wzr, [x19, #120]
     f28:	ldr	x24, [sp, #104]
     f2c:	str	x24, [x19, #80]
     f30:	str	w21, [x19, #72]
     f34:	strb	wzr, [x19, #136]
     f38:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     f3c:	ldr	x0, [x0]
     f40:	add	x0, x0, #0x10
     f44:	str	x0, [x19, #144]
     f48:	strb	w21, [x19, #153]
     f4c:	strb	wzr, [x19, #152]
     f50:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
     f54:	ldr	x0, [x0]
     f58:	add	x0, x0, #0x10
     f5c:	str	x0, [x23, #3736]
     f60:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
     f64:	ldr	x0, [x0]
     f68:	add	x0, x0, #0x10
     f6c:	str	x0, [x19, #160]
     f70:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     f74:	ldr	x0, [x0]
     f78:	str	x0, [x19, #192]
     f7c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     f80:	ldr	x0, [x0]
     f84:	str	x0, [x19, #184]
     f88:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     f8c:	add	x1, x1, #0x0
     f90:	mov	x2, #0x12                  	// #18
     f94:	mov	x0, x19
     f98:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     f9c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     fa0:	add	x0, x0, #0x0
     fa4:	str	x0, [x19, #32]
     fa8:	mov	x0, #0x20                  	// #32
     fac:	str	x0, [x19, #40]
     fb0:	mov	x0, x19
     fb4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     fb8:	mov	x2, x22
     fbc:	mov	x1, x19
     fc0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     fc4:	add	x0, x0, #0x0
     fc8:	bl	0 <__cxa_atexit>
     fcc:	str	w21, [sp, #2548]
     fd0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     fd4:	add	x0, x0, #0x0
     fd8:	str	x0, [sp, #2552]
     fdc:	mov	x0, #0x34                  	// #52
     fe0:	str	x0, [sp, #2560]
     fe4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
     fe8:	add	x0, x0, #0x0
     fec:	str	x0, [sp, #112]
     ff0:	str	x0, [sp, #2568]
     ff4:	add	x19, x23, #0xc08
     ff8:	strh	wzr, [x19, #8]
     ffc:	ldrb	w0, [x19, #10]
    1000:	and	w0, w0, #0xffffff80
    1004:	strb	w0, [x19, #10]
    1008:	ldrh	w0, [x19, #10]
    100c:	and	w0, w0, #0xfffffe7f
    1010:	strh	w0, [x19, #10]
    1014:	ubfx	x0, x0, #8, #32
    1018:	and	w0, w0, #0x80
    101c:	strb	w0, [x19, #11]
    1020:	strh	wzr, [x19, #12]
    1024:	strh	wzr, [x19, #14]
    1028:	str	xzr, [x19, #16]
    102c:	str	xzr, [x19, #24]
    1030:	str	xzr, [x19, #32]
    1034:	str	xzr, [x19, #40]
    1038:	str	xzr, [x19, #48]
    103c:	str	xzr, [x19, #56]
    1040:	add	x0, x23, #0xc58
    1044:	str	x0, [x19, #64]
    1048:	str	w21, [x19, #76]
    104c:	str	xzr, [x19, #88]
    1050:	add	x0, x23, #0xc88
    1054:	str	x0, [x19, #96]
    1058:	str	x0, [x19, #104]
    105c:	str	w21, [x19, #112]
    1060:	str	wzr, [x19, #116]
    1064:	str	wzr, [x19, #120]
    1068:	str	x24, [sp, #104]
    106c:	str	x24, [x19, #80]
    1070:	str	w21, [x19, #72]
    1074:	add	x0, x23, #0xca0
    1078:	str	x0, [x19, #136]
    107c:	str	xzr, [x19, #144]
    1080:	strb	wzr, [x19, #152]
    1084:	add	x0, x23, #0xcc8
    1088:	str	x0, [x19, #176]
    108c:	str	xzr, [x19, #184]
    1090:	strb	wzr, [x19, #192]
    1094:	strb	wzr, [x19, #208]
    1098:	adrp	x25, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    109c:	ldr	x25, [x25]
    10a0:	add	x25, x25, #0x10
    10a4:	str	x25, [x19, #168]
    10a8:	adrp	x24, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    10ac:	ldr	x24, [x24]
    10b0:	add	x24, x24, #0x10
    10b4:	str	x24, [x23, #3080]
    10b8:	adrp	x23, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    10bc:	ldr	x23, [x23]
    10c0:	add	x23, x23, #0x10
    10c4:	str	x23, [x19, #216]
    10c8:	adrp	x28, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    10cc:	ldr	x28, [x28]
    10d0:	str	x28, [x19, #248]
    10d4:	adrp	x27, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    10d8:	ldr	x27, [x27]
    10dc:	str	x27, [x19, #240]
    10e0:	add	x4, sp, #0xa08
    10e4:	add	x3, sp, #0x9f8
    10e8:	add	x2, sp, #0x9f4
    10ec:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    10f0:	add	x1, x1, #0x0
    10f4:	mov	x0, x19
    10f8:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    10fc:	mov	x0, x19
    1100:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1104:	adrp	x26, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1108:	add	x26, x26, #0x0
    110c:	mov	x2, x22
    1110:	mov	x1, x19
    1114:	mov	x0, x26
    1118:	bl	0 <__cxa_atexit>
    111c:	add	x19, x20, #0xcb0
    1120:	strh	wzr, [x19, #8]
    1124:	ldrb	w0, [x19, #10]
    1128:	and	w0, w0, #0xffffff80
    112c:	strb	w0, [x19, #10]
    1130:	ldrh	w0, [x19, #10]
    1134:	and	w0, w0, #0xfffffe7f
    1138:	strh	w0, [x19, #10]
    113c:	ubfx	x0, x0, #8, #32
    1140:	and	w0, w0, #0x80
    1144:	strb	w0, [x19, #11]
    1148:	strh	wzr, [x19, #12]
    114c:	strh	wzr, [x19, #14]
    1150:	str	xzr, [x19, #16]
    1154:	str	xzr, [x19, #24]
    1158:	str	xzr, [x19, #32]
    115c:	str	xzr, [x19, #40]
    1160:	str	xzr, [x19, #48]
    1164:	str	xzr, [x19, #56]
    1168:	add	x0, x20, #0xd00
    116c:	str	x0, [x19, #64]
    1170:	str	w21, [x19, #76]
    1174:	str	xzr, [x19, #88]
    1178:	add	x0, x20, #0xd30
    117c:	str	x0, [x19, #96]
    1180:	str	x0, [x19, #104]
    1184:	str	w21, [x19, #112]
    1188:	str	wzr, [x19, #116]
    118c:	str	wzr, [x19, #120]
    1190:	ldr	x0, [sp, #104]
    1194:	str	x0, [x19, #80]
    1198:	str	w21, [x19, #72]
    119c:	add	x0, x20, #0xd48
    11a0:	str	x0, [x19, #136]
    11a4:	str	xzr, [x19, #144]
    11a8:	strb	wzr, [x19, #152]
    11ac:	add	x0, x20, #0xd70
    11b0:	str	x0, [x19, #176]
    11b4:	str	xzr, [x19, #184]
    11b8:	strb	wzr, [x19, #192]
    11bc:	strb	wzr, [x19, #208]
    11c0:	str	x25, [x19, #168]
    11c4:	str	x24, [x20, #3248]
    11c8:	str	x23, [x19, #216]
    11cc:	str	x28, [x19, #248]
    11d0:	str	x27, [x19, #240]
    11d4:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    11d8:	add	x1, x1, #0x0
    11dc:	mov	x2, #0x5                   	// #5
    11e0:	mov	x0, x19
    11e4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    11e8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    11ec:	add	x0, x0, #0x0
    11f0:	str	x0, [x19, #32]
    11f4:	mov	x0, #0x31                  	// #49
    11f8:	str	x0, [x19, #40]
    11fc:	mov	x0, x19
    1200:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1204:	mov	x2, x22
    1208:	mov	x1, x19
    120c:	mov	x0, x26
    1210:	bl	0 <__cxa_atexit>
    1214:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1218:	add	x0, x0, #0x0
    121c:	str	x0, [sp, #2576]
    1220:	mov	x0, #0x33                  	// #51
    1224:	str	x0, [sp, #2584]
    1228:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    122c:	add	x0, x0, #0x0
    1230:	str	x0, [sp, #2592]
    1234:	mov	x0, #0x8                   	// #8
    1238:	str	x0, [sp, #2600]
    123c:	ldr	x1, [sp, #112]
    1240:	str	x1, [sp, #2608]
    1244:	add	x0, x20, #0xa40
    1248:	strh	wzr, [x0, #8]
    124c:	ldrb	w1, [x0, #10]
    1250:	and	w1, w1, #0xffffff80
    1254:	strb	w1, [x0, #10]
    1258:	ldrh	w1, [x0, #10]
    125c:	and	w1, w1, #0xfffffe7f
    1260:	strh	w1, [x0, #10]
    1264:	ubfx	x1, x1, #8, #32
    1268:	and	w1, w1, #0x80
    126c:	strb	w1, [x0, #11]
    1270:	strh	wzr, [x0, #12]
    1274:	strh	wzr, [x0, #14]
    1278:	str	xzr, [x0, #16]
    127c:	str	xzr, [x0, #24]
    1280:	str	xzr, [x0, #32]
    1284:	str	xzr, [x0, #40]
    1288:	str	xzr, [x0, #48]
    128c:	str	xzr, [x0, #56]
    1290:	add	x1, x20, #0xa90
    1294:	str	x1, [x0, #64]
    1298:	str	w21, [x0, #76]
    129c:	str	xzr, [x0, #88]
    12a0:	add	x1, x20, #0xac0
    12a4:	str	x1, [x0, #96]
    12a8:	mov	x19, x20
    12ac:	mov	x21, x0
    12b0:	str	x1, [x20, #2728]
    12b4:	mov	w20, #0x1                   	// #1
    12b8:	str	w20, [x0, #112]
    12bc:	str	wzr, [x0, #116]
    12c0:	str	wzr, [x0, #120]
    12c4:	ldr	x28, [sp, #104]
    12c8:	str	x28, [x0, #80]
    12cc:	str	w20, [x0, #72]
    12d0:	add	x0, x19, #0xad8
    12d4:	str	x0, [x21, #136]
    12d8:	str	xzr, [x21, #144]
    12dc:	strb	wzr, [x21, #152]
    12e0:	add	x0, x19, #0xb00
    12e4:	str	x0, [x21, #176]
    12e8:	str	xzr, [x21, #184]
    12ec:	strb	wzr, [x21, #192]
    12f0:	strb	wzr, [x21, #208]
    12f4:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    12f8:	ldr	x0, [x0]
    12fc:	add	x0, x0, #0x10
    1300:	str	x0, [x21, #168]
    1304:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1308:	ldr	x0, [x0]
    130c:	add	x0, x0, #0x10
    1310:	str	x0, [x19, #2624]
    1314:	adrp	x22, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1318:	ldr	x22, [x22]
    131c:	add	x22, x22, #0x10
    1320:	str	x22, [x21, #216]
    1324:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1328:	ldr	x0, [x0]
    132c:	str	x0, [x21, #248]
    1330:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1334:	ldr	x0, [x0]
    1338:	str	x0, [x21, #240]
    133c:	add	x4, sp, #0xa30
    1340:	add	x3, sp, #0xa20
    1344:	add	x2, sp, #0xa10
    1348:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    134c:	add	x1, x1, #0x0
    1350:	mov	x0, x21
    1354:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1358:	mov	x0, x21
    135c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1360:	adrp	x23, 0 <__dso_handle>
    1364:	add	x23, x23, #0x0
    1368:	mov	x2, x23
    136c:	mov	x1, x21
    1370:	mov	x0, x26
    1374:	bl	0 <__cxa_atexit>
    1378:	str	w20, [sp, #2620]
    137c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1380:	add	x0, x0, #0x0
    1384:	str	x0, [sp, #2624]
    1388:	mov	x0, #0x34                  	// #52
    138c:	str	x0, [sp, #2632]
    1390:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1394:	add	x0, x0, #0x0
    1398:	str	x0, [sp, #2640]
    139c:	mov	x0, #0xe                   	// #14
    13a0:	str	x0, [sp, #2648]
    13a4:	add	x21, x19, #0xb40
    13a8:	strh	wzr, [x21, #8]
    13ac:	ldrb	w0, [x21, #10]
    13b0:	bfxil	w0, w20, #0, #3
    13b4:	and	w0, w0, #0xffffff87
    13b8:	strb	w0, [x21, #10]
    13bc:	ldrh	w0, [x21, #10]
    13c0:	and	w0, w0, #0xfffffe7f
    13c4:	strh	w0, [x21, #10]
    13c8:	ubfx	x0, x0, #8, #32
    13cc:	and	w0, w0, #0x80
    13d0:	strb	w0, [x21, #11]
    13d4:	strh	wzr, [x21, #12]
    13d8:	strh	wzr, [x21, #14]
    13dc:	str	xzr, [x21, #16]
    13e0:	str	xzr, [x21, #24]
    13e4:	str	xzr, [x21, #32]
    13e8:	str	xzr, [x21, #40]
    13ec:	str	xzr, [x21, #48]
    13f0:	str	xzr, [x21, #56]
    13f4:	add	x0, x19, #0xb90
    13f8:	str	x0, [x21, #64]
    13fc:	str	w20, [x21, #76]
    1400:	str	xzr, [x21, #88]
    1404:	add	x0, x19, #0xbc0
    1408:	str	x0, [x21, #96]
    140c:	str	x0, [x21, #104]
    1410:	str	w20, [x21, #112]
    1414:	str	wzr, [x21, #116]
    1418:	str	wzr, [x21, #120]
    141c:	str	x28, [x21, #80]
    1420:	str	w20, [x21, #72]
    1424:	str	xzr, [x21, #136]
    1428:	str	xzr, [x21, #144]
    142c:	str	xzr, [x21, #152]
    1430:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1434:	ldr	x0, [x0]
    1438:	add	x0, x0, #0x10
    143c:	str	x0, [x19, #2880]
    1440:	str	xzr, [x21, #160]
    1444:	str	xzr, [x21, #168]
    1448:	str	xzr, [x21, #176]
    144c:	str	x22, [x21, #184]
    1450:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1454:	ldr	x0, [x0]
    1458:	str	x0, [x21, #216]
    145c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1460:	ldr	x0, [x0]
    1464:	str	x0, [x21, #208]
    1468:	add	x4, sp, #0xa50
    146c:	add	x3, sp, #0xa40
    1470:	add	x2, sp, #0xa3c
    1474:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1478:	add	x1, x1, #0x0
    147c:	mov	x0, x21
    1480:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1484:	mov	x0, x21
    1488:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    148c:	mov	x2, x23
    1490:	mov	x1, x21
    1494:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1498:	add	x0, x0, #0x0
    149c:	bl	0 <__cxa_atexit>
    14a0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    14a4:	add	x0, x0, #0x0
    14a8:	ldp	x14, x15, [x0]
    14ac:	ldp	x12, x13, [x0, #16]
    14b0:	ldr	x27, [x0, #32]
    14b4:	ldp	x10, x11, [x0, #40]
    14b8:	ldp	x8, x9, [x0, #56]
    14bc:	ldr	x26, [x0, #72]
    14c0:	ldp	x6, x7, [x0, #80]
    14c4:	ldp	x4, x5, [x0, #96]
    14c8:	ldr	x25, [x0, #112]
    14cc:	ldp	x2, x3, [x0, #120]
    14d0:	stp	x2, x3, [sp, #112]
    14d4:	ldp	x16, x17, [x0, #136]
    14d8:	ldr	x24, [x0, #152]
    14dc:	ldp	x22, x23, [x0, #160]
    14e0:	ldp	x2, x3, [x0, #176]
    14e4:	ldr	x21, [x0, #192]
    14e8:	add	x18, x0, #0xc8
    14ec:	ldp	x0, x1, [x0, #200]
    14f0:	stp	x0, x1, [sp, #128]
    14f4:	ldp	x0, x1, [x18, #16]
    14f8:	ldr	x18, [x18, #32]
    14fc:	stp	x14, x15, [sp, #384]
    1500:	stp	x12, x13, [sp, #400]
    1504:	str	x27, [sp, #416]
    1508:	stp	x10, x11, [sp, #336]
    150c:	stp	x8, x9, [sp, #352]
    1510:	str	x26, [sp, #368]
    1514:	stp	x6, x7, [sp, #288]
    1518:	stp	x4, x5, [sp, #304]
    151c:	str	x25, [sp, #320]
    1520:	ldp	x4, x5, [sp, #112]
    1524:	stp	x4, x5, [sp, #240]
    1528:	stp	x16, x17, [sp, #256]
    152c:	str	x24, [sp, #272]
    1530:	stp	x22, x23, [sp, #192]
    1534:	stp	x2, x3, [sp, #208]
    1538:	str	x21, [sp, #224]
    153c:	ldp	x2, x3, [sp, #128]
    1540:	stp	x2, x3, [sp, #144]
    1544:	stp	x0, x1, [sp, #160]
    1548:	str	x18, [sp, #176]
    154c:	add	x22, sp, #0x8a0
    1550:	mov	x8, x22
    1554:	add	x5, sp, #0x90
    1558:	add	x4, sp, #0xc0
    155c:	add	x3, sp, #0xf0
    1560:	add	x2, sp, #0x120
    1564:	add	x1, sp, #0x150
    1568:	add	x0, sp, #0x180
    156c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1570:	add	x21, x19, #0x580
    1574:	strh	wzr, [x21, #8]
    1578:	ldrb	w0, [x21, #10]
    157c:	and	w0, w0, #0xffffff80
    1580:	strb	w0, [x21, #10]
    1584:	ldrh	w0, [x21, #10]
    1588:	and	w0, w0, #0xfffffe7f
    158c:	strh	w0, [x21, #10]
    1590:	ubfx	x0, x0, #8, #32
    1594:	and	w0, w0, #0x80
    1598:	strb	w0, [x21, #11]
    159c:	strh	wzr, [x21, #12]
    15a0:	strh	wzr, [x21, #14]
    15a4:	str	xzr, [x21, #16]
    15a8:	str	xzr, [x21, #24]
    15ac:	str	xzr, [x21, #32]
    15b0:	str	xzr, [x21, #40]
    15b4:	str	xzr, [x21, #48]
    15b8:	str	xzr, [x21, #56]
    15bc:	add	x0, x19, #0x5d0
    15c0:	str	x0, [x21, #64]
    15c4:	str	w20, [x21, #76]
    15c8:	str	xzr, [x21, #88]
    15cc:	add	x0, x19, #0x600
    15d0:	str	x0, [x21, #96]
    15d4:	str	x0, [x21, #104]
    15d8:	str	w20, [x21, #112]
    15dc:	str	wzr, [x21, #116]
    15e0:	str	wzr, [x21, #120]
    15e4:	str	x28, [x21, #80]
    15e8:	str	w20, [x21, #72]
    15ec:	str	wzr, [x21, #136]
    15f0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    15f4:	ldr	x0, [x0]
    15f8:	add	x0, x0, #0x10
    15fc:	str	x0, [x21, #144]
    1600:	strb	w20, [x21, #156]
    1604:	str	wzr, [x21, #152]
    1608:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    160c:	ldr	x0, [x0]
    1610:	add	x0, x0, #0x10
    1614:	str	x0, [x19, #1408]
    1618:	str	x21, [x21, #168]
    161c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1620:	ldr	x0, [x0]
    1624:	add	x0, x0, #0x10
    1628:	str	x0, [x21, #160]
    162c:	add	x19, x19, #0x640
    1630:	str	x19, [x21, #176]
    1634:	str	wzr, [x21, #184]
    1638:	mov	w0, #0x8                   	// #8
    163c:	str	w0, [x21, #188]
    1640:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1644:	ldr	x0, [x0]
    1648:	str	x0, [x21, #600]
    164c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1650:	ldr	x0, [x0]
    1654:	str	x0, [x21, #592]
    1658:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    165c:	add	x1, x1, #0x0
    1660:	mov	x2, #0x10                  	// #16
    1664:	mov	x0, x21
    1668:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    166c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1670:	add	x0, x0, #0x0
    1674:	str	x0, [x21, #32]
    1678:	mov	x0, #0x17                  	// #23
    167c:	str	x0, [x21, #40]
    1680:	mov	x1, x22
    1684:	mov	x0, x21
    1688:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    168c:	mov	x0, x21
    1690:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1694:	ldr	x0, [sp, #2208]
    1698:	add	x22, x22, #0x10
    169c:	cmp	x0, x22
    16a0:	b.eq	16a8 <_Z41__static_initialization_and_destruction_0ii+0xf64>  // b.none
    16a4:	bl	0 <free>
    16a8:	adrp	x2, 0 <__dso_handle>
    16ac:	add	x2, x2, #0x0
    16b0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    16b4:	add	x1, x1, #0x0
    16b8:	add	x1, x1, #0x580
    16bc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    16c0:	add	x0, x0, #0x0
    16c4:	bl	0 <__cxa_atexit>
    16c8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    16cc:	add	x0, x0, #0x0
    16d0:	str	x0, [sp, #2656]
    16d4:	mov	x0, #0x16                  	// #22
    16d8:	str	x0, [sp, #2664]
    16dc:	str	wzr, [sp, #2684]
    16e0:	add	x0, sp, #0xa7c
    16e4:	str	x0, [sp, #2672]
    16e8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    16ec:	add	x0, x0, #0x0
    16f0:	ldp	x8, x9, [x0, #240]
    16f4:	ldp	x6, x7, [x0, #256]
    16f8:	ldr	x1, [x0, #272]
    16fc:	add	x0, x0, #0x118
    1700:	ldp	x4, x5, [x0]
    1704:	ldp	x2, x3, [x0, #16]
    1708:	ldr	x0, [x0, #32]
    170c:	stp	x8, x9, [sp, #144]
    1710:	stp	x6, x7, [sp, #160]
    1714:	str	x1, [sp, #176]
    1718:	stp	x4, x5, [sp, #192]
    171c:	stp	x2, x3, [sp, #208]
    1720:	str	x0, [sp, #224]
    1724:	add	x21, sp, #0x8a0
    1728:	mov	x8, x21
    172c:	add	x1, sp, #0xc0
    1730:	add	x0, sp, #0x90
    1734:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1738:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    173c:	add	x20, x20, #0x0
    1740:	add	x19, x20, #0xf60
    1744:	mov	w2, #0x0                   	// #0
    1748:	mov	w1, #0x0                   	// #0
    174c:	mov	x0, x19
    1750:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1754:	str	wzr, [x20, #4072]
    1758:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    175c:	ldr	x0, [x0]
    1760:	add	x0, x0, #0x10
    1764:	str	x0, [x20, #4080]
    1768:	mov	w0, #0x1                   	// #1
    176c:	strb	w0, [x20, #4092]
    1770:	str	wzr, [x20, #4088]
    1774:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1778:	ldr	x0, [x0]
    177c:	add	x0, x0, #0x10
    1780:	str	x0, [x20, #3936]
    1784:	str	x19, [x20, #4104]
    1788:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    178c:	ldr	x0, [x0]
    1790:	add	x0, x0, #0x10
    1794:	str	x0, [x20, #4096]
    1798:	add	x0, x19, #0xc0
    179c:	str	x0, [x20, #4112]
    17a0:	str	wzr, [x20, #4120]
    17a4:	mov	w0, #0x8                   	// #8
    17a8:	str	w0, [x20, #4124]
    17ac:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    17b0:	ldr	x0, [x0]
    17b4:	str	x0, [x20, #4536]
    17b8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    17bc:	ldr	x0, [x0]
    17c0:	str	x0, [x20, #4528]
    17c4:	mov	x4, x21
    17c8:	add	x3, sp, #0xa70
    17cc:	add	x2, sp, #0xa60
    17d0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    17d4:	add	x1, x1, #0x0
    17d8:	mov	x0, x19
    17dc:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    17e0:	mov	x0, x19
    17e4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    17e8:	ldr	x0, [sp, #2208]
    17ec:	add	x21, x21, #0x10
    17f0:	cmp	x0, x21
    17f4:	b.eq	17fc <_Z41__static_initialization_and_destruction_0ii+0x10b8>  // b.none
    17f8:	bl	0 <free>
    17fc:	adrp	x2, 0 <__dso_handle>
    1800:	add	x2, x2, #0x0
    1804:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1808:	add	x1, x1, #0x0
    180c:	add	x1, x1, #0xf60
    1810:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1814:	add	x0, x0, #0x0
    1818:	bl	0 <__cxa_atexit>
    181c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1820:	add	x0, x0, #0x0
    1824:	str	x0, [sp, #2688]
    1828:	mov	x0, #0x11                  	// #17
    182c:	str	x0, [sp, #2696]
    1830:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1834:	add	x0, x0, #0x0
    1838:	ldp	x18, x19, [x0, #320]
    183c:	ldp	x16, x17, [x0, #336]
    1840:	ldr	x23, [x0, #352]
    1844:	add	x1, x0, #0x168
    1848:	ldp	x14, x15, [x1]
    184c:	ldp	x12, x13, [x1, #16]
    1850:	ldr	x24, [x0, #392]
    1854:	ldp	x10, x11, [x0, #400]
    1858:	ldp	x8, x9, [x0, #416]
    185c:	ldr	x22, [x0, #432]
    1860:	add	x1, x0, #0x1b8
    1864:	ldp	x6, x7, [x1]
    1868:	ldp	x4, x5, [x1, #16]
    186c:	ldr	x21, [x0, #472]
    1870:	add	x20, x0, #0x1e0
    1874:	ldp	x2, x3, [x0, #480]
    1878:	ldp	x0, x1, [x0, #496]
    187c:	ldr	x20, [x20, #32]
    1880:	add	x25, sp, #0x830
    1884:	stp	x18, x19, [x25, #112]
    1888:	stp	x16, x17, [x25, #128]
    188c:	str	x23, [sp, #2240]
    1890:	stp	x14, x15, [x25, #152]
    1894:	stp	x12, x13, [x25, #168]
    1898:	str	x24, [sp, #2280]
    189c:	stp	x10, x11, [x25, #192]
    18a0:	stp	x8, x9, [x25, #208]
    18a4:	str	x22, [sp, #2320]
    18a8:	stp	x6, x7, [x25, #232]
    18ac:	stp	x4, x5, [x25, #248]
    18b0:	str	x21, [sp, #2360]
    18b4:	add	x4, sp, #0xa30
    18b8:	stp	x2, x3, [x4, #-240]
    18bc:	stp	x0, x1, [x4, #-224]
    18c0:	str	x20, [sp, #2400]
    18c4:	add	x0, sp, #0x7f0
    18c8:	add	x1, x0, #0x10
    18cc:	str	x1, [sp, #2032]
    18d0:	str	wzr, [sp, #2040]
    18d4:	mov	w2, #0x4                   	// #4
    18d8:	str	w2, [sp, #2044]
    18dc:	mov	x3, #0x28                  	// #40
    18e0:	mov	x2, #0x5                   	// #5
    18e4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    18e8:	ldr	w4, [sp, #2040]
    18ec:	mov	x2, #0xc8                  	// #200
    18f0:	add	x1, sp, #0x8a0
    18f4:	mov	x0, #0x28                  	// #40
    18f8:	ldr	x3, [sp, #2032]
    18fc:	madd	x0, x4, x0, x3
    1900:	bl	0 <memcpy>
    1904:	ldr	w0, [sp, #2040]
    1908:	mov	w1, w0
    190c:	add	x1, x1, #0x5
    1910:	ldr	w2, [sp, #2044]
    1914:	cmp	x1, x2
    1918:	b.hi	3870 <_Z41__static_initialization_and_destruction_0ii+0x312c>  // b.pmore
    191c:	add	w0, w0, #0x5
    1920:	str	w0, [sp, #2040]
    1924:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1928:	add	x0, x0, #0x0
    192c:	add	x19, x0, #0x7e0
    1930:	strh	wzr, [x19, #8]
    1934:	ldrb	w1, [x19, #10]
    1938:	and	w1, w1, #0xffffff80
    193c:	strb	w1, [x19, #10]
    1940:	ldrh	w1, [x19, #10]
    1944:	and	w1, w1, #0xfffffe7f
    1948:	strh	w1, [x19, #10]
    194c:	ubfx	x1, x1, #8, #32
    1950:	and	w1, w1, #0x80
    1954:	strb	w1, [x19, #11]
    1958:	strh	wzr, [x19, #12]
    195c:	strh	wzr, [x19, #14]
    1960:	str	xzr, [x19, #16]
    1964:	str	xzr, [x19, #24]
    1968:	str	xzr, [x19, #32]
    196c:	str	xzr, [x19, #40]
    1970:	str	xzr, [x19, #48]
    1974:	str	xzr, [x19, #56]
    1978:	add	x1, x0, #0x830
    197c:	str	x1, [x19, #64]
    1980:	mov	w2, #0x1                   	// #1
    1984:	str	w2, [x19, #76]
    1988:	str	xzr, [x19, #88]
    198c:	add	x1, x0, #0x860
    1990:	str	x1, [x19, #96]
    1994:	str	x1, [x19, #104]
    1998:	str	w2, [x19, #112]
    199c:	str	wzr, [x19, #116]
    19a0:	str	wzr, [x19, #120]
    19a4:	ldr	x1, [sp, #104]
    19a8:	str	x1, [x19, #80]
    19ac:	str	w2, [x19, #72]
    19b0:	str	wzr, [x19, #136]
    19b4:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    19b8:	ldr	x1, [x1]
    19bc:	add	x1, x1, #0x10
    19c0:	str	x1, [x19, #144]
    19c4:	strb	w2, [x19, #156]
    19c8:	str	wzr, [x19, #152]
    19cc:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    19d0:	ldr	x1, [x1]
    19d4:	add	x1, x1, #0x10
    19d8:	str	x1, [x0, #2016]
    19dc:	str	x19, [x19, #168]
    19e0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    19e4:	ldr	x1, [x1]
    19e8:	add	x1, x1, #0x10
    19ec:	str	x1, [x19, #160]
    19f0:	add	x0, x0, #0x8a0
    19f4:	str	x0, [x19, #176]
    19f8:	str	wzr, [x19, #184]
    19fc:	mov	w0, #0x8                   	// #8
    1a00:	str	w0, [x19, #188]
    1a04:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1a08:	ldr	x0, [x0]
    1a0c:	str	x0, [x19, #600]
    1a10:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1a14:	ldr	x0, [x0]
    1a18:	str	x0, [x19, #592]
    1a1c:	add	x20, sp, #0x7f0
    1a20:	mov	x3, x20
    1a24:	add	x2, sp, #0xa80
    1a28:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1a2c:	add	x1, x1, #0x0
    1a30:	mov	x0, x19
    1a34:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1a38:	mov	x0, x19
    1a3c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1a40:	ldr	x0, [sp, #2032]
    1a44:	add	x20, x20, #0x10
    1a48:	cmp	x0, x20
    1a4c:	b.eq	1a54 <_Z41__static_initialization_and_destruction_0ii+0x1310>  // b.none
    1a50:	bl	0 <free>
    1a54:	adrp	x2, 0 <__dso_handle>
    1a58:	add	x2, x2, #0x0
    1a5c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1a60:	add	x1, x1, #0x0
    1a64:	add	x1, x1, #0x7e0
    1a68:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1a6c:	add	x0, x0, #0x0
    1a70:	bl	0 <__cxa_atexit>
    1a74:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1a78:	add	x0, x0, #0x0
    1a7c:	str	x0, [sp, #2704]
    1a80:	mov	x0, #0xf                   	// #15
    1a84:	str	x0, [sp, #2712]
    1a88:	str	wzr, [sp, #2732]
    1a8c:	add	x0, sp, #0xaac
    1a90:	str	x0, [sp, #2720]
    1a94:	adrp	x22, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1a98:	add	x22, x22, #0x0
    1a9c:	add	x0, x22, #0x208
    1aa0:	ldp	x16, x17, [x0]
    1aa4:	ldp	x14, x15, [x0, #16]
    1aa8:	ldr	x27, [x22, #552]
    1aac:	add	x0, x22, #0x230
    1ab0:	ldp	x12, x13, [x0]
    1ab4:	ldp	x10, x11, [x0, #16]
    1ab8:	ldr	x26, [x22, #592]
    1abc:	add	x0, x22, #0x258
    1ac0:	ldp	x8, x9, [x0]
    1ac4:	ldp	x6, x7, [x0, #16]
    1ac8:	ldr	x25, [x22, #632]
    1acc:	add	x0, x22, #0x280
    1ad0:	ldp	x4, x5, [x0]
    1ad4:	ldp	x2, x3, [x0, #16]
    1ad8:	ldr	x24, [x22, #672]
    1adc:	add	x20, x22, #0x2a8
    1ae0:	ldp	x0, x1, [x20]
    1ae4:	stp	x0, x1, [sp, #112]
    1ae8:	ldp	x18, x19, [x20, #16]
    1aec:	ldr	x23, [x22, #712]
    1af0:	add	x22, x22, #0x2d0
    1af4:	ldp	x20, x21, [x22]
    1af8:	ldp	x0, x1, [x22, #16]
    1afc:	ldr	x22, [x22, #32]
    1b00:	stp	x16, x17, [sp, #144]
    1b04:	stp	x14, x15, [sp, #160]
    1b08:	str	x27, [sp, #176]
    1b0c:	stp	x12, x13, [sp, #192]
    1b10:	stp	x10, x11, [sp, #208]
    1b14:	str	x26, [sp, #224]
    1b18:	stp	x8, x9, [sp, #240]
    1b1c:	stp	x6, x7, [sp, #256]
    1b20:	str	x25, [sp, #272]
    1b24:	stp	x4, x5, [sp, #288]
    1b28:	stp	x2, x3, [sp, #304]
    1b2c:	str	x24, [sp, #320]
    1b30:	ldp	x2, x3, [sp, #112]
    1b34:	stp	x2, x3, [sp, #336]
    1b38:	stp	x18, x19, [sp, #352]
    1b3c:	str	x23, [sp, #368]
    1b40:	stp	x20, x21, [sp, #384]
    1b44:	stp	x0, x1, [sp, #400]
    1b48:	str	x22, [sp, #416]
    1b4c:	add	x20, sp, #0x8a0
    1b50:	mov	x8, x20
    1b54:	add	x5, sp, #0x180
    1b58:	add	x4, sp, #0x150
    1b5c:	add	x3, sp, #0x120
    1b60:	add	x2, sp, #0xf0
    1b64:	add	x1, sp, #0xc0
    1b68:	add	x0, sp, #0x90
    1b6c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1b70:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1b74:	add	x0, x0, #0x0
    1b78:	add	x19, x0, #0x368
    1b7c:	strh	wzr, [x19, #8]
    1b80:	ldrb	w1, [x19, #10]
    1b84:	and	w1, w1, #0xffffff80
    1b88:	strb	w1, [x19, #10]
    1b8c:	ldrh	w1, [x19, #10]
    1b90:	and	w1, w1, #0xfffffe7f
    1b94:	strh	w1, [x19, #10]
    1b98:	ubfx	x1, x1, #8, #32
    1b9c:	and	w1, w1, #0x80
    1ba0:	strb	w1, [x19, #11]
    1ba4:	strh	wzr, [x19, #12]
    1ba8:	strh	wzr, [x19, #14]
    1bac:	str	xzr, [x19, #16]
    1bb0:	str	xzr, [x19, #24]
    1bb4:	str	xzr, [x19, #32]
    1bb8:	str	xzr, [x19, #40]
    1bbc:	str	xzr, [x19, #48]
    1bc0:	str	xzr, [x19, #56]
    1bc4:	add	x1, x0, #0x3b8
    1bc8:	str	x1, [x19, #64]
    1bcc:	mov	w2, #0x1                   	// #1
    1bd0:	str	w2, [x19, #76]
    1bd4:	str	xzr, [x19, #88]
    1bd8:	add	x1, x0, #0x3e8
    1bdc:	str	x1, [x19, #96]
    1be0:	str	x1, [x19, #104]
    1be4:	str	w2, [x19, #112]
    1be8:	str	wzr, [x19, #116]
    1bec:	str	wzr, [x19, #120]
    1bf0:	ldr	x1, [sp, #104]
    1bf4:	str	x1, [x19, #80]
    1bf8:	str	w2, [x19, #72]
    1bfc:	str	wzr, [x19, #136]
    1c00:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1c04:	ldr	x1, [x1]
    1c08:	add	x1, x1, #0x10
    1c0c:	str	x1, [x19, #144]
    1c10:	strb	w2, [x19, #156]
    1c14:	str	wzr, [x19, #152]
    1c18:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1c1c:	ldr	x1, [x1]
    1c20:	add	x1, x1, #0x10
    1c24:	str	x1, [x0, #872]
    1c28:	str	x19, [x19, #168]
    1c2c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1c30:	ldr	x1, [x1]
    1c34:	add	x1, x1, #0x10
    1c38:	str	x1, [x19, #160]
    1c3c:	add	x0, x0, #0x428
    1c40:	str	x0, [x19, #176]
    1c44:	str	wzr, [x19, #184]
    1c48:	mov	w0, #0x8                   	// #8
    1c4c:	str	w0, [x19, #188]
    1c50:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1c54:	ldr	x0, [x0]
    1c58:	str	x0, [x19, #600]
    1c5c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1c60:	ldr	x0, [x0]
    1c64:	str	x0, [x19, #592]
    1c68:	mov	x4, x20
    1c6c:	add	x3, sp, #0xaa0
    1c70:	add	x2, sp, #0xa90
    1c74:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1c78:	add	x1, x1, #0x0
    1c7c:	mov	x0, x19
    1c80:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1c84:	mov	x0, x19
    1c88:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c8c:	ldr	x0, [sp, #2208]
    1c90:	add	x20, x20, #0x10
    1c94:	cmp	x0, x20
    1c98:	b.eq	1ca0 <_Z41__static_initialization_and_destruction_0ii+0x155c>  // b.none
    1c9c:	bl	0 <free>
    1ca0:	adrp	x2, 0 <__dso_handle>
    1ca4:	add	x2, x2, #0x0
    1ca8:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1cac:	add	x1, x1, #0x0
    1cb0:	add	x1, x1, #0x368
    1cb4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1cb8:	add	x0, x0, #0x0
    1cbc:	bl	0 <__cxa_atexit>
    1cc0:	str	wzr, [sp, #2748]
    1cc4:	add	x0, sp, #0xabc
    1cc8:	str	x0, [sp, #2736]
    1ccc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1cd0:	add	x0, x0, #0x0
    1cd4:	str	x0, [sp, #2752]
    1cd8:	mov	x0, #0x40                  	// #64
    1cdc:	str	x0, [sp, #2760]
    1ce0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1ce4:	add	x0, x0, #0x0
    1ce8:	add	x1, x0, #0x2f8
    1cec:	ldp	x10, x11, [x1]
    1cf0:	ldp	x8, x9, [x1, #16]
    1cf4:	ldr	x14, [x0, #792]
    1cf8:	add	x1, x0, #0x320
    1cfc:	ldp	x12, x13, [x1]
    1d00:	ldp	x6, x7, [x1, #16]
    1d04:	ldr	x1, [x0, #832]
    1d08:	add	x0, x0, #0x348
    1d0c:	ldp	x4, x5, [x0]
    1d10:	ldp	x2, x3, [x0, #16]
    1d14:	ldr	x0, [x0, #32]
    1d18:	stp	x10, x11, [sp, #144]
    1d1c:	stp	x8, x9, [sp, #160]
    1d20:	str	x14, [sp, #176]
    1d24:	stp	x12, x13, [sp, #192]
    1d28:	stp	x6, x7, [sp, #208]
    1d2c:	str	x1, [sp, #224]
    1d30:	stp	x4, x5, [sp, #240]
    1d34:	stp	x2, x3, [sp, #256]
    1d38:	str	x0, [sp, #272]
    1d3c:	add	x21, sp, #0x8a0
    1d40:	mov	x8, x21
    1d44:	add	x2, sp, #0xf0
    1d48:	add	x1, sp, #0xc0
    1d4c:	add	x0, sp, #0x90
    1d50:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1d54:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1d58:	add	x20, x20, #0x0
    1d5c:	add	x19, x20, #0xdb0
    1d60:	mov	w2, #0x0                   	// #0
    1d64:	mov	w1, #0x0                   	// #0
    1d68:	mov	x0, x19
    1d6c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1d70:	str	wzr, [x20, #3640]
    1d74:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1d78:	ldr	x0, [x0]
    1d7c:	add	x0, x0, #0x10
    1d80:	str	x0, [x20, #3648]
    1d84:	mov	w0, #0x1                   	// #1
    1d88:	strb	w0, [x20, #3660]
    1d8c:	str	wzr, [x20, #3656]
    1d90:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1d94:	ldr	x0, [x0]
    1d98:	add	x0, x0, #0x10
    1d9c:	str	x0, [x20, #3504]
    1da0:	str	x19, [x19, #168]
    1da4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1da8:	ldr	x0, [x0]
    1dac:	add	x0, x0, #0x10
    1db0:	str	x0, [x19, #160]
    1db4:	add	x0, x20, #0xe70
    1db8:	str	x0, [x19, #176]
    1dbc:	str	wzr, [x19, #184]
    1dc0:	mov	w0, #0x8                   	// #8
    1dc4:	str	w0, [x19, #188]
    1dc8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1dcc:	ldr	x0, [x0]
    1dd0:	str	x0, [x20, #4104]
    1dd4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1dd8:	ldr	x0, [x0]
    1ddc:	str	x0, [x19, #592]
    1de0:	mov	x4, x21
    1de4:	add	x3, sp, #0xac0
    1de8:	add	x2, sp, #0xab0
    1dec:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1df0:	add	x1, x1, #0x0
    1df4:	mov	x0, x19
    1df8:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1dfc:	mov	x0, x19
    1e00:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1e04:	ldr	x0, [sp, #2208]
    1e08:	add	x21, x21, #0x10
    1e0c:	cmp	x0, x21
    1e10:	b.eq	1e18 <_Z41__static_initialization_and_destruction_0ii+0x16d4>  // b.none
    1e14:	bl	0 <free>
    1e18:	adrp	x2, 0 <__dso_handle>
    1e1c:	add	x2, x2, #0x0
    1e20:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1e24:	add	x1, x1, #0x0
    1e28:	add	x1, x1, #0xdb0
    1e2c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1e30:	add	x0, x0, #0x0
    1e34:	bl	0 <__cxa_atexit>
    1e38:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1e3c:	add	x0, x0, #0x0
    1e40:	str	x0, [sp, #2768]
    1e44:	mov	x0, #0x2e                  	// #46
    1e48:	str	x0, [sp, #2776]
    1e4c:	mov	w0, #0x2                   	// #2
    1e50:	str	w0, [sp, #2796]
    1e54:	add	x0, sp, #0xaec
    1e58:	str	x0, [sp, #2784]
    1e5c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1e60:	add	x0, x0, #0x0
    1e64:	add	x1, x0, #0x370
    1e68:	ldp	x10, x11, [x1]
    1e6c:	ldp	x8, x9, [x1, #16]
    1e70:	ldr	x14, [x0, #912]
    1e74:	add	x1, x0, #0x398
    1e78:	ldp	x12, x13, [x1]
    1e7c:	ldp	x6, x7, [x1, #16]
    1e80:	ldr	x1, [x0, #952]
    1e84:	add	x0, x0, #0x3c0
    1e88:	ldp	x4, x5, [x0]
    1e8c:	ldp	x2, x3, [x0, #16]
    1e90:	ldr	x0, [x0, #32]
    1e94:	stp	x10, x11, [sp, #144]
    1e98:	stp	x8, x9, [sp, #160]
    1e9c:	str	x14, [sp, #176]
    1ea0:	stp	x12, x13, [sp, #192]
    1ea4:	stp	x6, x7, [sp, #208]
    1ea8:	str	x1, [sp, #224]
    1eac:	stp	x4, x5, [sp, #240]
    1eb0:	stp	x2, x3, [sp, #256]
    1eb4:	str	x0, [sp, #272]
    1eb8:	add	x21, sp, #0x8a0
    1ebc:	mov	x8, x21
    1ec0:	add	x2, sp, #0xf0
    1ec4:	add	x1, sp, #0xc0
    1ec8:	add	x0, sp, #0x90
    1ecc:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1ed0:	adrp	x19, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1ed4:	add	x19, x19, #0x0
    1ed8:	sub	x20, x19, #0xf0
    1edc:	mov	w2, #0x0                   	// #0
    1ee0:	mov	w1, #0x0                   	// #0
    1ee4:	mov	x0, x20
    1ee8:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1eec:	stur	wzr, [x19, #-104]
    1ef0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1ef4:	ldr	x0, [x0]
    1ef8:	add	x0, x0, #0x10
    1efc:	stur	x0, [x19, #-96]
    1f00:	mov	w0, #0x1                   	// #1
    1f04:	sturb	w0, [x19, #-84]
    1f08:	stur	wzr, [x19, #-88]
    1f0c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1f10:	ldr	x0, [x0]
    1f14:	add	x0, x0, #0x10
    1f18:	stur	x0, [x19, #-240]
    1f1c:	stur	x20, [x19, #-72]
    1f20:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1f24:	ldr	x0, [x0]
    1f28:	add	x0, x0, #0x10
    1f2c:	stur	x0, [x19, #-80]
    1f30:	add	x0, x20, #0xc0
    1f34:	stur	x0, [x19, #-64]
    1f38:	stur	wzr, [x19, #-56]
    1f3c:	mov	w0, #0x8                   	// #8
    1f40:	stur	w0, [x19, #-52]
    1f44:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1f48:	ldr	x0, [x0]
    1f4c:	str	x0, [x19, #360]
    1f50:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1f54:	ldr	x0, [x0]
    1f58:	str	x0, [x19, #352]
    1f5c:	mov	x4, x21
    1f60:	add	x3, sp, #0xae0
    1f64:	add	x2, sp, #0xad0
    1f68:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1f6c:	add	x1, x1, #0x0
    1f70:	mov	x0, x20
    1f74:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1f78:	mov	x0, x20
    1f7c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1f80:	ldr	x0, [sp, #2208]
    1f84:	add	x21, x21, #0x10
    1f88:	cmp	x0, x21
    1f8c:	b.eq	1f94 <_Z41__static_initialization_and_destruction_0ii+0x1850>  // b.none
    1f90:	bl	0 <free>
    1f94:	adrp	x22, 0 <__dso_handle>
    1f98:	add	x22, x22, #0x0
    1f9c:	mov	x2, x22
    1fa0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1fa4:	add	x1, x1, #0x0
    1fa8:	sub	x1, x1, #0xf0
    1fac:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1fb0:	add	x0, x0, #0x0
    1fb4:	bl	0 <__cxa_atexit>
    1fb8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1fbc:	add	x0, x0, #0x0
    1fc0:	str	x0, [sp, #2800]
    1fc4:	mov	x0, #0x33                  	// #51
    1fc8:	str	x0, [sp, #2808]
    1fcc:	strb	wzr, [sp, #2831]
    1fd0:	add	x0, sp, #0xb0f
    1fd4:	str	x0, [sp, #2816]
    1fd8:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1fdc:	add	x20, x20, #0x0
    1fe0:	add	x19, x20, #0x260
    1fe4:	add	x3, sp, #0xb00
    1fe8:	add	x2, sp, #0xaf0
    1fec:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1ff0:	add	x1, x1, #0x0
    1ff4:	mov	x0, x19
    1ff8:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    1ffc:	adrp	x23, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2000:	add	x23, x23, #0x0
    2004:	mov	x2, x22
    2008:	mov	x1, x19
    200c:	mov	x0, x23
    2010:	bl	0 <__cxa_atexit>
    2014:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2018:	add	x0, x0, #0x0
    201c:	str	x0, [sp, #2832]
    2020:	mov	x0, #0x32                  	// #50
    2024:	str	x0, [sp, #2840]
    2028:	strb	wzr, [sp, #2863]
    202c:	add	x0, sp, #0xb2f
    2030:	str	x0, [sp, #2848]
    2034:	add	x19, x20, #0x328
    2038:	add	x3, sp, #0xb20
    203c:	add	x2, sp, #0xb10
    2040:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2044:	add	x1, x1, #0x0
    2048:	mov	x0, x19
    204c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2050:	mov	x2, x22
    2054:	mov	x1, x19
    2058:	mov	x0, x23
    205c:	bl	0 <__cxa_atexit>
    2060:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2064:	add	x0, x0, #0x0
    2068:	str	x0, [sp, #2864]
    206c:	mov	x0, #0x30                  	// #48
    2070:	str	x0, [sp, #2872]
    2074:	strb	wzr, [sp, #2895]
    2078:	add	x0, sp, #0xb4f
    207c:	str	x0, [sp, #2880]
    2080:	add	x19, x20, #0x3f0
    2084:	add	x3, sp, #0xb40
    2088:	add	x2, sp, #0xb30
    208c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2090:	add	x1, x1, #0x0
    2094:	mov	x0, x19
    2098:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    209c:	mov	x2, x22
    20a0:	mov	x1, x19
    20a4:	mov	x0, x23
    20a8:	bl	0 <__cxa_atexit>
    20ac:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    20b0:	add	x0, x0, #0x0
    20b4:	str	x0, [sp, #2896]
    20b8:	mov	x0, #0x47                  	// #71
    20bc:	str	x0, [sp, #2904]
    20c0:	strb	wzr, [sp, #2927]
    20c4:	add	x0, sp, #0xb6f
    20c8:	str	x0, [sp, #2912]
    20cc:	add	x19, x20, #0x4b8
    20d0:	strh	wzr, [x19, #8]
    20d4:	ldrb	w0, [x19, #10]
    20d8:	and	w0, w0, #0xffffff80
    20dc:	strb	w0, [x19, #10]
    20e0:	ldrh	w0, [x19, #10]
    20e4:	and	w0, w0, #0xfffffe7f
    20e8:	strh	w0, [x19, #10]
    20ec:	ubfx	x0, x0, #8, #32
    20f0:	and	w0, w0, #0x80
    20f4:	strb	w0, [x19, #11]
    20f8:	strh	wzr, [x19, #12]
    20fc:	strh	wzr, [x19, #14]
    2100:	str	xzr, [x19, #16]
    2104:	str	xzr, [x19, #24]
    2108:	str	xzr, [x19, #32]
    210c:	str	xzr, [x19, #40]
    2110:	str	xzr, [x19, #48]
    2114:	str	xzr, [x19, #56]
    2118:	add	x0, x20, #0x508
    211c:	str	x0, [x19, #64]
    2120:	mov	w21, #0x1                   	// #1
    2124:	str	w21, [x19, #76]
    2128:	str	xzr, [x19, #88]
    212c:	add	x0, x20, #0x538
    2130:	str	x0, [x19, #96]
    2134:	str	x0, [x19, #104]
    2138:	str	w21, [x19, #112]
    213c:	str	wzr, [x19, #116]
    2140:	str	wzr, [x19, #120]
    2144:	ldr	x0, [sp, #104]
    2148:	str	x0, [x19, #80]
    214c:	str	w21, [x19, #72]
    2150:	strb	wzr, [x19, #136]
    2154:	adrp	x26, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2158:	ldr	x26, [x26]
    215c:	add	x26, x26, #0x10
    2160:	str	x26, [x19, #144]
    2164:	strb	w21, [x19, #153]
    2168:	strb	wzr, [x19, #152]
    216c:	adrp	x25, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    2170:	ldr	x25, [x25]
    2174:	add	x25, x25, #0x10
    2178:	str	x25, [x20, #1208]
    217c:	adrp	x24, 0 <_ZTVN4llvm2cl6parserIbEE>
    2180:	ldr	x24, [x24]
    2184:	add	x24, x24, #0x10
    2188:	str	x24, [x19, #160]
    218c:	adrp	x28, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2190:	ldr	x28, [x28]
    2194:	str	x28, [x19, #192]
    2198:	adrp	x27, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    219c:	ldr	x27, [x27]
    21a0:	str	x27, [x19, #184]
    21a4:	add	x3, sp, #0xb60
    21a8:	add	x2, sp, #0xb50
    21ac:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    21b0:	add	x1, x1, #0x0
    21b4:	mov	x0, x19
    21b8:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    21bc:	mov	x0, x19
    21c0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    21c4:	mov	x2, x22
    21c8:	mov	x1, x19
    21cc:	mov	x0, x23
    21d0:	bl	0 <__cxa_atexit>
    21d4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    21d8:	add	x0, x0, #0x0
    21dc:	str	x0, [sp, #2928]
    21e0:	mov	x0, #0x46                  	// #70
    21e4:	str	x0, [sp, #2936]
    21e8:	strb	wzr, [sp, #2959]
    21ec:	add	x0, sp, #0xb8f
    21f0:	str	x0, [sp, #2944]
    21f4:	add	x19, x20, #0x580
    21f8:	mov	w2, #0x0                   	// #0
    21fc:	mov	w1, #0x0                   	// #0
    2200:	mov	x0, x19
    2204:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2208:	strb	wzr, [x20, #1544]
    220c:	str	x26, [x20, #1552]
    2210:	strb	w21, [x20, #1561]
    2214:	strb	wzr, [x20, #1560]
    2218:	str	x25, [x20, #1408]
    221c:	str	x24, [x20, #1568]
    2220:	str	x28, [x20, #1600]
    2224:	str	x27, [x20, #1592]
    2228:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    222c:	add	x1, x1, #0x0
    2230:	mov	x2, #0x1a                  	// #26
    2234:	mov	x0, x19
    2238:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    223c:	add	x2, sp, #0xb80
    2240:	add	x1, sp, #0xb70
    2244:	mov	x0, x19
    2248:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    224c:	mov	x0, x19
    2250:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2254:	mov	x2, x22
    2258:	mov	x1, x19
    225c:	mov	x0, x23
    2260:	bl	0 <__cxa_atexit>
    2264:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2268:	add	x0, x0, #0x0
    226c:	str	x0, [sp, #2960]
    2270:	mov	x0, #0x3e                  	// #62
    2274:	str	x0, [sp, #2968]
    2278:	str	wzr, [sp, #2984]
    227c:	add	x0, sp, #0xba8
    2280:	str	x0, [sp, #2976]
    2284:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2288:	add	x0, x0, #0x0
    228c:	add	x1, x0, #0x3e8
    2290:	ldp	x8, x9, [x1]
    2294:	ldp	x6, x7, [x1, #16]
    2298:	ldr	x14, [x0, #1032]
    229c:	add	x1, x0, #0x410
    22a0:	ldp	x10, x11, [x1]
    22a4:	ldp	x4, x5, [x1, #16]
    22a8:	ldr	x1, [x0, #1072]
    22ac:	add	x0, x0, #0x438
    22b0:	ldp	x12, x13, [x0]
    22b4:	ldp	x2, x3, [x0, #16]
    22b8:	ldr	x0, [x0, #32]
    22bc:	stp	x8, x9, [sp, #144]
    22c0:	stp	x6, x7, [sp, #160]
    22c4:	str	x14, [sp, #176]
    22c8:	stp	x10, x11, [sp, #192]
    22cc:	stp	x4, x5, [sp, #208]
    22d0:	str	x1, [sp, #224]
    22d4:	stp	x12, x13, [sp, #240]
    22d8:	stp	x2, x3, [sp, #256]
    22dc:	str	x0, [sp, #272]
    22e0:	add	x22, sp, #0x8a0
    22e4:	mov	x8, x22
    22e8:	add	x2, sp, #0xf0
    22ec:	add	x1, sp, #0xc0
    22f0:	add	x0, sp, #0x90
    22f4:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    22f8:	add	x19, x20, #0x648
    22fc:	strh	wzr, [x19, #8]
    2300:	ldrb	w0, [x19, #10]
    2304:	and	w0, w0, #0xffffff80
    2308:	strb	w0, [x19, #10]
    230c:	ldrh	w0, [x19, #10]
    2310:	and	w0, w0, #0xfffffe7f
    2314:	strh	w0, [x19, #10]
    2318:	ubfx	x0, x0, #8, #32
    231c:	and	w0, w0, #0x80
    2320:	strb	w0, [x19, #11]
    2324:	strh	wzr, [x19, #12]
    2328:	strh	wzr, [x19, #14]
    232c:	str	xzr, [x19, #16]
    2330:	str	xzr, [x19, #24]
    2334:	str	xzr, [x19, #32]
    2338:	str	xzr, [x19, #40]
    233c:	str	xzr, [x19, #48]
    2340:	str	xzr, [x19, #56]
    2344:	add	x0, x20, #0x698
    2348:	str	x0, [x19, #64]
    234c:	str	w21, [x19, #76]
    2350:	str	xzr, [x19, #88]
    2354:	add	x0, x20, #0x6c8
    2358:	str	x0, [x19, #96]
    235c:	str	x0, [x19, #104]
    2360:	str	w21, [x19, #112]
    2364:	str	wzr, [x19, #116]
    2368:	str	wzr, [x19, #120]
    236c:	ldr	x0, [sp, #104]
    2370:	str	x0, [x19, #80]
    2374:	str	w21, [x19, #72]
    2378:	str	wzr, [x19, #136]
    237c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2380:	ldr	x0, [x0]
    2384:	add	x0, x0, #0x10
    2388:	str	x0, [x19, #144]
    238c:	strb	w21, [x19, #156]
    2390:	str	wzr, [x19, #152]
    2394:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2398:	ldr	x0, [x0]
    239c:	add	x0, x0, #0x10
    23a0:	str	x0, [x20, #1608]
    23a4:	str	x19, [x19, #168]
    23a8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    23ac:	ldr	x0, [x0]
    23b0:	add	x0, x0, #0x10
    23b4:	str	x0, [x19, #160]
    23b8:	add	x20, x20, #0x708
    23bc:	str	x20, [x19, #176]
    23c0:	str	wzr, [x19, #184]
    23c4:	mov	w0, #0x8                   	// #8
    23c8:	str	w0, [x19, #188]
    23cc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    23d0:	ldr	x0, [x0]
    23d4:	str	x0, [x19, #600]
    23d8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    23dc:	ldr	x0, [x0]
    23e0:	str	x0, [x19, #592]
    23e4:	mov	x4, x22
    23e8:	add	x3, sp, #0xba0
    23ec:	add	x2, sp, #0xb90
    23f0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    23f4:	add	x1, x1, #0x0
    23f8:	mov	x0, x19
    23fc:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2400:	mov	x0, x19
    2404:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2408:	ldr	x0, [sp, #2208]
    240c:	add	x22, x22, #0x10
    2410:	cmp	x0, x22
    2414:	b.eq	241c <_Z41__static_initialization_and_destruction_0ii+0x1cd8>  // b.none
    2418:	bl	0 <free>
    241c:	adrp	x22, 0 <__dso_handle>
    2420:	add	x22, x22, #0x0
    2424:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2428:	add	x20, x20, #0x0
    242c:	mov	x2, x22
    2430:	add	x1, x20, #0x648
    2434:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2438:	add	x0, x0, #0x0
    243c:	bl	0 <__cxa_atexit>
    2440:	mov	w21, #0x1                   	// #1
    2444:	str	w21, [sp, #2988]
    2448:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    244c:	add	x0, x0, #0x0
    2450:	str	x0, [sp, #2992]
    2454:	mov	x0, #0x3c                  	// #60
    2458:	str	x0, [sp, #3000]
    245c:	strb	wzr, [sp, #3023]
    2460:	add	x0, sp, #0xbcf
    2464:	str	x0, [sp, #3008]
    2468:	add	x19, x20, #0x8a8
    246c:	strh	wzr, [x19, #8]
    2470:	ldrb	w0, [x19, #10]
    2474:	and	w0, w0, #0xffffff80
    2478:	strb	w0, [x19, #10]
    247c:	ldrh	w0, [x19, #10]
    2480:	and	w0, w0, #0xfffffe7f
    2484:	strh	w0, [x19, #10]
    2488:	ubfx	x0, x0, #8, #32
    248c:	and	w0, w0, #0x80
    2490:	strb	w0, [x19, #11]
    2494:	strh	wzr, [x19, #12]
    2498:	strh	wzr, [x19, #14]
    249c:	str	xzr, [x19, #16]
    24a0:	str	xzr, [x19, #24]
    24a4:	str	xzr, [x19, #32]
    24a8:	str	xzr, [x19, #40]
    24ac:	str	xzr, [x19, #48]
    24b0:	str	xzr, [x19, #56]
    24b4:	add	x0, x20, #0x8f8
    24b8:	str	x0, [x19, #64]
    24bc:	str	w21, [x19, #76]
    24c0:	str	xzr, [x19, #88]
    24c4:	add	x0, x20, #0x928
    24c8:	str	x0, [x19, #96]
    24cc:	str	x0, [x19, #104]
    24d0:	str	w21, [x19, #112]
    24d4:	str	wzr, [x19, #116]
    24d8:	str	wzr, [x19, #120]
    24dc:	ldr	x0, [sp, #104]
    24e0:	str	x0, [x19, #80]
    24e4:	str	w21, [x19, #72]
    24e8:	strb	wzr, [x19, #136]
    24ec:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    24f0:	ldr	x0, [x0]
    24f4:	add	x0, x0, #0x10
    24f8:	str	x0, [x19, #144]
    24fc:	strb	w21, [x19, #153]
    2500:	strb	wzr, [x19, #152]
    2504:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    2508:	ldr	x0, [x0]
    250c:	add	x0, x0, #0x10
    2510:	str	x0, [x20, #2216]
    2514:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    2518:	ldr	x0, [x0]
    251c:	add	x0, x0, #0x10
    2520:	str	x0, [x19, #160]
    2524:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2528:	ldr	x0, [x0]
    252c:	str	x0, [x19, #192]
    2530:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2534:	ldr	x0, [x0]
    2538:	str	x0, [x19, #184]
    253c:	add	x4, sp, #0xbc0
    2540:	add	x3, sp, #0xbb0
    2544:	add	x2, sp, #0xbac
    2548:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    254c:	add	x1, x1, #0x0
    2550:	mov	x0, x19
    2554:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2558:	mov	x0, x19
    255c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2560:	mov	x2, x22
    2564:	mov	x1, x19
    2568:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    256c:	add	x0, x0, #0x0
    2570:	bl	0 <__cxa_atexit>
    2574:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2578:	add	x0, x0, #0x0
    257c:	str	x0, [sp, #3024]
    2580:	mov	x0, #0x15                  	// #21
    2584:	str	x0, [sp, #3032]
    2588:	str	wzr, [sp, #3052]
    258c:	add	x0, sp, #0xbec
    2590:	str	x0, [sp, #3040]
    2594:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2598:	add	x0, x0, #0x0
    259c:	add	x1, x0, #0x460
    25a0:	ldp	x8, x9, [x1]
    25a4:	ldp	x6, x7, [x1, #16]
    25a8:	ldr	x14, [x0, #1152]
    25ac:	add	x1, x0, #0x488
    25b0:	ldp	x10, x11, [x1]
    25b4:	ldp	x4, x5, [x1, #16]
    25b8:	ldr	x1, [x0, #1192]
    25bc:	add	x0, x0, #0x4b0
    25c0:	ldp	x12, x13, [x0]
    25c4:	ldp	x2, x3, [x0, #16]
    25c8:	ldr	x0, [x0, #32]
    25cc:	stp	x8, x9, [sp, #144]
    25d0:	stp	x6, x7, [sp, #160]
    25d4:	str	x14, [sp, #176]
    25d8:	stp	x10, x11, [sp, #192]
    25dc:	stp	x4, x5, [sp, #208]
    25e0:	str	x1, [sp, #224]
    25e4:	stp	x12, x13, [sp, #240]
    25e8:	stp	x2, x3, [sp, #256]
    25ec:	str	x0, [sp, #272]
    25f0:	add	x22, sp, #0x8a0
    25f4:	mov	x8, x22
    25f8:	add	x2, sp, #0xf0
    25fc:	add	x1, sp, #0xc0
    2600:	add	x0, sp, #0x90
    2604:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2608:	add	x19, x20, #0x970
    260c:	mov	w2, #0x0                   	// #0
    2610:	mov	w1, #0x0                   	// #0
    2614:	mov	x0, x19
    2618:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    261c:	str	wzr, [x20, #2552]
    2620:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2624:	ldr	x0, [x0]
    2628:	add	x0, x0, #0x10
    262c:	str	x0, [x20, #2560]
    2630:	strb	w21, [x20, #2572]
    2634:	str	wzr, [x20, #2568]
    2638:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    263c:	ldr	x0, [x0]
    2640:	add	x0, x0, #0x10
    2644:	str	x0, [x20, #2416]
    2648:	str	x19, [x19, #168]
    264c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2650:	ldr	x0, [x0]
    2654:	add	x0, x0, #0x10
    2658:	str	x0, [x19, #160]
    265c:	add	x20, x20, #0xa30
    2660:	str	x20, [x19, #176]
    2664:	str	wzr, [x19, #184]
    2668:	mov	w0, #0x8                   	// #8
    266c:	str	w0, [x19, #188]
    2670:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2674:	ldr	x0, [x0]
    2678:	str	x0, [x19, #600]
    267c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2680:	ldr	x0, [x0]
    2684:	str	x0, [x19, #592]
    2688:	mov	x4, x22
    268c:	add	x3, sp, #0xbe0
    2690:	add	x2, sp, #0xbd0
    2694:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2698:	add	x1, x1, #0x0
    269c:	mov	x0, x19
    26a0:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    26a4:	mov	x0, x19
    26a8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    26ac:	ldr	x0, [sp, #2208]
    26b0:	add	x22, x22, #0x10
    26b4:	cmp	x0, x22
    26b8:	b.eq	26c0 <_Z41__static_initialization_and_destruction_0ii+0x1f7c>  // b.none
    26bc:	bl	0 <free>
    26c0:	adrp	x21, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    26c4:	add	x19, x21, #0x0
    26c8:	adrp	x2, 0 <__dso_handle>
    26cc:	add	x2, x2, #0x0
    26d0:	add	x1, x19, #0x970
    26d4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    26d8:	add	x0, x0, #0x0
    26dc:	bl	0 <__cxa_atexit>
    26e0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    26e4:	add	x0, x0, #0x0
    26e8:	str	x0, [sp, #3056]
    26ec:	mov	x0, #0x2b                  	// #43
    26f0:	str	x0, [sp, #3064]
    26f4:	mov	w20, #0x1                   	// #1
    26f8:	str	w20, [sp, #3084]
    26fc:	add	x0, sp, #0xc0c
    2700:	str	x0, [sp, #3072]
    2704:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2708:	add	x0, x0, #0x0
    270c:	add	x1, x0, #0x4d8
    2710:	ldp	x8, x9, [x1]
    2714:	ldp	x6, x7, [x1, #16]
    2718:	ldr	x14, [x0, #1272]
    271c:	add	x1, x0, #0x500
    2720:	ldp	x4, x5, [x1]
    2724:	ldp	x2, x3, [x1, #16]
    2728:	ldr	x1, [x0, #1312]
    272c:	add	x0, x0, #0x528
    2730:	ldp	x12, x13, [x0]
    2734:	ldp	x10, x11, [x0, #16]
    2738:	ldr	x0, [x0, #32]
    273c:	stp	x8, x9, [sp, #144]
    2740:	stp	x6, x7, [sp, #160]
    2744:	str	x14, [sp, #176]
    2748:	stp	x4, x5, [sp, #192]
    274c:	stp	x2, x3, [sp, #208]
    2750:	str	x1, [sp, #224]
    2754:	stp	x12, x13, [sp, #240]
    2758:	stp	x10, x11, [sp, #256]
    275c:	str	x0, [sp, #272]
    2760:	add	x22, sp, #0x8a0
    2764:	mov	x8, x22
    2768:	add	x2, sp, #0xf0
    276c:	add	x1, sp, #0xc0
    2770:	add	x0, sp, #0x90
    2774:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2778:	strh	wzr, [x19, #8]
    277c:	ldrb	w0, [x19, #10]
    2780:	and	w0, w0, #0xffffff80
    2784:	strb	w0, [x19, #10]
    2788:	ldrh	w0, [x19, #10]
    278c:	and	w0, w0, #0xfffffe7f
    2790:	strh	w0, [x19, #10]
    2794:	ubfx	x0, x0, #8, #32
    2798:	and	w0, w0, #0x80
    279c:	strb	w0, [x19, #11]
    27a0:	strh	wzr, [x19, #12]
    27a4:	strh	wzr, [x19, #14]
    27a8:	str	xzr, [x19, #16]
    27ac:	str	xzr, [x19, #24]
    27b0:	str	xzr, [x19, #32]
    27b4:	str	xzr, [x19, #40]
    27b8:	str	xzr, [x19, #48]
    27bc:	str	xzr, [x19, #56]
    27c0:	add	x0, x19, #0x50
    27c4:	str	x0, [x19, #64]
    27c8:	str	w20, [x19, #76]
    27cc:	str	xzr, [x19, #88]
    27d0:	add	x0, x19, #0x80
    27d4:	str	x0, [x19, #96]
    27d8:	str	x0, [x19, #104]
    27dc:	str	w20, [x19, #112]
    27e0:	str	wzr, [x19, #116]
    27e4:	str	wzr, [x19, #120]
    27e8:	ldr	x0, [sp, #104]
    27ec:	str	x0, [x19, #80]
    27f0:	str	w20, [x19, #72]
    27f4:	str	wzr, [x19, #136]
    27f8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    27fc:	ldr	x0, [x0]
    2800:	add	x0, x0, #0x10
    2804:	str	x0, [x19, #144]
    2808:	strb	w20, [x19, #156]
    280c:	str	wzr, [x19, #152]
    2810:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2814:	ldr	x0, [x0]
    2818:	add	x0, x0, #0x10
    281c:	str	x0, [x21]
    2820:	str	x19, [x19, #168]
    2824:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2828:	ldr	x0, [x0]
    282c:	add	x0, x0, #0x10
    2830:	str	x0, [x19, #160]
    2834:	add	x0, x19, #0xc0
    2838:	str	x0, [x19, #176]
    283c:	str	wzr, [x19, #184]
    2840:	mov	w0, #0x8                   	// #8
    2844:	str	w0, [x19, #188]
    2848:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    284c:	ldr	x0, [x0]
    2850:	str	x0, [x19, #600]
    2854:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2858:	ldr	x0, [x0]
    285c:	str	x0, [x19, #592]
    2860:	mov	x4, x22
    2864:	add	x3, sp, #0xc00
    2868:	add	x2, sp, #0xbf0
    286c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2870:	add	x1, x1, #0x0
    2874:	mov	x0, x19
    2878:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    287c:	mov	x0, x19
    2880:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2884:	ldr	x0, [sp, #2208]
    2888:	add	x22, x22, #0x10
    288c:	cmp	x0, x22
    2890:	b.eq	2898 <_Z41__static_initialization_and_destruction_0ii+0x2154>  // b.none
    2894:	bl	0 <free>
    2898:	adrp	x21, 0 <__dso_handle>
    289c:	add	x21, x21, #0x0
    28a0:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    28a4:	add	x20, x20, #0x0
    28a8:	mov	x2, x21
    28ac:	mov	x1, x20
    28b0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    28b4:	add	x0, x0, #0x0
    28b8:	bl	0 <__cxa_atexit>
    28bc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    28c0:	add	x0, x0, #0x0
    28c4:	str	x0, [sp, #3088]
    28c8:	mov	x0, #0x35                  	// #53
    28cc:	str	x0, [sp, #3096]
    28d0:	strb	wzr, [sp, #3119]
    28d4:	add	x0, sp, #0xc2f
    28d8:	str	x0, [sp, #3104]
    28dc:	add	x19, x20, #0xbd0
    28e0:	add	x3, sp, #0xc20
    28e4:	add	x2, sp, #0xc10
    28e8:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    28ec:	add	x1, x1, #0x0
    28f0:	mov	x0, x19
    28f4:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    28f8:	adrp	x23, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    28fc:	add	x23, x23, #0x0
    2900:	mov	x2, x21
    2904:	mov	x1, x19
    2908:	mov	x0, x23
    290c:	bl	0 <__cxa_atexit>
    2910:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2914:	add	x0, x0, #0x0
    2918:	str	x0, [sp, #3120]
    291c:	mov	x0, #0x40                  	// #64
    2920:	str	x0, [sp, #3128]
    2924:	strb	wzr, [sp, #3151]
    2928:	add	x0, sp, #0xc4f
    292c:	str	x0, [sp, #3136]
    2930:	add	x19, x20, #0xc98
    2934:	mov	w2, #0x0                   	// #0
    2938:	mov	w1, #0x0                   	// #0
    293c:	mov	x0, x19
    2940:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2944:	strb	wzr, [x20, #3360]
    2948:	adrp	x26, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    294c:	ldr	x26, [x26]
    2950:	add	x26, x26, #0x10
    2954:	str	x26, [x20, #3368]
    2958:	mov	w28, #0x1                   	// #1
    295c:	strb	w28, [x20, #3377]
    2960:	strb	wzr, [x20, #3376]
    2964:	adrp	x25, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    2968:	ldr	x25, [x25]
    296c:	add	x25, x25, #0x10
    2970:	str	x25, [x20, #3224]
    2974:	adrp	x24, 0 <_ZTVN4llvm2cl6parserIbEE>
    2978:	ldr	x24, [x24]
    297c:	add	x24, x24, #0x10
    2980:	str	x24, [x20, #3384]
    2984:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2988:	ldr	x22, [x0]
    298c:	str	x22, [sp, #112]
    2990:	str	x22, [x20, #3416]
    2994:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2998:	ldr	x27, [x0]
    299c:	str	x27, [sp, #128]
    29a0:	str	x27, [x20, #3408]
    29a4:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    29a8:	add	x1, x1, #0x0
    29ac:	mov	x2, #0xb                   	// #11
    29b0:	mov	x0, x19
    29b4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    29b8:	add	x2, sp, #0xc40
    29bc:	add	x1, sp, #0xc30
    29c0:	mov	x0, x19
    29c4:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    29c8:	mov	x0, x19
    29cc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    29d0:	mov	x2, x21
    29d4:	mov	x1, x19
    29d8:	mov	x0, x23
    29dc:	bl	0 <__cxa_atexit>
    29e0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    29e4:	add	x0, x0, #0x0
    29e8:	str	x0, [sp, #3152]
    29ec:	mov	x0, #0x15                  	// #21
    29f0:	str	x0, [sp, #3160]
    29f4:	strb	wzr, [sp, #3183]
    29f8:	add	x0, sp, #0xc6f
    29fc:	str	x0, [sp, #3168]
    2a00:	adrp	x22, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2a04:	add	x22, x22, #0x0
    2a08:	add	x19, x22, #0x170
    2a0c:	add	x3, sp, #0xc60
    2a10:	add	x2, sp, #0xc50
    2a14:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2a18:	add	x1, x1, #0x0
    2a1c:	mov	x0, x19
    2a20:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2a24:	mov	x2, x21
    2a28:	mov	x1, x19
    2a2c:	mov	x0, x23
    2a30:	bl	0 <__cxa_atexit>
    2a34:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2a38:	add	x0, x0, #0x0
    2a3c:	str	x0, [sp, #3184]
    2a40:	mov	x0, #0x1a                  	// #26
    2a44:	str	x0, [sp, #3192]
    2a48:	strb	w28, [sp, #3215]
    2a4c:	add	x0, sp, #0xc8f
    2a50:	str	x0, [sp, #3200]
    2a54:	add	x19, x20, #0xe28
    2a58:	add	x3, sp, #0xc80
    2a5c:	add	x2, sp, #0xc70
    2a60:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2a64:	add	x1, x1, #0x0
    2a68:	mov	x0, x19
    2a6c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2a70:	mov	x2, x21
    2a74:	mov	x1, x19
    2a78:	mov	x0, x23
    2a7c:	bl	0 <__cxa_atexit>
    2a80:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2a84:	add	x0, x0, #0x0
    2a88:	str	x0, [sp, #3216]
    2a8c:	mov	x0, #0x20                  	// #32
    2a90:	str	x0, [sp, #3224]
    2a94:	str	wzr, [sp, #3244]
    2a98:	add	x0, sp, #0xcac
    2a9c:	str	x0, [sp, #3232]
    2aa0:	add	x19, x20, #0xd60
    2aa4:	mov	w2, #0x0                   	// #0
    2aa8:	mov	w1, #0x0                   	// #0
    2aac:	mov	x0, x19
    2ab0:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2ab4:	str	wzr, [x20, #3560]
    2ab8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2abc:	ldr	x0, [x0]
    2ac0:	add	x0, x0, #0x10
    2ac4:	str	x0, [x20, #3568]
    2ac8:	strb	w28, [x20, #3580]
    2acc:	str	wzr, [x20, #3576]
    2ad0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    2ad4:	ldr	x0, [x0]
    2ad8:	add	x0, x0, #0x10
    2adc:	str	x0, [x20, #3424]
    2ae0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIjEE>
    2ae4:	ldr	x0, [x0]
    2ae8:	add	x0, x0, #0x10
    2aec:	str	x0, [x20, #3584]
    2af0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2af4:	ldr	x0, [x0]
    2af8:	str	x0, [x20, #3616]
    2afc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2b00:	ldr	x0, [x0]
    2b04:	str	x0, [x20, #3608]
    2b08:	add	x3, sp, #0xca0
    2b0c:	add	x2, sp, #0xc90
    2b10:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2b14:	add	x1, x1, #0x0
    2b18:	mov	x0, x19
    2b1c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2b20:	mov	x0, x19
    2b24:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2b28:	mov	x2, x21
    2b2c:	mov	x1, x19
    2b30:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2b34:	add	x0, x0, #0x0
    2b38:	bl	0 <__cxa_atexit>
    2b3c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2b40:	add	x0, x0, #0x0
    2b44:	str	x0, [sp, #3248]
    2b48:	mov	x0, #0x2e                  	// #46
    2b4c:	str	x0, [sp, #3256]
    2b50:	strb	wzr, [sp, #3275]
    2b54:	add	x0, sp, #0xccb
    2b58:	str	x0, [sp, #3264]
    2b5c:	add	x19, x22, #0x238
    2b60:	add	x3, sp, #0xcc0
    2b64:	add	x2, sp, #0xcb0
    2b68:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2b6c:	add	x1, x1, #0x0
    2b70:	mov	x0, x19
    2b74:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2b78:	mov	x2, x21
    2b7c:	mov	x1, x19
    2b80:	mov	x0, x23
    2b84:	bl	0 <__cxa_atexit>
    2b88:	mov	w27, #0x1                   	// #1
    2b8c:	str	w27, [sp, #3276]
    2b90:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2b94:	add	x0, x0, #0x0
    2b98:	str	x0, [sp, #3280]
    2b9c:	mov	x0, #0x3b                  	// #59
    2ba0:	str	x0, [sp, #3288]
    2ba4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2ba8:	add	x0, x0, #0x0
    2bac:	str	x0, [sp, #3296]
    2bb0:	add	x19, x22, #0x300
    2bb4:	strh	wzr, [x19, #8]
    2bb8:	ldrb	w0, [x19, #10]
    2bbc:	and	w0, w0, #0xffffff80
    2bc0:	strb	w0, [x19, #10]
    2bc4:	ldrh	w0, [x19, #10]
    2bc8:	and	w0, w0, #0xfffffe7f
    2bcc:	strh	w0, [x19, #10]
    2bd0:	ubfx	x0, x0, #8, #32
    2bd4:	and	w0, w0, #0x80
    2bd8:	strb	w0, [x19, #11]
    2bdc:	strh	wzr, [x19, #12]
    2be0:	strh	wzr, [x19, #14]
    2be4:	str	xzr, [x19, #16]
    2be8:	str	xzr, [x19, #24]
    2bec:	str	xzr, [x19, #32]
    2bf0:	str	xzr, [x19, #40]
    2bf4:	str	xzr, [x19, #48]
    2bf8:	str	xzr, [x19, #56]
    2bfc:	add	x0, x22, #0x350
    2c00:	str	x0, [x19, #64]
    2c04:	str	w27, [x19, #76]
    2c08:	str	xzr, [x19, #88]
    2c0c:	add	x0, x22, #0x380
    2c10:	str	x0, [x19, #96]
    2c14:	str	x0, [x19, #104]
    2c18:	str	w27, [x19, #112]
    2c1c:	str	wzr, [x19, #116]
    2c20:	str	wzr, [x19, #120]
    2c24:	ldr	x0, [sp, #104]
    2c28:	str	x0, [x19, #80]
    2c2c:	str	w27, [x19, #72]
    2c30:	add	x0, x22, #0x398
    2c34:	str	x0, [x19, #136]
    2c38:	str	xzr, [x19, #144]
    2c3c:	strb	wzr, [x19, #152]
    2c40:	add	x0, x22, #0x3c0
    2c44:	str	x0, [x19, #176]
    2c48:	str	xzr, [x19, #184]
    2c4c:	strb	wzr, [x19, #192]
    2c50:	strb	wzr, [x19, #208]
    2c54:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    2c58:	ldr	x0, [x0]
    2c5c:	add	x0, x0, #0x10
    2c60:	str	x0, [x19, #168]
    2c64:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    2c68:	ldr	x0, [x0]
    2c6c:	add	x0, x0, #0x10
    2c70:	str	x0, [x22, #768]
    2c74:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    2c78:	ldr	x0, [x0]
    2c7c:	add	x0, x0, #0x10
    2c80:	str	x0, [x19, #216]
    2c84:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2c88:	ldr	x0, [x0]
    2c8c:	str	x0, [x19, #248]
    2c90:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2c94:	ldr	x0, [x0]
    2c98:	str	x0, [x19, #240]
    2c9c:	add	x4, sp, #0xce0
    2ca0:	add	x3, sp, #0xcd0
    2ca4:	add	x2, sp, #0xccc
    2ca8:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2cac:	add	x1, x1, #0x0
    2cb0:	mov	x0, x19
    2cb4:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2cb8:	mov	x0, x19
    2cbc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2cc0:	mov	x2, x21
    2cc4:	mov	x1, x19
    2cc8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2ccc:	add	x0, x0, #0x0
    2cd0:	bl	0 <__cxa_atexit>
    2cd4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2cd8:	add	x0, x0, #0x0
    2cdc:	str	x0, [sp, #3304]
    2ce0:	mov	x0, #0x22                  	// #34
    2ce4:	str	x0, [sp, #3312]
    2ce8:	strb	wzr, [sp, #3335]
    2cec:	add	x0, sp, #0xd07
    2cf0:	str	x0, [sp, #3320]
    2cf4:	add	x19, x20, #0xef0
    2cf8:	strh	wzr, [x19, #8]
    2cfc:	ldrb	w0, [x19, #10]
    2d00:	and	w0, w0, #0xffffff80
    2d04:	strb	w0, [x19, #10]
    2d08:	ldrh	w0, [x19, #10]
    2d0c:	and	w0, w0, #0xfffffe7f
    2d10:	strh	w0, [x19, #10]
    2d14:	ubfx	x0, x0, #8, #32
    2d18:	and	w0, w0, #0x80
    2d1c:	strb	w0, [x19, #11]
    2d20:	strh	wzr, [x19, #12]
    2d24:	strh	wzr, [x19, #14]
    2d28:	str	xzr, [x19, #16]
    2d2c:	str	xzr, [x19, #24]
    2d30:	str	xzr, [x19, #32]
    2d34:	str	xzr, [x19, #40]
    2d38:	str	xzr, [x19, #48]
    2d3c:	str	xzr, [x19, #56]
    2d40:	add	x0, x20, #0xf40
    2d44:	str	x0, [x19, #64]
    2d48:	str	w27, [x19, #76]
    2d4c:	str	xzr, [x19, #88]
    2d50:	add	x0, x20, #0xf70
    2d54:	str	x0, [x19, #96]
    2d58:	str	x0, [x19, #104]
    2d5c:	str	w27, [x19, #112]
    2d60:	str	wzr, [x19, #116]
    2d64:	str	wzr, [x19, #120]
    2d68:	ldr	x0, [sp, #104]
    2d6c:	str	x0, [x19, #80]
    2d70:	str	w27, [x19, #72]
    2d74:	strb	wzr, [x19, #136]
    2d78:	str	x26, [x19, #144]
    2d7c:	strb	w28, [x19, #153]
    2d80:	strb	wzr, [x19, #152]
    2d84:	str	x25, [x20, #3824]
    2d88:	str	x24, [x19, #160]
    2d8c:	ldr	x22, [sp, #112]
    2d90:	str	x22, [x19, #192]
    2d94:	ldr	x27, [sp, #128]
    2d98:	str	x27, [x19, #184]
    2d9c:	add	x3, sp, #0xcf8
    2da0:	add	x2, sp, #0xce8
    2da4:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2da8:	add	x1, x1, #0x0
    2dac:	mov	x0, x19
    2db0:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2db4:	mov	x0, x19
    2db8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2dbc:	mov	x2, x21
    2dc0:	mov	x1, x19
    2dc4:	mov	x0, x23
    2dc8:	bl	0 <__cxa_atexit>
    2dcc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2dd0:	add	x0, x0, #0x0
    2dd4:	str	x0, [sp, #3336]
    2dd8:	mov	x0, #0x3e                  	// #62
    2ddc:	str	x0, [sp, #3344]
    2de0:	strb	wzr, [sp, #3367]
    2de4:	add	x0, sp, #0xd27
    2de8:	str	x0, [sp, #3352]
    2dec:	add	x20, x20, #0xfb8
    2df0:	add	x3, sp, #0xd18
    2df4:	add	x2, sp, #0xd08
    2df8:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2dfc:	add	x1, x1, #0x0
    2e00:	mov	x0, x20
    2e04:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2e08:	mov	x2, x21
    2e0c:	mov	x1, x20
    2e10:	mov	x0, x23
    2e14:	bl	0 <__cxa_atexit>
    2e18:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2e1c:	add	x0, x0, #0x0
    2e20:	str	x0, [sp, #3368]
    2e24:	mov	x2, #0x20                  	// #32
    2e28:	str	x2, [sp, #3376]
    2e2c:	strb	wzr, [sp, #3399]
    2e30:	add	x0, sp, #0xd47
    2e34:	str	x0, [sp, #3384]
    2e38:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2e3c:	add	x20, x20, #0x0
    2e40:	sub	x19, x20, #0x80
    2e44:	mov	w2, #0x0                   	// #0
    2e48:	mov	w1, #0x0                   	// #0
    2e4c:	mov	x0, x19
    2e50:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2e54:	strb	wzr, [x20, #8]
    2e58:	str	x26, [x20, #16]
    2e5c:	strb	w28, [x20, #25]
    2e60:	strb	wzr, [x20, #24]
    2e64:	stur	x25, [x20, #-128]
    2e68:	str	x24, [x20, #32]
    2e6c:	str	x22, [x20, #64]
    2e70:	str	x27, [x20, #56]
    2e74:	add	x3, sp, #0xd38
    2e78:	add	x2, sp, #0xd28
    2e7c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2e80:	add	x1, x1, #0x0
    2e84:	mov	x0, x19
    2e88:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2e8c:	mov	x0, x19
    2e90:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2e94:	mov	x22, x21
    2e98:	mov	x21, x20
    2e9c:	adrp	x23, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2ea0:	add	x23, x23, #0x0
    2ea4:	mov	x2, x22
    2ea8:	mov	x1, x19
    2eac:	mov	x0, x23
    2eb0:	bl	0 <__cxa_atexit>
    2eb4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2eb8:	add	x0, x0, #0x0
    2ebc:	str	x0, [sp, #3400]
    2ec0:	mov	x0, #0x25                  	// #37
    2ec4:	str	x0, [sp, #3408]
    2ec8:	strb	wzr, [sp, #3431]
    2ecc:	add	x0, sp, #0xd67
    2ed0:	str	x0, [sp, #3416]
    2ed4:	add	x19, x20, #0x48
    2ed8:	strh	wzr, [x19, #8]
    2edc:	ldrb	w0, [x19, #10]
    2ee0:	and	w0, w0, #0xffffff80
    2ee4:	strb	w0, [x19, #10]
    2ee8:	ldrh	w0, [x19, #10]
    2eec:	and	w0, w0, #0xfffffe7f
    2ef0:	strh	w0, [x19, #10]
    2ef4:	ubfx	x0, x0, #8, #32
    2ef8:	and	w0, w0, #0x80
    2efc:	strb	w0, [x19, #11]
    2f00:	strh	wzr, [x19, #12]
    2f04:	strh	wzr, [x19, #14]
    2f08:	str	xzr, [x19, #16]
    2f0c:	str	xzr, [x19, #24]
    2f10:	str	xzr, [x19, #32]
    2f14:	str	xzr, [x19, #40]
    2f18:	str	xzr, [x19, #48]
    2f1c:	str	xzr, [x19, #56]
    2f20:	add	x0, x20, #0x98
    2f24:	str	x0, [x19, #64]
    2f28:	mov	w20, #0x1                   	// #1
    2f2c:	str	w20, [x19, #76]
    2f30:	str	xzr, [x19, #88]
    2f34:	add	x0, x21, #0xc8
    2f38:	str	x0, [x19, #96]
    2f3c:	str	x0, [x19, #104]
    2f40:	str	w20, [x19, #112]
    2f44:	str	wzr, [x19, #116]
    2f48:	str	wzr, [x19, #120]
    2f4c:	ldr	x0, [sp, #104]
    2f50:	str	x0, [x19, #80]
    2f54:	str	w20, [x19, #72]
    2f58:	strb	wzr, [x19, #136]
    2f5c:	adrp	x26, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2f60:	ldr	x26, [x26]
    2f64:	add	x26, x26, #0x10
    2f68:	str	x26, [x19, #144]
    2f6c:	strb	w20, [x19, #153]
    2f70:	strb	wzr, [x19, #152]
    2f74:	adrp	x25, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    2f78:	ldr	x25, [x25]
    2f7c:	add	x25, x25, #0x10
    2f80:	str	x25, [x21, #72]
    2f84:	adrp	x24, 0 <_ZTVN4llvm2cl6parserIbEE>
    2f88:	ldr	x24, [x24]
    2f8c:	add	x24, x24, #0x10
    2f90:	str	x24, [x19, #160]
    2f94:	adrp	x28, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2f98:	ldr	x28, [x28]
    2f9c:	str	x28, [x19, #192]
    2fa0:	adrp	x27, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2fa4:	ldr	x27, [x27]
    2fa8:	str	x27, [x19, #184]
    2fac:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2fb0:	add	x1, x1, #0x0
    2fb4:	mov	x2, #0x11                  	// #17
    2fb8:	mov	x0, x19
    2fbc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2fc0:	add	x2, sp, #0xd58
    2fc4:	add	x1, sp, #0xd48
    2fc8:	mov	x0, x19
    2fcc:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2fd0:	mov	x0, x19
    2fd4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2fd8:	mov	x2, x22
    2fdc:	mov	x1, x19
    2fe0:	mov	x0, x23
    2fe4:	bl	0 <__cxa_atexit>
    2fe8:	add	x19, x21, #0x1d8
    2fec:	mov	w2, #0x0                   	// #0
    2ff0:	mov	w1, #0x0                   	// #0
    2ff4:	mov	x0, x19
    2ff8:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    2ffc:	str	wzr, [x21, #608]
    3000:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3004:	ldr	x0, [x0]
    3008:	add	x0, x0, #0x10
    300c:	str	x0, [x21, #616]
    3010:	strb	w20, [x21, #628]
    3014:	str	wzr, [x21, #624]
    3018:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    301c:	ldr	x0, [x0]
    3020:	add	x0, x0, #0x10
    3024:	str	x0, [x21, #472]
    3028:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIjEE>
    302c:	ldr	x0, [x0]
    3030:	add	x0, x0, #0x10
    3034:	str	x0, [x21, #632]
    3038:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    303c:	ldr	x0, [x0]
    3040:	str	x0, [x21, #664]
    3044:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3048:	ldr	x0, [x0]
    304c:	str	x0, [x21, #656]
    3050:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3054:	add	x1, x1, #0x0
    3058:	mov	x2, #0x8                   	// #8
    305c:	mov	x0, x19
    3060:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    3064:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3068:	add	x0, x0, #0x0
    306c:	str	x0, [x21, #504]
    3070:	mov	x0, #0x21                  	// #33
    3074:	str	x0, [x21, #512]
    3078:	str	wzr, [x21, #608]
    307c:	strb	w20, [x21, #628]
    3080:	str	wzr, [x21, #624]
    3084:	mov	x0, x19
    3088:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    308c:	mov	x2, x22
    3090:	mov	x1, x19
    3094:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3098:	add	x0, x0, #0x0
    309c:	bl	0 <__cxa_atexit>
    30a0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    30a4:	add	x0, x0, #0x0
    30a8:	str	x0, [sp, #3432]
    30ac:	mov	x0, #0x16                  	// #22
    30b0:	str	x0, [sp, #3440]
    30b4:	strb	wzr, [sp, #3463]
    30b8:	add	x0, sp, #0xd87
    30bc:	str	x0, [sp, #3448]
    30c0:	add	x19, x21, #0x2a0
    30c4:	add	x3, sp, #0xd78
    30c8:	add	x2, sp, #0xd68
    30cc:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    30d0:	add	x1, x1, #0x0
    30d4:	mov	x0, x19
    30d8:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    30dc:	mov	x2, x22
    30e0:	mov	x1, x19
    30e4:	mov	x0, x23
    30e8:	bl	0 <__cxa_atexit>
    30ec:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    30f0:	add	x0, x0, #0x0
    30f4:	str	x0, [sp, #3464]
    30f8:	mov	x0, #0x22                  	// #34
    30fc:	str	x0, [sp, #3472]
    3100:	strb	w20, [sp, #3495]
    3104:	add	x0, sp, #0xda7
    3108:	str	x0, [sp, #3480]
    310c:	add	x19, x21, #0x110
    3110:	strh	wzr, [x19, #8]
    3114:	ldrb	w0, [x19, #10]
    3118:	and	w0, w0, #0xffffff80
    311c:	strb	w0, [x19, #10]
    3120:	ldrh	w0, [x19, #10]
    3124:	and	w0, w0, #0xfffffe7f
    3128:	strh	w0, [x19, #10]
    312c:	ubfx	x0, x0, #8, #32
    3130:	and	w0, w0, #0x80
    3134:	strb	w0, [x19, #11]
    3138:	strh	wzr, [x19, #12]
    313c:	strh	wzr, [x19, #14]
    3140:	str	xzr, [x19, #16]
    3144:	str	xzr, [x19, #24]
    3148:	str	xzr, [x19, #32]
    314c:	str	xzr, [x19, #40]
    3150:	str	xzr, [x19, #48]
    3154:	str	xzr, [x19, #56]
    3158:	add	x0, x21, #0x160
    315c:	str	x0, [x19, #64]
    3160:	str	w20, [x19, #76]
    3164:	str	xzr, [x19, #88]
    3168:	add	x0, x21, #0x190
    316c:	str	x0, [x19, #96]
    3170:	str	x0, [x19, #104]
    3174:	str	w20, [x19, #112]
    3178:	str	wzr, [x19, #116]
    317c:	str	wzr, [x19, #120]
    3180:	ldr	x0, [sp, #104]
    3184:	str	x0, [x19, #80]
    3188:	str	w20, [x19, #72]
    318c:	strb	wzr, [x19, #136]
    3190:	str	x26, [x19, #144]
    3194:	strb	w20, [x19, #153]
    3198:	strb	wzr, [x19, #152]
    319c:	str	x25, [x21, #272]
    31a0:	str	x24, [x19, #160]
    31a4:	str	x28, [x19, #192]
    31a8:	str	x27, [x19, #184]
    31ac:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    31b0:	add	x1, x1, #0x0
    31b4:	mov	x2, #0x14                  	// #20
    31b8:	mov	x0, x19
    31bc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    31c0:	add	x2, sp, #0xd98
    31c4:	add	x1, sp, #0xd88
    31c8:	mov	x0, x19
    31cc:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    31d0:	mov	x0, x19
    31d4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    31d8:	mov	x2, x22
    31dc:	mov	x1, x19
    31e0:	mov	x0, x23
    31e4:	bl	0 <__cxa_atexit>
    31e8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    31ec:	add	x0, x0, #0x0
    31f0:	add	x1, x0, #0x550
    31f4:	ldp	x14, x15, [x1]
    31f8:	ldp	x12, x13, [x1, #16]
    31fc:	ldr	x19, [x0, #1392]
    3200:	add	x1, x0, #0x578
    3204:	ldp	x10, x11, [x1]
    3208:	ldp	x8, x9, [x1, #16]
    320c:	ldr	x18, [x0, #1432]
    3210:	add	x1, x0, #0x5a0
    3214:	ldp	x6, x7, [x1]
    3218:	ldp	x4, x5, [x1, #16]
    321c:	ldr	x1, [x0, #1472]
    3220:	add	x0, x0, #0x5c8
    3224:	ldp	x16, x17, [x0]
    3228:	ldp	x2, x3, [x0, #16]
    322c:	ldr	x0, [x0, #32]
    3230:	stp	x14, x15, [sp, #144]
    3234:	stp	x12, x13, [sp, #160]
    3238:	str	x19, [sp, #176]
    323c:	stp	x10, x11, [sp, #192]
    3240:	stp	x8, x9, [sp, #208]
    3244:	str	x18, [sp, #224]
    3248:	stp	x6, x7, [sp, #240]
    324c:	stp	x4, x5, [sp, #256]
    3250:	str	x1, [sp, #272]
    3254:	stp	x16, x17, [sp, #288]
    3258:	stp	x2, x3, [sp, #304]
    325c:	str	x0, [sp, #320]
    3260:	add	x21, sp, #0x8a0
    3264:	mov	x8, x21
    3268:	add	x3, sp, #0x120
    326c:	add	x2, sp, #0xf0
    3270:	add	x1, sp, #0xc0
    3274:	add	x0, sp, #0x90
    3278:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    327c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3280:	add	x0, x0, #0x0
    3284:	add	x19, x0, #0xc0
    3288:	strh	wzr, [x19, #8]
    328c:	ldrb	w1, [x19, #10]
    3290:	and	w1, w1, #0xffffff80
    3294:	strb	w1, [x19, #10]
    3298:	ldrh	w1, [x19, #10]
    329c:	and	w1, w1, #0xfffffe7f
    32a0:	strh	w1, [x19, #10]
    32a4:	ubfx	x1, x1, #8, #32
    32a8:	and	w1, w1, #0x80
    32ac:	strb	w1, [x19, #11]
    32b0:	strh	wzr, [x19, #12]
    32b4:	strh	wzr, [x19, #14]
    32b8:	str	xzr, [x19, #16]
    32bc:	str	xzr, [x19, #24]
    32c0:	str	xzr, [x19, #32]
    32c4:	str	xzr, [x19, #40]
    32c8:	str	xzr, [x19, #48]
    32cc:	str	xzr, [x19, #56]
    32d0:	add	x1, x0, #0x110
    32d4:	str	x1, [x19, #64]
    32d8:	str	w20, [x19, #76]
    32dc:	str	xzr, [x19, #88]
    32e0:	add	x1, x0, #0x140
    32e4:	str	x1, [x19, #96]
    32e8:	str	x1, [x19, #104]
    32ec:	str	w20, [x19, #112]
    32f0:	str	wzr, [x19, #116]
    32f4:	str	wzr, [x19, #120]
    32f8:	ldr	x1, [sp, #104]
    32fc:	str	x1, [x19, #80]
    3300:	str	w20, [x19, #72]
    3304:	str	wzr, [x19, #136]
    3308:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    330c:	ldr	x1, [x1]
    3310:	add	x1, x1, #0x10
    3314:	str	x1, [x19, #144]
    3318:	strb	w20, [x19, #156]
    331c:	str	wzr, [x19, #152]
    3320:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3324:	ldr	x1, [x1]
    3328:	add	x1, x1, #0x10
    332c:	str	x1, [x0, #192]
    3330:	str	x19, [x19, #168]
    3334:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3338:	ldr	x1, [x1]
    333c:	add	x1, x1, #0x10
    3340:	str	x1, [x19, #160]
    3344:	add	x0, x0, #0x180
    3348:	str	x0, [x19, #176]
    334c:	str	wzr, [x19, #184]
    3350:	mov	w0, #0x8                   	// #8
    3354:	str	w0, [x19, #188]
    3358:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    335c:	ldr	x0, [x0]
    3360:	str	x0, [x19, #600]
    3364:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3368:	ldr	x0, [x0]
    336c:	str	x0, [x19, #592]
    3370:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3374:	add	x1, x1, #0x0
    3378:	mov	x2, #0x5                   	// #5
    337c:	mov	x0, x19
    3380:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    3384:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3388:	add	x0, x0, #0x0
    338c:	str	x0, [x19, #32]
    3390:	mov	x0, #0x2a                  	// #42
    3394:	str	x0, [x19, #40]
    3398:	str	w20, [x19, #136]
    339c:	strb	w20, [x19, #156]
    33a0:	str	w20, [x19, #152]
    33a4:	mov	x1, x21
    33a8:	mov	x0, x19
    33ac:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    33b0:	mov	x0, x19
    33b4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    33b8:	ldr	x0, [sp, #2208]
    33bc:	add	x21, x21, #0x10
    33c0:	cmp	x0, x21
    33c4:	b.eq	33cc <_Z41__static_initialization_and_destruction_0ii+0x2c88>  // b.none
    33c8:	bl	0 <free>
    33cc:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    33d0:	add	x20, x20, #0x0
    33d4:	adrp	x2, 0 <__dso_handle>
    33d8:	add	x2, x2, #0x0
    33dc:	add	x1, x20, #0xc0
    33e0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    33e4:	add	x0, x0, #0x0
    33e8:	bl	0 <__cxa_atexit>
    33ec:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    33f0:	add	x0, x0, #0x0
    33f4:	add	x1, x0, #0x5f0
    33f8:	ldp	x10, x11, [x1]
    33fc:	ldp	x8, x9, [x1, #16]
    3400:	ldr	x14, [x0, #1552]
    3404:	add	x1, x0, #0x618
    3408:	ldp	x12, x13, [x1]
    340c:	ldp	x6, x7, [x1, #16]
    3410:	ldr	x1, [x0, #1592]
    3414:	add	x0, x0, #0x640
    3418:	ldp	x4, x5, [x0]
    341c:	add	x2, sp, #0x830
    3420:	stp	x4, x5, [x2, #-64]
    3424:	ldp	x2, x3, [x0, #16]
    3428:	add	x15, sp, #0x830
    342c:	stp	x2, x3, [x15, #-48]
    3430:	ldr	x0, [x0, #32]
    3434:	str	x0, [sp, #2064]
    3438:	stp	x10, x11, [sp, #144]
    343c:	stp	x8, x9, [sp, #160]
    3440:	str	x14, [sp, #176]
    3444:	stp	x12, x13, [sp, #192]
    3448:	stp	x6, x7, [sp, #208]
    344c:	str	x1, [sp, #224]
    3450:	stp	x4, x5, [sp, #240]
    3454:	stp	x2, x3, [sp, #256]
    3458:	str	x0, [sp, #272]
    345c:	add	x21, sp, #0x8a0
    3460:	mov	x8, x21
    3464:	add	x2, sp, #0xf0
    3468:	add	x1, sp, #0xc0
    346c:	add	x0, sp, #0x90
    3470:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3474:	add	x19, x20, #0x320
    3478:	strh	wzr, [x19, #8]
    347c:	ldrb	w0, [x19, #10]
    3480:	and	w0, w0, #0xffffff80
    3484:	strb	w0, [x19, #10]
    3488:	ldrh	w0, [x19, #10]
    348c:	and	w0, w0, #0xfffffe7f
    3490:	strh	w0, [x19, #10]
    3494:	ubfx	x0, x0, #8, #32
    3498:	and	w0, w0, #0x80
    349c:	strb	w0, [x19, #11]
    34a0:	strh	wzr, [x19, #12]
    34a4:	strh	wzr, [x19, #14]
    34a8:	str	xzr, [x19, #16]
    34ac:	str	xzr, [x19, #24]
    34b0:	str	xzr, [x19, #32]
    34b4:	str	xzr, [x19, #40]
    34b8:	str	xzr, [x19, #48]
    34bc:	str	xzr, [x19, #56]
    34c0:	add	x0, x20, #0x370
    34c4:	str	x0, [x19, #64]
    34c8:	mov	w22, #0x1                   	// #1
    34cc:	str	w22, [x19, #76]
    34d0:	str	xzr, [x19, #88]
    34d4:	add	x0, x20, #0x3a0
    34d8:	str	x0, [x19, #96]
    34dc:	str	x0, [x19, #104]
    34e0:	str	w22, [x19, #112]
    34e4:	str	wzr, [x19, #116]
    34e8:	str	wzr, [x19, #120]
    34ec:	ldr	x0, [sp, #104]
    34f0:	str	x0, [x19, #80]
    34f4:	str	w22, [x19, #72]
    34f8:	str	wzr, [x19, #136]
    34fc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3500:	ldr	x0, [x0]
    3504:	add	x0, x0, #0x10
    3508:	str	x0, [x19, #144]
    350c:	strb	w22, [x19, #156]
    3510:	str	wzr, [x19, #152]
    3514:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3518:	ldr	x0, [x0]
    351c:	add	x0, x0, #0x10
    3520:	str	x0, [x20, #800]
    3524:	str	x19, [x19, #168]
    3528:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    352c:	ldr	x0, [x0]
    3530:	add	x0, x0, #0x10
    3534:	str	x0, [x19, #160]
    3538:	add	x20, x20, #0x3e0
    353c:	str	x20, [x19, #176]
    3540:	str	wzr, [x19, #184]
    3544:	mov	w0, #0x8                   	// #8
    3548:	str	w0, [x19, #188]
    354c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3550:	ldr	x0, [x0]
    3554:	str	x0, [x19, #600]
    3558:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    355c:	ldr	x0, [x0]
    3560:	str	x0, [x19, #592]
    3564:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3568:	add	x1, x1, #0x0
    356c:	mov	x2, #0xd                   	// #13
    3570:	mov	x0, x19
    3574:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    3578:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    357c:	add	x0, x0, #0x0
    3580:	str	x0, [x19, #32]
    3584:	mov	x0, #0x29                  	// #41
    3588:	str	x0, [x19, #40]
    358c:	str	wzr, [x19, #136]
    3590:	strb	w22, [x19, #156]
    3594:	str	wzr, [x19, #152]
    3598:	mov	x1, x21
    359c:	mov	x0, x19
    35a0:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    35a4:	mov	x0, x19
    35a8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    35ac:	ldr	x0, [sp, #2208]
    35b0:	add	x21, x21, #0x10
    35b4:	cmp	x0, x21
    35b8:	b.eq	35c0 <_Z41__static_initialization_and_destruction_0ii+0x2e7c>  // b.none
    35bc:	bl	0 <free>
    35c0:	adrp	x21, 0 <__dso_handle>
    35c4:	add	x21, x21, #0x0
    35c8:	mov	x2, x21
    35cc:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    35d0:	add	x1, x1, #0x0
    35d4:	add	x1, x1, #0x320
    35d8:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    35dc:	add	x0, x0, #0x0
    35e0:	bl	0 <__cxa_atexit>
    35e4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    35e8:	add	x0, x0, #0x0
    35ec:	str	x0, [sp, #3496]
    35f0:	mov	x0, #0x2d                  	// #45
    35f4:	str	x0, [sp, #3504]
    35f8:	strb	wzr, [sp, #3527]
    35fc:	add	x0, sp, #0xdc7
    3600:	str	x0, [sp, #3512]
    3604:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3608:	add	x20, x20, #0x0
    360c:	add	x19, x20, #0x5c8
    3610:	add	x3, sp, #0xdb8
    3614:	add	x2, sp, #0xda8
    3618:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    361c:	add	x1, x1, #0x0
    3620:	mov	x0, x19
    3624:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3628:	adrp	x22, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    362c:	add	x22, x22, #0x0
    3630:	mov	x2, x21
    3634:	mov	x1, x19
    3638:	mov	x0, x22
    363c:	bl	0 <__cxa_atexit>
    3640:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3644:	add	x0, x0, #0x0
    3648:	str	x0, [sp, #3528]
    364c:	mov	x23, #0x22                  	// #34
    3650:	str	x23, [sp, #3536]
    3654:	strb	wzr, [sp, #3559]
    3658:	add	x0, sp, #0xde7
    365c:	str	x0, [sp, #3544]
    3660:	add	x19, x20, #0x690
    3664:	mov	w2, #0x0                   	// #0
    3668:	mov	w1, #0x0                   	// #0
    366c:	mov	x0, x19
    3670:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3674:	strb	wzr, [x20, #1816]
    3678:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    367c:	ldr	x0, [x0]
    3680:	add	x0, x0, #0x10
    3684:	str	x0, [x20, #1824]
    3688:	mov	w0, #0x1                   	// #1
    368c:	strb	w0, [x20, #1833]
    3690:	strb	wzr, [x20, #1832]
    3694:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    3698:	ldr	x0, [x0]
    369c:	add	x0, x0, #0x10
    36a0:	str	x0, [x20, #1680]
    36a4:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    36a8:	ldr	x0, [x0]
    36ac:	add	x0, x0, #0x10
    36b0:	str	x0, [x20, #1840]
    36b4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    36b8:	ldr	x0, [x0]
    36bc:	str	x0, [x20, #1872]
    36c0:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    36c4:	ldr	x0, [x0]
    36c8:	str	x0, [x20, #1864]
    36cc:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    36d0:	add	x1, x1, #0x0
    36d4:	mov	x2, #0x7                   	// #7
    36d8:	mov	x0, x19
    36dc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    36e0:	add	x2, sp, #0xdd8
    36e4:	add	x1, sp, #0xdc8
    36e8:	mov	x0, x19
    36ec:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    36f0:	mov	x0, x19
    36f4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    36f8:	mov	x2, x21
    36fc:	mov	x1, x19
    3700:	mov	x0, x22
    3704:	bl	0 <__cxa_atexit>
    3708:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    370c:	add	x0, x0, #0x0
    3710:	str	x0, [sp, #3560]
    3714:	mov	x0, #0x2e                  	// #46
    3718:	str	x0, [sp, #3568]
    371c:	strb	wzr, [sp, #3591]
    3720:	add	x0, sp, #0xe07
    3724:	str	x0, [sp, #3576]
    3728:	add	x19, x20, #0x758
    372c:	add	x3, sp, #0xdf8
    3730:	add	x2, sp, #0xde8
    3734:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3738:	add	x1, x1, #0x0
    373c:	mov	x0, x19
    3740:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3744:	mov	x2, x21
    3748:	mov	x1, x19
    374c:	mov	x0, x22
    3750:	bl	0 <__cxa_atexit>
    3754:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3758:	add	x0, x0, #0x0
    375c:	str	x0, [sp, #3592]
    3760:	str	x23, [sp, #3600]
    3764:	strb	wzr, [sp, #3623]
    3768:	add	x0, sp, #0xe27
    376c:	str	x0, [sp, #3608]
    3770:	add	x20, x20, #0x820
    3774:	add	x3, sp, #0xe18
    3778:	add	x2, sp, #0xe08
    377c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3780:	add	x1, x1, #0x0
    3784:	mov	x0, x20
    3788:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    378c:	mov	x2, x21
    3790:	mov	x1, x20
    3794:	mov	x0, x22
    3798:	bl	0 <__cxa_atexit>
    379c:	ldp	x19, x20, [sp, #16]
    37a0:	ldp	x21, x22, [sp, #32]
    37a4:	ldp	x23, x24, [sp, #48]
    37a8:	ldp	x25, x26, [sp, #64]
    37ac:	ldp	x27, x28, [sp, #80]
    37b0:	ldp	x29, x30, [sp]
    37b4:	add	sp, sp, #0xe70
    37b8:	ret
    37bc:	add	x19, sp, #0xe58
    37c0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    37c4:	add	x1, x1, #0x0
    37c8:	mov	x0, x19
    37cc:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    37d0:	bl	0 <_ZN4llvm4errsEv>
    37d4:	mov	x4, x0
    37d8:	mov	x2, #0x0                   	// #0
    37dc:	mov	x3, #0x0                   	// #0
    37e0:	mov	x1, x19
    37e4:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    37e8:	add	x0, x0, #0x0
    37ec:	add	x0, x0, #0xc20
    37f0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
    37f4:	b	e14 <_Z41__static_initialization_and_destruction_0ii+0x6d0>
    37f8:	add	x19, sp, #0xe40
    37fc:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3800:	add	x1, x1, #0x0
    3804:	mov	x0, x19
    3808:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    380c:	bl	0 <_ZN4llvm4errsEv>
    3810:	mov	x4, x0
    3814:	mov	x2, #0x0                   	// #0
    3818:	mov	x3, #0x0                   	// #0
    381c:	mov	x1, x19
    3820:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3824:	add	x0, x0, #0x0
    3828:	add	x0, x0, #0xc20
    382c:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
    3830:	b	e20 <_Z41__static_initialization_and_destruction_0ii+0x6dc>
    3834:	add	x19, sp, #0xe28
    3838:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    383c:	add	x1, x1, #0x0
    3840:	mov	x0, x19
    3844:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3848:	bl	0 <_ZN4llvm4errsEv>
    384c:	mov	x4, x0
    3850:	mov	x2, #0x0                   	// #0
    3854:	mov	x3, #0x0                   	// #0
    3858:	mov	x1, x19
    385c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3860:	add	x0, x0, #0x0
    3864:	add	x0, x0, #0xc20
    3868:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
    386c:	b	e3c <_Z41__static_initialization_and_destruction_0ii+0x6f8>
    3870:	adrp	x3, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3874:	add	x3, x3, #0x0
    3878:	mov	w2, #0x43                  	// #67
    387c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3880:	add	x1, x1, #0x0
    3884:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
    3888:	add	x0, x0, #0x0
    388c:	bl	0 <__assert_fail>

0000000000003890 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>:
    3890:	stp	x29, x30, [sp, #-16]!
    3894:	mov	x29, sp
    3898:	mov	w1, #0xffff                	// #65535
    389c:	mov	w0, #0x1                   	// #1
    38a0:	bl	744 <_Z41__static_initialization_and_destruction_0ii>
    38a4:	ldp	x29, x30, [sp], #16
    38a8:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x8>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #9]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #9]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldrb	w2, [x2, #8]
  18:	ldrb	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #160]
  18:	ldr	x1, [x19, #168]
  1c:	cmp	x0, x1
  20:	b.eq	28 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x28>  // b.none
  24:	str	x0, [x19, #168]
  28:	ldr	x21, [x19, #136]
  2c:	ldr	x22, [x19, #144]
  30:	cmp	x21, x22
  34:	b.eq	68 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x68>  // b.none
  38:	mov	x20, x21
  3c:	b	50 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x50>
  40:	bl	0 <_ZdlPv>
  44:	add	x20, x20, #0x20
  48:	cmp	x22, x20
  4c:	b.eq	64 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x64>  // b.none
  50:	mov	x1, x20
  54:	ldr	x0, [x1], #16
  58:	cmp	x0, x1
  5c:	b.ne	40 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x40>  // b.any
  60:	b	44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x44>
  64:	str	x21, [x19, #144]
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xb8
  14:	bl	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xb8
  10:	bl	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x3, x0
   4:	ldrb	w0, [x1, #40]
   8:	cbz	w0, 5c <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x5c>
   c:	ldrb	w0, [x3, #40]
  10:	cbz	w0, 5c <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x5c>
  14:	ldr	x2, [x3, #16]
  18:	ldr	x4, [x1, #16]
  1c:	cmp	x2, x4
  20:	b.eq	30 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x30>  // b.none
  24:	mov	w0, #0x0                   	// #0
  28:	eor	w0, w0, #0x1
  2c:	ret
  30:	cbz	x2, 28 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x28>
  34:	stp	x29, x30, [sp, #-16]!
  38:	mov	x29, sp
  3c:	ldr	x1, [x1, #8]
  40:	ldr	x0, [x3, #8]
  44:	bl	0 <memcmp>
  48:	cmp	w0, #0x0
  4c:	cset	w0, eq  // eq = none
  50:	eor	w0, w0, #0x1
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x1, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
  1c:	ldr	x0, [x0]
  20:	add	x0, x0, #0x10
  24:	str	x0, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldr	x20, [x19, #136]
  4c:	ldr	x21, [x19, #144]
  50:	cmp	x20, x21
  54:	b.ne	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xac>  // b.any
  58:	ldr	x0, [x19, #136]
  5c:	cbz	x0, 64 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x64>
  60:	bl	0 <_ZdlPv>
  64:	ldr	x0, [x19, #104]
  68:	ldr	x1, [x19, #96]
  6c:	cmp	x0, x1
  70:	b.eq	78 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x78>  // b.none
  74:	bl	0 <free>
  78:	ldr	x0, [x19, #64]
  7c:	add	x19, x19, #0x50
  80:	cmp	x0, x19
  84:	b.eq	8c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x8c>  // b.none
  88:	bl	0 <free>
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldr	x21, [sp, #32]
  94:	ldp	x29, x30, [sp], #48
  98:	ret
  9c:	bl	0 <_ZdlPv>
  a0:	add	x20, x20, #0x20
  a4:	cmp	x21, x20
  a8:	b.eq	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x58>  // b.none
  ac:	mov	x1, x20
  b0:	ldr	x0, [x1], #16
  b4:	cmp	x0, x1
  b8:	b.ne	9c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x9c>  // b.any
  bc:	b	a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xa0>

Disassembly of section .text._ZN4llvm2cl5aliasD2Ev:

0000000000000000 <_ZN4llvm2cl5aliasD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #104]
  14:	ldr	x1, [x19, #96]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl5aliasD1Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x19, x19, #0x50
  2c:	cmp	x0, x19
  30:	b.eq	38 <_ZN4llvm2cl5aliasD1Ev+0x38>  // b.none
  34:	bl	0 <free>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x1, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  1c:	ldr	x0, [x0]
  20:	add	x0, x0, #0x10
  24:	str	x0, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldr	x20, [x19, #136]
  4c:	ldr	x21, [x19, #144]
  50:	cmp	x20, x21
  54:	b.ne	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb8>  // b.any
  58:	ldr	x0, [x19, #136]
  5c:	cbz	x0, 64 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x64>
  60:	bl	0 <_ZdlPv>
  64:	ldr	x0, [x19, #104]
  68:	ldr	x1, [x19, #96]
  6c:	cmp	x0, x1
  70:	b.eq	78 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x78>  // b.none
  74:	bl	0 <free>
  78:	ldr	x0, [x19, #64]
  7c:	add	x1, x19, #0x50
  80:	cmp	x0, x1
  84:	b.eq	8c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x8c>  // b.none
  88:	bl	0 <free>
  8c:	mov	x1, #0xe0                  	// #224
  90:	mov	x0, x19
  94:	bl	0 <_ZdlPvm>
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldr	x21, [sp, #32]
  a0:	ldp	x29, x30, [sp], #48
  a4:	ret
  a8:	bl	0 <_ZdlPv>
  ac:	add	x20, x20, #0x20
  b0:	cmp	x21, x20
  b4:	b.eq	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>  // b.none
  b8:	mov	x1, x20
  bc:	ldr	x0, [x1], #16
  c0:	cmp	x0, x1
  c4:	b.ne	a8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xa8>  // b.any
  c8:	b	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xac>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x19, x19, #0x50
  54:	cmp	x0, x19
  58:	b.eq	60 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x19, x19, #0x50
  54:	cmp	x0, x19
  58:	b.eq	60 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x19, x19, #0x50
  54:	cmp	x0, x19
  58:	b.eq	60 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #168]
  48:	ldr	x0, [x19, #176]
  4c:	add	x1, x19, #0xc0
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldr	x0, [x19, #104]
  74:	ldr	x1, [x19, #96]
  78:	cmp	x0, x1
  7c:	b.eq	84 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x84>  // b.none
  80:	bl	0 <free>
  84:	ldr	x0, [x19, #64]
  88:	add	x19, x19, #0x50
  8c:	cmp	x0, x19
  90:	b.eq	98 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	str	xzr, [x0]
   4:	str	xzr, [x0, #8]
   8:	mov	w2, #0x1                   	// #1
   c:	strb	w2, [x0, #16]
  10:	strb	w2, [x0, #17]
  14:	ldrb	w2, [x1]
  18:	cbz	w2, 28 <_ZN4llvm5TwineC1EPKc+0x28>
  1c:	str	x1, [x0]
  20:	mov	w1, #0x3                   	// #3
  24:	strb	w1, [x0, #16]
  28:	ret

Disassembly of section .text._ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE:

0000000000000000 <_ZN4llvm2cl6OptionC1ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>:
   0:	adrp	x3, 0 <_ZTVN4llvm2cl6OptionE>
   4:	ldr	x3, [x3]
   8:	add	x3, x3, #0x10
   c:	str	x3, [x0]
  10:	strh	wzr, [x0, #8]
  14:	ldrb	w3, [x0, #10]
  18:	bfxil	w3, w1, #0, #3
  1c:	and	w3, w3, #0xffffffe7
  20:	bfi	w3, w2, #5, #2
  24:	strb	w3, [x0, #10]
  28:	ldrh	w1, [x0, #10]
  2c:	and	w1, w1, #0xfffffe7f
  30:	strh	w1, [x0, #10]
  34:	ubfx	x1, x1, #8, #32
  38:	and	w1, w1, #0x80
  3c:	strb	w1, [x0, #11]
  40:	strh	wzr, [x0, #12]
  44:	strh	wzr, [x0, #14]
  48:	str	xzr, [x0, #16]
  4c:	str	xzr, [x0, #24]
  50:	str	xzr, [x0, #32]
  54:	str	xzr, [x0, #40]
  58:	str	xzr, [x0, #48]
  5c:	str	xzr, [x0, #56]
  60:	add	x1, x0, #0x50
  64:	str	x1, [x0, #64]
  68:	mov	w2, #0x1                   	// #1
  6c:	str	w2, [x0, #76]
  70:	add	x3, x0, #0x80
  74:	str	xzr, [x0, #88]
  78:	str	x3, [x0, #96]
  7c:	str	x3, [x0, #104]
  80:	str	w2, [x0, #112]
  84:	str	wzr, [x0, #116]
  88:	str	wzr, [x0, #120]
  8c:	adrp	x1, 0 <_ZN4llvm2cl15GeneralCategoryE>
  90:	ldr	x1, [x1]
  94:	str	x1, [x0, #80]
  98:	str	w2, [x0, #72]
  9c:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-272]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	ldp	x6, x7, [x0]
  14:	stp	x6, x7, [sp, #32]
  18:	ldp	x6, x7, [x0, #16]
  1c:	stp	x6, x7, [sp, #48]
  20:	ldr	x0, [x0, #32]
  24:	str	x0, [sp, #64]
  28:	ldp	x6, x7, [x1]
  2c:	stp	x6, x7, [sp, #72]
  30:	ldp	x6, x7, [x1, #16]
  34:	stp	x6, x7, [sp, #88]
  38:	ldr	x0, [x1, #32]
  3c:	str	x0, [sp, #104]
  40:	ldp	x0, x1, [x2]
  44:	stp	x0, x1, [sp, #112]
  48:	ldp	x0, x1, [x2, #16]
  4c:	stp	x0, x1, [sp, #128]
  50:	ldr	x0, [x2, #32]
  54:	str	x0, [sp, #144]
  58:	ldp	x0, x1, [x3]
  5c:	stp	x0, x1, [sp, #152]
  60:	ldp	x0, x1, [x3, #16]
  64:	stp	x0, x1, [sp, #168]
  68:	ldr	x0, [x3, #32]
  6c:	str	x0, [sp, #184]
  70:	ldp	x0, x1, [x4]
  74:	stp	x0, x1, [sp, #192]
  78:	ldp	x0, x1, [x4, #16]
  7c:	stp	x0, x1, [sp, #208]
  80:	ldr	x0, [x4, #32]
  84:	str	x0, [sp, #224]
  88:	ldp	x0, x1, [x5]
  8c:	stp	x0, x1, [sp, #232]
  90:	ldp	x0, x1, [x5, #16]
  94:	stp	x0, x1, [sp, #248]
  98:	ldr	x0, [x5, #32]
  9c:	str	x0, [sp, #264]
  a0:	add	x1, x8, #0x10
  a4:	str	x1, [x8]
  a8:	str	wzr, [x8, #8]
  ac:	mov	w0, #0x4                   	// #4
  b0:	str	w0, [x8, #12]
  b4:	mov	x3, #0x28                  	// #40
  b8:	mov	x2, #0x6                   	// #6
  bc:	mov	x0, x8
  c0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  c4:	ldr	w0, [x19, #8]
  c8:	add	x0, x0, x0, lsl #2
  cc:	ldr	x3, [x19]
  d0:	mov	x2, #0xf0                  	// #240
  d4:	add	x1, sp, #0x20
  d8:	add	x0, x3, x0, lsl #3
  dc:	bl	0 <memcpy>
  e0:	ldr	w0, [x19, #8]
  e4:	mov	w1, w0
  e8:	add	x1, x1, #0x6
  ec:	ldr	w2, [x19, #12]
  f0:	cmp	x1, x2
  f4:	b.hi	110 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_+0x110>  // b.pmore
  f8:	add	w0, w0, #0x6
  fc:	str	w0, [x19, #8]
 100:	mov	x0, x19
 104:	ldr	x19, [sp, #16]
 108:	ldp	x29, x30, [sp], #272
 10c:	ret
 110:	adrp	x3, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	adrp	x1, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 120:	add	x1, x1, #0x0
 124:	adrp	x0, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 128:	add	x0, x0, #0x0
 12c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_EEENS0_11ValuesClassEDpT_>:
   0:	sub	sp, sp, #0x50
   4:	ldp	x4, x5, [x0]
   8:	ldp	x2, x3, [x0, #16]
   c:	ldr	x0, [x0, #32]
  10:	str	x0, [sp, #32]
  14:	ldp	x6, x7, [x1]
  18:	stp	x6, x7, [sp, #40]
  1c:	ldp	x6, x7, [x1, #16]
  20:	stp	x6, x7, [sp, #56]
  24:	ldr	x0, [x1, #32]
  28:	str	x0, [sp, #72]
  2c:	add	x0, x8, #0x10
  30:	str	x0, [x8]
  34:	mov	w1, #0x4                   	// #4
  38:	str	w1, [x8, #12]
  3c:	stp	x4, x5, [x8, #16]
  40:	stp	x2, x3, [x8, #32]
  44:	ldp	x2, x3, [sp, #32]
  48:	stp	x2, x3, [x8, #48]
  4c:	ldp	x2, x3, [sp, #48]
  50:	stp	x2, x3, [x8, #64]
  54:	ldp	x2, x3, [sp, #64]
  58:	stp	x2, x3, [x8, #80]
  5c:	mov	w0, #0x2                   	// #2
  60:	str	w0, [x8, #8]
  64:	mov	x0, x8
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	ldp	x4, x5, [x0]
  14:	stp	x4, x5, [sp, #40]
  18:	ldp	x4, x5, [x0, #16]
  1c:	stp	x4, x5, [sp, #56]
  20:	ldr	x0, [x0, #32]
  24:	str	x0, [sp, #72]
  28:	ldp	x4, x5, [x1]
  2c:	stp	x4, x5, [sp, #80]
  30:	ldp	x4, x5, [x1, #16]
  34:	stp	x4, x5, [sp, #96]
  38:	ldr	x0, [x1, #32]
  3c:	str	x0, [sp, #112]
  40:	ldp	x0, x1, [x2]
  44:	stp	x0, x1, [sp, #120]
  48:	ldp	x0, x1, [x2, #16]
  4c:	stp	x0, x1, [sp, #136]
  50:	ldr	x0, [x2, #32]
  54:	str	x0, [sp, #152]
  58:	add	x0, x8, #0x10
  5c:	str	x0, [x8]
  60:	mov	w1, #0x4                   	// #4
  64:	str	w1, [x8, #12]
  68:	mov	x2, #0x78                  	// #120
  6c:	add	x1, sp, #0x28
  70:	bl	0 <memcpy>
  74:	mov	w0, #0x3                   	// #3
  78:	str	w0, [x19, #8]
  7c:	mov	x0, x19
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #160
  88:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	ldp	x4, x5, [x0]
  14:	stp	x4, x5, [sp, #32]
  18:	ldp	x4, x5, [x0, #16]
  1c:	stp	x4, x5, [sp, #48]
  20:	ldr	x0, [x0, #32]
  24:	str	x0, [sp, #64]
  28:	ldp	x4, x5, [x1]
  2c:	stp	x4, x5, [sp, #72]
  30:	ldp	x4, x5, [x1, #16]
  34:	stp	x4, x5, [sp, #88]
  38:	ldr	x0, [x1, #32]
  3c:	str	x0, [sp, #104]
  40:	ldp	x0, x1, [x2]
  44:	stp	x0, x1, [sp, #112]
  48:	ldp	x0, x1, [x2, #16]
  4c:	stp	x0, x1, [sp, #128]
  50:	ldr	x0, [x2, #32]
  54:	str	x0, [sp, #144]
  58:	ldp	x0, x1, [x3]
  5c:	stp	x0, x1, [sp, #152]
  60:	ldp	x0, x1, [x3, #16]
  64:	stp	x0, x1, [sp, #168]
  68:	ldr	x0, [x3, #32]
  6c:	str	x0, [sp, #184]
  70:	add	x0, x8, #0x10
  74:	str	x0, [x8]
  78:	mov	w20, #0x4                   	// #4
  7c:	str	w20, [x8, #12]
  80:	mov	x2, #0xa0                  	// #160
  84:	add	x1, sp, #0x20
  88:	bl	0 <memcpy>
  8c:	str	w20, [x19, #8]
  90:	mov	x0, x19
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x29, x30, [sp], #192
  9c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cmp	x0, x1
  14:	b.eq	64 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x64>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	str	x23, [sp, #48]
  20:	mov	x20, x1
  24:	ldr	w22, [x1, #8]
  28:	mov	w23, w22
  2c:	ldr	w21, [x0, #8]
  30:	cmp	x21, w22, uxtw
  34:	b.cc	94 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x94>  // b.lo, b.ul, b.last
  38:	cbz	x23, 58 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x58>
  3c:	lsl	x2, x23, #3
  40:	ldr	x1, [x1]
  44:	ldr	x0, [x0]
  48:	bl	0 <memmove>
  4c:	ldr	w0, [x19, #12]
  50:	cmp	x23, x0
  54:	b.hi	74 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x74>  // b.pmore
  58:	str	w22, [x19, #8]
  5c:	ldp	x21, x22, [sp, #32]
  60:	ldr	x23, [sp, #48]
  64:	mov	x0, x19
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret
  74:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  78:	add	x3, x3, #0x0
  7c:	mov	w2, #0x43                  	// #67
  80:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  84:	add	x1, x1, #0x0
  88:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  8c:	add	x0, x0, #0x0
  90:	bl	0 <__assert_fail>
  94:	ldr	w0, [x0, #12]
  98:	cmp	x23, x0
  9c:	b.hi	100 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x100>  // b.pmore
  a0:	cbz	x21, b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  a4:	lsl	x2, x21, #3
  a8:	ldr	x1, [x1]
  ac:	ldr	x0, [x19]
  b0:	bl	0 <memmove>
  b4:	ldr	x0, [x20]
  b8:	lsl	x21, x21, #3
  bc:	add	x1, x0, x21
  c0:	ldr	w2, [x20, #8]
  c4:	lsl	x2, x2, #3
  c8:	add	x0, x0, x2
  cc:	cmp	x1, x0
  d0:	b.eq	e4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xe4>  // b.none
  d4:	ldr	x0, [x19]
  d8:	sub	x2, x2, x21
  dc:	add	x0, x0, x21
  e0:	bl	0 <memcpy>
  e4:	ldr	w0, [x19, #12]
  e8:	cmp	x23, x0
  ec:	b.hi	120 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x120>  // b.pmore
  f0:	str	w22, [x19, #8]
  f4:	ldp	x21, x22, [sp, #32]
  f8:	ldr	x23, [sp, #48]
  fc:	b	64 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x64>
 100:	str	wzr, [x19, #8]
 104:	mov	x3, #0x8                   	// #8
 108:	mov	x2, x23
 10c:	add	x1, x19, #0x10
 110:	mov	x0, x19
 114:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 118:	mov	x21, #0x0                   	// #0
 11c:	b	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
 120:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0x43                  	// #67
 12c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 130:	add	x1, x1, #0x0
 134:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 138:	add	x0, x0, #0x0
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA13_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA13_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA30_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA30_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIiLb0ENS0_6parserIiEEEEA14_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIiLb0ENS0_6parserIiEEEEA14_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x21
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	x1, [x20]
  3c:	ldr	x0, [x20, #8]
  40:	str	x1, [x19, #32]
  44:	str	x0, [x19, #40]
  48:	ldr	x0, [x22]
  4c:	ldr	w1, [x0]
  50:	str	w1, [x19, #136]
  54:	mov	w1, #0x1                   	// #1
  58:	strb	w1, [x19, #156]
  5c:	ldr	w0, [x0]
  60:	str	w0, [x19, #152]
  64:	ldp	x19, x20, [sp, #16]
  68:	ldp	x21, x22, [sp, #32]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA15_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA15_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA8_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA8_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x20, x1
  1c:	mov	x23, x2
  20:	mov	x22, x3
  24:	mov	x21, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x20
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	w1, [x23]
  44:	cmp	w1, #0x8
  48:	b.eq	94 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_+0x94>  // b.none
  4c:	ldrb	w0, [x19, #11]
  50:	ubfx	x2, x0, #1, #5
  54:	orr	w1, w1, w2
  58:	bfi	w0, w1, #1, #5
  5c:	strb	w0, [x19, #11]
  60:	ldr	x1, [x22]
  64:	ldr	x0, [x22, #8]
  68:	str	x1, [x19, #32]
  6c:	str	x0, [x19, #40]
  70:	ldr	x1, [x21]
  74:	ldr	x0, [x21, #8]
  78:	str	x1, [x19, #48]
  7c:	str	x0, [x19, #56]
  80:	ldp	x19, x20, [sp, #16]
  84:	ldp	x21, x22, [sp, #32]
  88:	ldr	x23, [sp, #48]
  8c:	ldp	x29, x30, [sp], #64
  90:	ret
  94:	ldr	x0, [x19, #24]
  98:	cmp	x0, #0x1
  9c:	b.eq	4c <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_+0x4c>  // b.none
  a0:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x50d                 	// #1293
  ac:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>
  b0:	add	x1, x1, #0x0
  b4:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>
  b8:	add	x0, x0, #0x0
  bc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA16_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA16_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x21
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	x1, [x20]
  3c:	ldr	x0, [x20, #8]
  40:	str	x1, [x19, #32]
  44:	str	x0, [x19, #40]
  48:	ldr	x0, [x22]
  4c:	ldr	w0, [x0]
  50:	str	w0, [x19, #136]
  54:	mov	w1, #0x1                   	// #1
  58:	strb	w1, [x19, #156]
  5c:	str	w0, [x19, #152]
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x21, x22, [sp, #32]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	ldr	x3, [x1]
   4:	ldr	x1, [x1, #8]
   8:	str	x3, [x0, #32]
   c:	str	x1, [x0, #40]
  10:	ldr	x1, [x2]
  14:	ldrb	w2, [x1]
  18:	strb	w2, [x0, #136]
  1c:	mov	w2, #0x1                   	// #1
  20:	strb	w2, [x0, #153]
  24:	ldrb	w1, [x1]
  28:	strb	w1, [x0, #152]
  2c:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x20
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	mov	x2, x22
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA39_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA39_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x20, x1
  1c:	mov	x23, x2
  20:	mov	x21, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x20
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrb	w0, [x19, #10]
  44:	ldr	w1, [x23]
  48:	bfi	w0, w1, #5, #2
  4c:	strb	w0, [x19, #10]
  50:	mov	x2, x22
  54:	mov	x1, x21
  58:	mov	x0, x19
  5c:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA39_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x21, x22, [sp, #32]
  68:	ldr	x23, [sp, #48]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x20
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	mov	x2, x22
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x20
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	mov	x2, x22
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZN4llvm2cl5applyINS0_5aliasENS0_8aliasoptEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_5aliasENS0_8aliasoptEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x1]
  14:	ldr	x0, [x0, #136]
  18:	cbz	x0, 58 <_ZN4llvm2cl5applyINS0_5aliasENS0_8aliasoptEEEvPT_RKT0_+0x58>
  1c:	str	xzr, [sp, #48]
  20:	mov	w0, #0x1                   	// #1
  24:	strb	w0, [sp, #57]
  28:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_5aliasENS0_8aliasoptEEEvPT_RKT0_>
  2c:	add	x0, x0, #0x0
  30:	str	x0, [sp, #40]
  34:	mov	w0, #0x3                   	// #3
  38:	strb	w0, [sp, #56]
  3c:	bl	0 <_ZN4llvm4errsEv>
  40:	mov	x4, x0
  44:	mov	x2, #0x0                   	// #0
  48:	mov	x3, #0x0                   	// #0
  4c:	add	x1, sp, #0x28
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  58:	str	x20, [x19, #136]
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x21
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	x1, [x20]
  3c:	ldr	x0, [x20, #8]
  40:	str	x1, [x19, #32]
  44:	str	x0, [x19, #40]
  48:	mov	x1, x22
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEEA11_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEEA11_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x21
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	x1, [x20]
  3c:	ldr	x0, [x20, #8]
  40:	str	x1, [x19, #32]
  44:	str	x0, [x19, #40]
  48:	mov	x1, x22
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEEA11_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x1]
  18:	add	x0, sp, #0x40
  1c:	str	x0, [sp, #48]
  20:	mov	x2, #0xffffffffffffffff    	// #-1
  24:	cbz	x21, 34 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x34>
  28:	mov	x0, x21
  2c:	bl	0 <strlen>
  30:	add	x2, x21, x0
  34:	add	x19, sp, #0x30
  38:	mov	w3, #0x0                   	// #0
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>
  48:	mov	x1, x19
  4c:	add	x0, x20, #0x88
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  54:	mov	w0, #0x1                   	// #1
  58:	strb	w0, [x20, #208]
  5c:	mov	x1, x19
  60:	add	x0, x20, #0xb0
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  68:	ldr	x0, [sp, #48]
  6c:	add	x19, x19, #0x10
  70:	cmp	x0, x19
  74:	b.eq	7c <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x7c>  // b.none
  78:	bl	0 <_ZdlPv>
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #80
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x23, x2
  20:	mov	x20, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrb	w0, [x19, #10]
  44:	ldr	w1, [x23]
  48:	bfi	w0, w1, #5, #2
  4c:	strb	w0, [x19, #10]
  50:	ldr	x1, [x20]
  54:	ldr	x0, [x20, #8]
  58:	str	x1, [x19, #32]
  5c:	str	x0, [x19, #40]
  60:	mov	x1, x22
  64:	mov	x0, x19
  68:	bl	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x21, x22, [sp, #32]
  74:	ldr	x23, [sp, #48]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA5_cJNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA5_cJNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x22, x1
  1c:	mov	x21, x2
  20:	mov	x20, x3
  24:	mov	x23, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x22
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x21]
  44:	ldr	x0, [x21, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x20]
  54:	ldr	x0, [x20, #8]
  58:	str	x1, [x19, #48]
  5c:	str	x0, [x19, #56]
  60:	mov	x1, x23
  64:	mov	x0, x19
  68:	bl	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA5_cJNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x21, x22, [sp, #32]
  74:	ldr	x23, [sp, #48]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x23, x2
  20:	mov	x20, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrb	w0, [x19, #10]
  44:	ldr	w1, [x23]
  48:	bfi	w0, w1, #5, #2
  4c:	strb	w0, [x19, #10]
  50:	ldr	x1, [x20]
  54:	ldr	x0, [x20, #8]
  58:	str	x1, [x19, #32]
  5c:	str	x0, [x19, #40]
  60:	mov	x1, x22
  64:	mov	x0, x19
  68:	bl	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x21, x22, [sp, #32]
  74:	ldr	x23, [sp, #48]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x23, x2
  20:	mov	x20, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x23]
  44:	ldr	w0, [x1]
  48:	str	w0, [x19, #136]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [x19, #156]
  54:	ldr	w1, [x1]
  58:	str	w1, [x19, #152]
  5c:	ldr	x1, [x20]
  60:	ldr	x0, [x20, #8]
  64:	str	x1, [x19, #32]
  68:	str	x0, [x19, #40]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x1, x19, #0x50
  54:	cmp	x0, x1
  58:	b.eq	60 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	mov	x1, #0xc8                  	// #200
  64:	mov	x0, x19
  68:	bl	0 <_ZdlPvm>
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x1, x19, #0x50
  54:	cmp	x0, x1
  58:	b.eq	60 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	mov	x1, #0xc8                  	// #200
  64:	mov	x0, x19
  68:	bl	0 <_ZdlPvm>
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZN4llvm2cl5aliasD0Ev:

0000000000000000 <_ZN4llvm2cl5aliasD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #104]
  14:	ldr	x1, [x19, #96]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl5aliasD0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x1, x19, #0x50
  2c:	cmp	x0, x1
  30:	b.eq	38 <_ZN4llvm2cl5aliasD0Ev+0x38>  // b.none
  34:	bl	0 <free>
  38:	mov	x1, #0x90                  	// #144
  3c:	mov	x0, x19
  40:	bl	0 <_ZdlPvm>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #168]
  48:	ldr	x0, [x19, #176]
  4c:	add	x1, x19, #0xc0
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldr	x0, [x19, #104]
  74:	ldr	x1, [x19, #96]
  78:	cmp	x0, x1
  7c:	b.eq	84 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x84>  // b.none
  80:	bl	0 <free>
  84:	ldr	x0, [x19, #64]
  88:	add	x1, x19, #0x50
  8c:	cmp	x0, x1
  90:	b.eq	98 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	mov	x1, #0x100                 	// #256
  9c:	mov	x0, x19
  a0:	bl	0 <_ZdlPvm>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x1, x19, #0x50
  54:	cmp	x0, x1
  58:	b.eq	60 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	mov	x1, #0xc8                  	// #200
  64:	mov	x0, x19
  68:	bl	0 <_ZdlPvm>
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	mov	x25, x1
  1c:	mov	x26, x2
  20:	ldr	x23, [x0, #8]
  24:	ldr	x24, [x0]
  28:	sub	x1, x23, x24
  2c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  30:	cmp	x2, x1, asr #2
  34:	b.eq	e0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xe0>  // b.none
  38:	mov	x20, x0
  3c:	asr	x0, x1, #2
  40:	cmp	x0, #0x0
  44:	csinc	x3, x0, xzr, ne  // ne = any
  48:	adds	x3, x3, x0
  4c:	b.cs	118 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x118>  // b.hs, b.nlast
  50:	mov	x22, #0x1fffffffffffffff    	// #2305843009213693951
  54:	cmp	x3, x22
  58:	csel	x22, x3, x22, ls  // ls = plast
  5c:	sub	x19, x25, x24
  60:	mov	x21, #0x0                   	// #0
  64:	cbz	x3, 74 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x74>
  68:	lsl	x0, x22, #2
  6c:	bl	0 <_Znwm>
  70:	mov	x21, x0
  74:	ldr	w0, [x26]
  78:	str	w0, [x21, x19]
  7c:	cmp	x19, #0x0
  80:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  84:	add	x19, x19, #0x4
  88:	add	x19, x21, x19
  8c:	sub	x23, x23, x25
  90:	cmp	x23, #0x0
  94:	b.le	a8 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xa8>
  98:	mov	x2, x23
  9c:	mov	x1, x25
  a0:	mov	x0, x19
  a4:	bl	0 <memcpy>
  a8:	add	x19, x19, x23
  ac:	cbz	x24, b8 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xb8>
  b0:	mov	x0, x24
  b4:	bl	0 <_ZdlPv>
  b8:	str	x21, [x20]
  bc:	str	x19, [x20, #8]
  c0:	add	x21, x21, x22, lsl #2
  c4:	str	x21, [x20, #16]
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x21, x22, [sp, #32]
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	ldp	x29, x30, [sp], #80
  dc:	ret
  e0:	adrp	x0, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  e4:	add	x0, x0, #0x0
  e8:	bl	0 <_ZSt20__throw_length_errorPKc>
  ec:	mov	x2, x19
  f0:	mov	x1, x24
  f4:	mov	x0, x21
  f8:	bl	0 <memmove>
  fc:	add	x19, x19, #0x4
 100:	add	x19, x21, x19
 104:	sub	x23, x23, x25
 108:	cmp	x23, #0x0
 10c:	b.gt	98 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x98>
 110:	add	x19, x19, x23
 114:	b	b0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xb0>
 118:	sub	x19, x25, x24
 11c:	mov	x22, #0x1fffffffffffffff    	// #2305843009213693951
 120:	b	68 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x68>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x26, x2
  24:	ldr	x19, [x0, #8]
  28:	ldr	x23, [x0]
  2c:	sub	x0, x19, x23
  30:	mov	x2, #0x3ffffffffffffff     	// #288230376151711743
  34:	cmp	x2, x0, asr #5
  38:	b.eq	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb0>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x1
  44:	asr	x1, x0, #5
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	1b4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b4>  // b.hs, b.nlast
  58:	mov	x24, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	x0, x24
  60:	csel	x24, x0, x24, ls  // ls = plast
  64:	sub	x27, x20, x23
  68:	mov	x21, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  70:	lsl	x0, x24, #5
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	add	x0, x21, x27
  80:	add	x1, x0, #0x10
  84:	str	x1, [x21, x27]
  88:	ldr	x1, [x26]
  8c:	ldr	x2, [x26, #8]
  90:	mov	w3, #0x0                   	// #0
  94:	add	x2, x1, x2
  98:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  9c:	cmp	x20, x23
  a0:	b.eq	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.none
  a4:	mov	x2, x21
  a8:	mov	x3, x23
  ac:	b	dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>
  b0:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  b4:	add	x0, x0, #0x0
  b8:	bl	0 <_ZSt20__throw_length_errorPKc>
  bc:	ldp	x0, x1, [x3, #16]
  c0:	stp	x0, x1, [x2, #16]
  c4:	ldr	x0, [x3, #8]
  c8:	str	x0, [x2, #8]
  cc:	add	x3, x3, #0x20
  d0:	add	x2, x2, #0x20
  d4:	cmp	x25, x3
  d8:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  dc:	add	x0, x2, #0x10
  e0:	str	x0, [x2]
  e4:	mov	x0, x3
  e8:	ldr	x1, [x0], #16
  ec:	cmp	x1, x0
  f0:	b.eq	bc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xbc>  // b.none
  f4:	str	x1, [x2]
  f8:	ldr	x0, [x3, #16]
  fc:	str	x0, [x2, #16]
 100:	b	c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>
 104:	sub	x25, x20, x23
 108:	add	x25, x21, x25
 10c:	add	x25, x25, #0x20
 110:	cmp	x20, x19
 114:	b.eq	17c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x17c>  // b.none
 118:	mov	x3, x20
 11c:	mov	x2, x25
 120:	b	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>
 124:	mov	x25, x21
 128:	b	10c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x10c>
 12c:	ldp	x0, x1, [x3, #16]
 130:	stp	x0, x1, [x2, #16]
 134:	ldr	x0, [x3, #8]
 138:	str	x0, [x2, #8]
 13c:	add	x3, x3, #0x20
 140:	add	x2, x2, #0x20
 144:	cmp	x3, x19
 148:	b.eq	174 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x174>  // b.none
 14c:	add	x0, x2, #0x10
 150:	str	x0, [x2]
 154:	mov	x0, x3
 158:	ldr	x1, [x0], #16
 15c:	cmp	x1, x0
 160:	b.eq	12c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.none
 164:	str	x1, [x2]
 168:	ldr	x0, [x3, #16]
 16c:	str	x0, [x2, #16]
 170:	b	134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>
 174:	sub	x19, x19, x20
 178:	add	x25, x25, x19
 17c:	cbz	x23, 188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 180:	mov	x0, x23
 184:	bl	0 <_ZdlPv>
 188:	str	x21, [x22]
 18c:	str	x25, [x22, #8]
 190:	add	x21, x21, x24, lsl #5
 194:	str	x21, [x22, #16]
 198:	ldp	x19, x20, [sp, #16]
 19c:	ldp	x21, x22, [sp, #32]
 1a0:	ldp	x23, x24, [sp, #48]
 1a4:	ldp	x25, x26, [sp, #64]
 1a8:	ldr	x27, [sp, #80]
 1ac:	ldp	x29, x30, [sp], #96
 1b0:	ret
 1b4:	sub	x27, x20, x23
 1b8:	mov	x24, #0x3ffffffffffffff     	// #288230376151711743
 1bc:	b	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	str	w1, [sp, #44]
  14:	add	x0, sp, #0x60
  18:	str	x0, [sp, #80]
  1c:	str	xzr, [sp, #88]
  20:	strb	wzr, [sp, #96]
  24:	cbz	x4, 144 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x144>
  28:	mov	x1, x4
  2c:	add	x0, sp, #0x30
  30:	add	x20, x0, #0x10
  34:	str	x20, [sp, #48]
  38:	mov	w3, #0x0                   	// #0
  3c:	add	x2, x4, x5
  40:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  44:	ldr	x0, [sp, #80]
  48:	ldr	x1, [sp, #48]
  4c:	cmp	x1, x20
  50:	b.eq	168 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x168>  // b.none
  54:	add	x2, sp, #0x60
  58:	cmp	x0, x2
  5c:	b.eq	1b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1b8>  // b.none
  60:	ldr	x2, [sp, #96]
  64:	str	x1, [sp, #80]
  68:	ldr	x1, [sp, #56]
  6c:	str	x1, [sp, #88]
  70:	ldr	x1, [sp, #64]
  74:	str	x1, [sp, #96]
  78:	cbz	x0, 1cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1cc>
  7c:	str	x0, [sp, #48]
  80:	str	x2, [sp, #64]
  84:	str	xzr, [sp, #56]
  88:	ldr	x0, [sp, #48]
  8c:	strb	wzr, [x0]
  90:	ldr	x0, [sp, #48]
  94:	add	x1, sp, #0x40
  98:	cmp	x0, x1
  9c:	b.eq	a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xa4>  // b.none
  a0:	bl	0 <_ZdlPv>
  a4:	ldr	x0, [x19, #144]
  a8:	ldr	x1, [x19, #152]
  ac:	cmp	x0, x1
  b0:	b.eq	190 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x190>  // b.none
  b4:	add	x1, x0, #0x10
  b8:	str	x1, [x0]
  bc:	ldr	x1, [sp, #80]
  c0:	mov	w3, #0x0                   	// #0
  c4:	ldr	x2, [sp, #88]
  c8:	add	x2, x1, x2
  cc:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  d0:	ldr	x0, [x19, #144]
  d4:	add	x0, x0, #0x20
  d8:	str	x0, [x19, #144]
  dc:	ldr	w2, [sp, #44]
  e0:	strh	w2, [x19, #12]
  e4:	ldr	x1, [x19, #168]
  e8:	ldr	x0, [x19, #176]
  ec:	cmp	x1, x0
  f0:	b.eq	1a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1a4>  // b.none
  f4:	str	w2, [x1]
  f8:	ldr	x0, [x19, #168]
  fc:	add	x0, x0, #0x4
 100:	str	x0, [x19, #168]
 104:	ldr	x0, [x19, #208]
 108:	cbz	x0, 1b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1b4>
 10c:	add	x20, sp, #0x50
 110:	add	x0, x19, #0xc0
 114:	ldr	x2, [x0, #24]
 118:	mov	x1, x20
 11c:	blr	x2
 120:	ldr	x0, [sp, #80]
 124:	add	x20, x20, #0x10
 128:	cmp	x0, x20
 12c:	b.eq	134 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x134>  // b.none
 130:	bl	0 <_ZdlPv>
 134:	mov	w0, #0x0                   	// #0
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x29, x30, [sp], #112
 140:	ret
 144:	add	x0, sp, #0x40
 148:	str	x0, [sp, #48]
 14c:	str	xzr, [sp, #56]
 150:	strb	wzr, [sp, #64]
 154:	ldr	x0, [sp, #56]
 158:	str	x0, [sp, #88]
 15c:	ldr	x1, [sp, #80]
 160:	strb	wzr, [x1, x0]
 164:	b	84 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x84>
 168:	ldr	x2, [sp, #56]
 16c:	cbz	x2, 154 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x154>
 170:	cmp	x2, #0x1
 174:	b.eq	184 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x184>  // b.none
 178:	add	x1, sp, #0x40
 17c:	bl	0 <memcpy>
 180:	b	154 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x154>
 184:	ldrb	w1, [sp, #64]
 188:	strb	w1, [x0]
 18c:	b	154 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x154>
 190:	add	x2, sp, #0x50
 194:	mov	x1, x0
 198:	add	x0, x19, #0x88
 19c:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 1a0:	b	dc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xdc>
 1a4:	add	x2, sp, #0x2c
 1a8:	add	x0, x19, #0xa0
 1ac:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 1b0:	b	104 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x104>
 1b4:	bl	0 <_ZSt25__throw_bad_function_callv>
 1b8:	str	x1, [sp, #80]
 1bc:	ldr	x0, [sp, #56]
 1c0:	str	x0, [sp, #88]
 1c4:	ldr	x0, [sp, #64]
 1c8:	str	x0, [sp, #96]
 1cc:	add	x0, sp, #0x40
 1d0:	str	x0, [sp, #48]
 1d4:	b	84 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x84>

Threads.cpp.o:     file format elf64-littleaarch64


Timer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld5Timer4stopEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  14:	ldr	x1, [x19]
  18:	sub	x1, x0, x1
  1c:	ldr	x0, [x19, #8]
  20:	add	x0, x0, x1
  24:	str	x0, [x19, #8]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

0000000000000034 <_ZN3lld11ScopedTimer4stopEv>:
  34:	stp	x29, x30, [sp, #-32]!
  38:	mov	x29, sp
  3c:	str	x19, [sp, #16]
  40:	mov	x19, x0
  44:	ldr	x0, [x0]
  48:	cbz	x0, 54 <_ZN3lld11ScopedTimer4stopEv+0x20>
  4c:	bl	0 <_ZN3lld5Timer4stopEv>
  50:	str	xzr, [x19]
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

0000000000000060 <_ZN3lld11ScopedTimerD1Ev>:
  60:	stp	x29, x30, [sp, #-16]!
  64:	mov	x29, sp
  68:	bl	34 <_ZN3lld11ScopedTimer4stopEv>
  6c:	ldp	x29, x30, [sp], #16
  70:	ret

0000000000000074 <_ZNK3lld5Timer6millisEv>:
  74:	ldr	d0, [x0, #8]
  78:	scvtf	d0, d0
  7c:	mov	x0, #0x848000000000        	// #145685290680320
  80:	movk	x0, #0x412e, lsl #48
  84:	fmov	d1, x0
  88:	fdiv	d0, d0, d1
  8c:	ret

0000000000000090 <_ZN3lld5Timer5startEv>:
  90:	stp	x29, x30, [sp, #-48]!
  94:	mov	x29, sp
  98:	str	x19, [sp, #16]
  9c:	mov	x19, x0
  a0:	ldr	x0, [x0, #72]
  a4:	cbz	x0, b0 <_ZN3lld5Timer5startEv+0x20>
  a8:	ldr	x1, [x19, #8]
  ac:	cbz	x1, c4 <_ZN3lld5Timer5startEv+0x34>
  b0:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  b4:	str	x0, [x19]
  b8:	ldr	x19, [sp, #16]
  bc:	ldp	x29, x30, [sp], #48
  c0:	ret
  c4:	str	x19, [sp, #40]
  c8:	ldr	x1, [x0, #24]
  cc:	ldr	x2, [x0, #32]
  d0:	cmp	x1, x2
  d4:	b.eq	ec <_ZN3lld5Timer5startEv+0x5c>  // b.none
  d8:	str	x19, [x1]
  dc:	ldr	x1, [x0, #24]
  e0:	add	x1, x1, #0x8
  e4:	str	x1, [x0, #24]
  e8:	b	b0 <_ZN3lld5Timer5startEv+0x20>
  ec:	add	x2, sp, #0x28
  f0:	add	x0, x0, #0x10
  f4:	bl	0 <_ZN3lld5Timer4stopEv>
  f8:	b	b0 <_ZN3lld5Timer5startEv+0x20>

00000000000000fc <_ZN3lld11ScopedTimerC1ERNS_5TimerE>:
  fc:	stp	x29, x30, [sp, #-16]!
 100:	mov	x29, sp
 104:	str	x1, [x0]
 108:	mov	x0, x1
 10c:	bl	90 <_ZN3lld5Timer5startEv>
 110:	ldp	x29, x30, [sp], #16
 114:	ret

0000000000000118 <_ZN3lld5TimerC1EN4llvm9StringRefE>:
 118:	stp	x29, x30, [sp, #-32]!
 11c:	mov	x29, sp
 120:	str	x19, [sp, #16]
 124:	mov	x19, x0
 128:	str	xzr, [x0], #16
 12c:	str	xzr, [x19, #16]
 130:	str	xzr, [x0, #8]
 134:	str	xzr, [x0, #16]
 138:	cbz	x1, 164 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x4c>
 13c:	add	x0, x19, #0x38
 140:	str	x0, [x19, #40]
 144:	mov	w3, #0x0                   	// #0
 148:	add	x2, x1, x2
 14c:	add	x0, x19, #0x28
 150:	bl	0 <_ZN3lld5Timer4stopEv>
 154:	str	xzr, [x19, #72]
 158:	ldr	x19, [sp, #16]
 15c:	ldp	x29, x30, [sp], #32
 160:	ret
 164:	add	x0, x19, #0x38
 168:	str	x0, [x19, #40]
 16c:	str	xzr, [x19, #48]
 170:	strb	wzr, [x19, #56]
 174:	b	154 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x3c>

0000000000000178 <_ZN3lld5Timer4rootEv>:
 178:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 17c:	add	x0, x0, #0x0
 180:	ldarb	w0, [x0]
 184:	tbz	w0, #0, 198 <_ZN3lld5Timer4rootEv+0x20>
 188:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 18c:	add	x0, x0, #0x0
 190:	add	x0, x0, #0x8
 194:	ret
 198:	stp	x29, x30, [sp, #-32]!
 19c:	mov	x29, sp
 1a0:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 1a4:	add	x0, x0, #0x0
 1a8:	bl	0 <__cxa_guard_acquire>
 1ac:	cbnz	w0, 1c4 <_ZN3lld5Timer4rootEv+0x4c>
 1b0:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x0, x0, #0x8
 1bc:	ldp	x29, x30, [sp], #32
 1c0:	ret
 1c4:	stp	x19, x20, [sp, #16]
 1c8:	adrp	x19, 0 <_ZN3lld5Timer4stopEv>
 1cc:	add	x19, x19, #0x0
 1d0:	add	x20, x19, #0x8
 1d4:	adrp	x1, 0 <_ZN3lld5Timer4stopEv>
 1d8:	add	x1, x1, #0x0
 1dc:	mov	x2, #0xf                   	// #15
 1e0:	mov	x0, x20
 1e4:	bl	118 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 1e8:	mov	x0, x19
 1ec:	bl	0 <__cxa_guard_release>
 1f0:	adrp	x2, 0 <__dso_handle>
 1f4:	add	x2, x2, #0x0
 1f8:	mov	x1, x20
 1fc:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 200:	add	x0, x0, #0x0
 204:	bl	0 <__cxa_atexit>
 208:	ldp	x19, x20, [sp, #16]
 20c:	b	1b0 <_ZN3lld5Timer4rootEv+0x38>

0000000000000210 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_>:
 210:	stp	x29, x30, [sp, #-32]!
 214:	mov	x29, sp
 218:	stp	x19, x20, [sp, #16]
 21c:	mov	x19, x0
 220:	mov	x20, x3
 224:	str	xzr, [x0], #16
 228:	str	xzr, [x19, #16]
 22c:	str	xzr, [x0, #8]
 230:	str	xzr, [x0, #16]
 234:	cbz	x1, 260 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x50>
 238:	add	x0, x19, #0x38
 23c:	str	x0, [x19, #40]
 240:	mov	w3, #0x0                   	// #0
 244:	add	x2, x1, x2
 248:	add	x0, x19, #0x28
 24c:	bl	0 <_ZN3lld5Timer4stopEv>
 250:	str	x20, [x19, #72]
 254:	ldp	x19, x20, [sp, #16]
 258:	ldp	x29, x30, [sp], #32
 25c:	ret
 260:	add	x0, x19, #0x38
 264:	str	x0, [x19, #40]
 268:	str	xzr, [x19, #48]
 26c:	strb	wzr, [x19, #56]
 270:	b	250 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x40>

0000000000000274 <_ZNK3lld5Timer5printEidb>:
 274:	stp	x29, x30, [sp, #-336]!
 278:	mov	x29, sp
 27c:	stp	x19, x20, [sp, #16]
 280:	stp	x21, x22, [sp, #32]
 284:	str	x23, [sp, #48]
 288:	stp	d8, d9, [sp, #64]
 28c:	mov	x20, x0
 290:	mov	w21, w1
 294:	fmov	d9, d0
 298:	and	w19, w2, #0xff
 29c:	bl	74 <_ZNK3lld5Timer6millisEv>
 2a0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
 2a4:	fmov	d8, x0
 2a8:	fmul	d8, d0, d8
 2ac:	fdiv	d8, d8, d9
 2b0:	add	x1, sp, #0x108
 2b4:	add	x0, sp, #0x118
 2b8:	str	x0, [sp, #264]
 2bc:	str	wzr, [sp, #272]
 2c0:	mov	w23, #0x20                  	// #32
 2c4:	str	w23, [sp, #276]
 2c8:	mov	w0, #0x1                   	// #1
 2cc:	str	w0, [sp, #248]
 2d0:	str	xzr, [sp, #240]
 2d4:	str	xzr, [sp, #232]
 2d8:	str	xzr, [sp, #224]
 2dc:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 2e0:	ldr	x0, [x0]
 2e4:	add	x0, x0, #0x10
 2e8:	str	x0, [sp, #216]
 2ec:	str	x1, [sp, #256]
 2f0:	mov	w3, #0x0                   	// #0
 2f4:	mov	x2, #0x0                   	// #0
 2f8:	mov	x1, #0x0                   	// #0
 2fc:	add	x0, sp, #0xd8
 300:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
 304:	add	x22, sp, #0x50
 308:	add	x0, sp, #0x60
 30c:	str	x0, [sp, #80]
 310:	lsl	w1, w21, #1
 314:	mov	w2, w23
 318:	sxtw	x1, w1
 31c:	mov	x0, x22
 320:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 324:	ldr	x2, [x20, #48]
 328:	ldr	x1, [x20, #40]
 32c:	mov	x0, x22
 330:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 334:	add	x1, sp, #0x80
 338:	str	x1, [sp, #112]
 33c:	mov	x1, x0
 340:	ldr	x2, [x1], #16
 344:	cmp	x2, x1
 348:	b.eq	558 <_ZNK3lld5Timer5printEidb+0x2e4>  // b.none
 34c:	str	x2, [sp, #112]
 350:	ldr	x2, [x0, #16]
 354:	str	x2, [sp, #128]
 358:	ldr	x2, [x0, #8]
 35c:	str	x2, [sp, #120]
 360:	str	x1, [x0]
 364:	str	xzr, [x0, #8]
 368:	strb	wzr, [x0, #16]
 36c:	add	x0, sp, #0x90
 370:	add	x1, x0, #0x10
 374:	str	x1, [sp, #144]
 378:	mov	w3, #0x0                   	// #0
 37c:	adrp	x2, 10 <_ZN3lld5Timer4stopEv+0x10>
 380:	add	x2, x2, #0x0
 384:	adrp	x1, 0 <_ZN3lld5Timer4stopEv>
 388:	add	x1, x1, #0x0
 38c:	bl	0 <_ZN3lld5Timer4stopEv>
 390:	ldr	x4, [sp, #120]
 394:	ldr	x2, [sp, #152]
 398:	add	x1, x4, x2
 39c:	ldr	x3, [sp, #112]
 3a0:	add	x0, sp, #0x80
 3a4:	cmp	x3, x0
 3a8:	ldr	x0, [sp, #128]
 3ac:	mov	x5, #0xf                   	// #15
 3b0:	csel	x0, x0, x5, ne  // ne = any
 3b4:	cmp	x1, x0
 3b8:	b.ls	3dc <_ZNK3lld5Timer5printEidb+0x168>  // b.plast
 3bc:	add	x0, sp, #0xa0
 3c0:	ldr	x5, [sp, #144]
 3c4:	cmp	x5, x0
 3c8:	ldr	x0, [sp, #160]
 3cc:	mov	x5, #0xf                   	// #15
 3d0:	csel	x0, x0, x5, ne  // ne = any
 3d4:	cmp	x1, x0
 3d8:	b.ls	564 <_ZNK3lld5Timer5printEidb+0x2f0>  // b.plast
 3dc:	ldr	x1, [sp, #144]
 3e0:	add	x0, sp, #0x70
 3e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 3e8:	add	x1, sp, #0xc8
 3ec:	str	x1, [sp, #184]
 3f0:	mov	x1, x0
 3f4:	ldr	x2, [x1], #16
 3f8:	cmp	x2, x1
 3fc:	b.eq	578 <_ZNK3lld5Timer5printEidb+0x304>  // b.none
 400:	str	x2, [sp, #184]
 404:	ldr	x2, [x0, #16]
 408:	str	x2, [sp, #200]
 40c:	ldr	x2, [x0, #8]
 410:	str	x2, [sp, #192]
 414:	str	x1, [x0]
 418:	str	xzr, [x0, #8]
 41c:	strb	wzr, [x0, #16]
 420:	ldr	x0, [sp, #144]
 424:	add	x1, sp, #0xa0
 428:	cmp	x0, x1
 42c:	b.eq	434 <_ZNK3lld5Timer5printEidb+0x1c0>  // b.none
 430:	bl	0 <_ZdlPv>
 434:	ldr	x0, [sp, #112]
 438:	add	x1, sp, #0x80
 43c:	cmp	x0, x1
 440:	b.eq	448 <_ZNK3lld5Timer5printEidb+0x1d4>  // b.none
 444:	bl	0 <_ZdlPv>
 448:	ldr	x0, [sp, #80]
 44c:	add	x1, sp, #0x60
 450:	cmp	x0, x1
 454:	b.eq	45c <_ZNK3lld5Timer5printEidb+0x1e8>  // b.none
 458:	bl	0 <_ZdlPv>
 45c:	ldr	x22, [sp, #184]
 460:	mov	x0, x20
 464:	bl	74 <_ZNK3lld5Timer6millisEv>
 468:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 46c:	add	x0, x0, #0x0
 470:	str	x0, [sp, #152]
 474:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 478:	ldr	x0, [x0]
 47c:	add	x0, x0, #0x10
 480:	str	x0, [sp, #144]
 484:	str	d8, [sp, #160]
 488:	fcvtzs	w0, d0
 48c:	str	w0, [sp, #168]
 490:	str	x22, [sp, #176]
 494:	add	x1, sp, #0x90
 498:	add	x0, sp, #0xd8
 49c:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
 4a0:	str	xzr, [sp, #320]
 4a4:	mov	w0, #0x6                   	// #6
 4a8:	strb	w0, [sp, #328]
 4ac:	mov	w0, #0x1                   	// #1
 4b0:	strb	w0, [sp, #329]
 4b4:	add	x0, sp, #0x108
 4b8:	str	x0, [sp, #312]
 4bc:	bl	0 <_ZN3lld12errorHandlerEv>
 4c0:	add	x1, sp, #0x138
 4c4:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 4c8:	cbz	w19, 500 <_ZNK3lld5Timer5printEidb+0x28c>
 4cc:	ldr	x19, [x20, #16]
 4d0:	ldr	x20, [x20, #24]
 4d4:	cmp	x20, x19
 4d8:	b.eq	500 <_ZNK3lld5Timer5printEidb+0x28c>  // b.none
 4dc:	add	w21, w21, #0x1
 4e0:	mov	w22, #0x1                   	// #1
 4e4:	mov	w2, w22
 4e8:	fmov	d0, d9
 4ec:	mov	w1, w21
 4f0:	ldr	x0, [x19], #8
 4f4:	bl	274 <_ZNK3lld5Timer5printEidb>
 4f8:	cmp	x20, x19
 4fc:	b.ne	4e4 <_ZNK3lld5Timer5printEidb+0x270>  // b.any
 500:	ldr	x0, [sp, #184]
 504:	add	x1, sp, #0xc8
 508:	cmp	x0, x1
 50c:	b.eq	514 <_ZNK3lld5Timer5printEidb+0x2a0>  // b.none
 510:	bl	0 <_ZdlPv>
 514:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
 518:	ldr	x0, [x0]
 51c:	add	x0, x0, #0x10
 520:	str	x0, [sp, #216]
 524:	add	x0, sp, #0xd8
 528:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 52c:	ldr	x0, [sp, #264]
 530:	add	x1, sp, #0x118
 534:	cmp	x0, x1
 538:	b.eq	540 <_ZNK3lld5Timer5printEidb+0x2cc>  // b.none
 53c:	bl	0 <free>
 540:	ldp	x19, x20, [sp, #16]
 544:	ldp	x21, x22, [sp, #32]
 548:	ldr	x23, [sp, #48]
 54c:	ldp	d8, d9, [sp, #64]
 550:	ldp	x29, x30, [sp], #336
 554:	ret
 558:	ldp	x2, x3, [x0, #16]
 55c:	stp	x2, x3, [sp, #128]
 560:	b	358 <_ZNK3lld5Timer5printEidb+0xe4>
 564:	mov	x2, #0x0                   	// #0
 568:	mov	x1, #0x0                   	// #0
 56c:	add	x0, sp, #0x90
 570:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
 574:	b	3e8 <_ZNK3lld5Timer5printEidb+0x174>
 578:	ldp	x2, x3, [x0, #16]
 57c:	stp	x2, x3, [sp, #200]
 580:	b	40c <_ZNK3lld5Timer5printEidb+0x198>

0000000000000584 <_ZN3lld5Timer5printEv>:
 584:	stp	x29, x30, [sp, #-128]!
 588:	mov	x29, sp
 58c:	stp	x19, x20, [sp, #16]
 590:	mov	x20, x0
 594:	bl	178 <_ZN3lld5Timer4rootEv>
 598:	bl	74 <_ZNK3lld5Timer6millisEv>
 59c:	ldr	x19, [x20, #16]
 5a0:	ldr	x20, [x20, #24]
 5a4:	cmp	x19, x20
 5a8:	b.eq	5e4 <_ZN3lld5Timer5printEv+0x60>  // b.none
 5ac:	stp	x21, x22, [sp, #32]
 5b0:	str	d8, [sp, #48]
 5b4:	fmov	d8, d0
 5b8:	mov	w22, #0x1                   	// #1
 5bc:	mov	w21, #0x1                   	// #1
 5c0:	mov	w2, w22
 5c4:	fmov	d0, d8
 5c8:	mov	w1, w21
 5cc:	ldr	x0, [x19], #8
 5d0:	bl	274 <_ZNK3lld5Timer5printEidb>
 5d4:	cmp	x20, x19
 5d8:	b.ne	5c0 <_ZN3lld5Timer5printEv+0x3c>  // b.any
 5dc:	ldp	x21, x22, [sp, #32]
 5e0:	ldr	d8, [sp, #48]
 5e4:	add	x19, sp, #0x48
 5e8:	add	x20, sp, #0x58
 5ec:	str	x20, [sp, #72]
 5f0:	mov	w2, #0x2d                  	// #45
 5f4:	mov	x1, #0x31                  	// #49
 5f8:	mov	x0, x19
 5fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 600:	str	xzr, [sp, #112]
 604:	mov	w0, #0x4                   	// #4
 608:	strb	w0, [sp, #120]
 60c:	mov	w0, #0x1                   	// #1
 610:	strb	w0, [sp, #121]
 614:	str	x19, [sp, #104]
 618:	bl	0 <_ZN3lld12errorHandlerEv>
 61c:	add	x1, sp, #0x68
 620:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 624:	ldr	x0, [sp, #72]
 628:	cmp	x0, x20
 62c:	b.eq	634 <_ZN3lld5Timer5printEv+0xb0>  // b.none
 630:	bl	0 <_ZdlPv>
 634:	bl	178 <_ZN3lld5Timer4rootEv>
 638:	mov	x19, x0
 63c:	bl	178 <_ZN3lld5Timer4rootEv>
 640:	bl	74 <_ZNK3lld5Timer6millisEv>
 644:	mov	w2, #0x0                   	// #0
 648:	mov	w1, #0x0                   	// #0
 64c:	mov	x0, x19
 650:	bl	274 <_ZNK3lld5Timer5printEidb>
 654:	ldp	x19, x20, [sp, #16]
 658:	ldp	x29, x30, [sp], #128
 65c:	ret

Disassembly of section .text._ZN3lld5TimerD2Ev:

0000000000000000 <_ZN3lld5TimerD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #40]
  14:	add	x1, x19, #0x38
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN3lld5TimerD1Ev+0x24>  // b.none
  20:	bl	0 <_ZdlPv>
  24:	ldr	x0, [x19, #16]
  28:	cbz	x0, 30 <_ZN3lld5TimerD1Ev+0x30>
  2c:	bl	0 <_ZdlPv>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJPKcidEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJPKcidEE7snprintEPcj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x5, x0
   c:	mov	x0, x1
  10:	mov	w1, w2
  14:	ldr	d0, [x5, #16]
  18:	ldr	w4, [x5, #24]
  1c:	ldr	x3, [x5, #32]
  20:	ldr	x2, [x5, #8]
  24:	mov	w1, w1
  28:	bl	0 <snprintf>
  2c:	ldp	x29, x30, [sp], #16
  30:	ret

Disassembly of section .text._ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	mov	x25, x1
  1c:	mov	x26, x2
  20:	ldr	x23, [x0, #8]
  24:	ldr	x24, [x0]
  28:	sub	x1, x23, x24
  2c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  30:	cmp	x2, x1, asr #3
  34:	b.eq	e0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xe0>  // b.none
  38:	mov	x20, x0
  3c:	asr	x0, x1, #3
  40:	cmp	x0, #0x0
  44:	csinc	x3, x0, xzr, ne  // ne = any
  48:	adds	x3, x3, x0
  4c:	b.cs	118 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x118>  // b.hs, b.nlast
  50:	mov	x22, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	x3, x22
  58:	csel	x22, x3, x22, ls  // ls = plast
  5c:	sub	x19, x25, x24
  60:	mov	x21, #0x0                   	// #0
  64:	cbz	x3, 74 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x74>
  68:	lsl	x0, x22, #3
  6c:	bl	0 <_Znwm>
  70:	mov	x21, x0
  74:	ldr	x0, [x26]
  78:	str	x0, [x21, x19]
  7c:	cmp	x19, #0x0
  80:	b.gt	ec <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xec>
  84:	add	x19, x19, #0x8
  88:	add	x19, x21, x19
  8c:	sub	x23, x23, x25
  90:	cmp	x23, #0x0
  94:	b.le	a8 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa8>
  98:	mov	x2, x23
  9c:	mov	x1, x25
  a0:	mov	x0, x19
  a4:	bl	0 <memcpy>
  a8:	add	x19, x19, x23
  ac:	cbz	x24, b8 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xb8>
  b0:	mov	x0, x24
  b4:	bl	0 <_ZdlPv>
  b8:	str	x21, [x20]
  bc:	str	x19, [x20, #8]
  c0:	add	x21, x21, x22, lsl #3
  c4:	str	x21, [x20, #16]
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x21, x22, [sp, #32]
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	ldp	x29, x30, [sp], #80
  dc:	ret
  e0:	adrp	x0, 0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  e4:	add	x0, x0, #0x0
  e8:	bl	0 <_ZSt20__throw_length_errorPKc>
  ec:	mov	x2, x19
  f0:	mov	x1, x24
  f4:	mov	x0, x21
  f8:	bl	0 <memmove>
  fc:	add	x19, x19, #0x8
 100:	add	x19, x21, x19
 104:	sub	x23, x23, x25
 108:	cmp	x23, #0x0
 10c:	b.gt	98 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x98>
 110:	add	x19, x19, x23
 114:	b	b0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xb0>
 118:	sub	x19, x25, x24
 11c:	mov	x22, #0xfffffffffffffff     	// #1152921504606846975
 120:	b	68 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x68>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x8c>

Version.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld13getLLDVersionB5cxx11Ev>:
   0:	mov	x0, x8
   4:	add	x2, x8, #0x10
   8:	str	x2, [x8]
   c:	adrp	x1, 0 <_ZN3lld13getLLDVersionB5cxx11Ev>
  10:	add	x1, x1, #0x0
  14:	ldr	x3, [x1]
  18:	str	x3, [x8, #16]
  1c:	ldrh	w1, [x1, #8]
  20:	strh	w1, [x8, #24]
  24:	mov	x1, #0xa                   	// #10
  28:	str	x1, [x8, #8]
  2c:	strb	wzr, [x8, #26]
  30:	ret
