<stg><name>write_mem<float, 128u>_Pipeline_write_out_mem</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="480" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln44"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln40_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln40

]]></Node>
<StgValue><ssdm name="sext_ln40_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:3 %sext_ln40_cast = sext i58 %sext_ln40_read

]]></Node>
<StgValue><ssdm name="sext_ln40_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_0, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_input_error_stream16, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="480" op_1_bw="480">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i480 0, i480 %phi_ln44

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:2 %icmp_ln40 = icmp_eq  i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:4 %add_ln40 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln40 = br i1 %icmp_ln40, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8">
<![CDATA[
for.inc.split:1 %trunc_ln40 = trunc i8 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:5 %icmp_ln44 = icmp_eq  i4 %trunc_ln40, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:7 %br_ln44 = br i1 %icmp_ln44, void %for.inc.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:4 %store_ln40 = store i8 %add_ln40, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc:1 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln40_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:4 %tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %softmax_input_error_stream16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="480" op_0_bw="480" op_1_bw="0">
<![CDATA[
for.inc.split:0 %phi_ln44_load_1 = load i480 %phi_ln44

]]></Node>
<StgValue><ssdm name="phi_ln44_load_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="480">
<![CDATA[
for.inc.split:6 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %tmp_3, i480 %phi_ln44_load_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:0 %write_ln44 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln44 = br void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="480" op_0_bw="480" op_1_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %phi_ln44_load = load i480 %phi_ln44

]]></Node>
<StgValue><ssdm name="phi_ln44_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="448" op_0_bw="448" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge:1 %tmp = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %phi_ln44_load, i32 32, i32 479

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="448">
<![CDATA[
for.inc.split._crit_edge:2 %tmp_1 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %tmp_3, i448 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="480" op_0_bw="1" op_1_bw="480" op_2_bw="480">
<![CDATA[
for.inc.split._crit_edge:3 %select_ln44 = select i1 %icmp_ln44, i480 0, i480 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="480" op_1_bw="480" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.split._crit_edge:5 %store_ln40 = store i480 %select_ln44, i480 %phi_ln44

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split._crit_edge:6 %br_ln40 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="54" name="sext_ln40" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln40"/></StgValue>
</port>
<port id="55" name="softmax_input_error_stream16" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="softmax_input_error_stream16"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="StgValue_56" to="phi_ln44" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_56" to="i" fromId="56" toId="7">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln40_read" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="sext_ln40" to="sext_ln40_read" fromId="54" toId="8">
</dataflow>
<dataflow id="62" from="sext_ln40_read" to="sext_ln40_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="gmem" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="67" from="empty_14" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="72" from="empty_17" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="empty" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="empty_17" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="86" from="empty_17" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="87" from="empty_17" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="92" from="softmax_input_error_stream16" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="94" from="empty_9" to="specinterface_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="97" from="empty_17" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="100" from="empty_17" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="101" from="empty_17" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="102" from="empty_17" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="106" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="107" from="empty_17" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="108" from="empty_17" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="i" to="store_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_114" to="store_ln0" fromId="114" toId="13">
</dataflow>
<dataflow id="116" from="phi_ln44" to="store_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="117" from="i" to="i_1" fromId="7" toId="15">
</dataflow>
<dataflow id="118" from="i_1" to="icmp_ln40" fromId="15" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln40" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="i_1" to="add_ln40" fromId="15" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_122" to="add_ln40" fromId="122" toId="17">
</dataflow>
<dataflow id="124" from="icmp_ln40" to="br_ln40" fromId="16" toId="18">
</dataflow>
<dataflow id="125" from="i_1" to="trunc_ln40" fromId="15" toId="19">
</dataflow>
<dataflow id="126" from="trunc_ln40" to="icmp_ln44" fromId="19" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_127" to="icmp_ln44" fromId="127" toId="20">
</dataflow>
<dataflow id="129" from="icmp_ln44" to="br_ln44" fromId="20" toId="21">
</dataflow>
<dataflow id="130" from="add_ln40" to="store_ln40" fromId="17" toId="22">
</dataflow>
<dataflow id="131" from="i" to="store_ln40" fromId="7" toId="22">
</dataflow>
<dataflow id="132" from="gmem" to="gmem_addr" fromId="53" toId="23">
</dataflow>
<dataflow id="133" from="sext_ln40_cast" to="gmem_addr" fromId="9" toId="23">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="134" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_136" to="empty" fromId="136" toId="24">
</dataflow>
<dataflow id="138" from="StgValue_136" to="empty" fromId="136" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_136" to="empty" fromId="136" toId="24">
</dataflow>
<dataflow id="141" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="tmp_3" fromId="140" toId="25">
</dataflow>
<dataflow id="142" from="softmax_input_error_stream16" to="tmp_3" fromId="55" toId="25">
</dataflow>
<dataflow id="143" from="phi_ln44" to="phi_ln44_load_1" fromId="6" toId="26">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecPipeline" to="specpipeline_ln42" fromId="144" toId="27">
</dataflow>
<dataflow id="146" from="StgValue_56" to="specpipeline_ln42" fromId="56" toId="27">
</dataflow>
<dataflow id="147" from="StgValue_68" to="specpipeline_ln42" fromId="68" toId="27">
</dataflow>
<dataflow id="148" from="StgValue_68" to="specpipeline_ln42" fromId="68" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_68" to="specpipeline_ln42" fromId="68" toId="27">
</dataflow>
<dataflow id="150" from="empty_17" to="specpipeline_ln42" fromId="71" toId="27">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="151" toId="28">
</dataflow>
<dataflow id="154" from="empty_6" to="specloopname_ln0" fromId="153" toId="28">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i512.i32.i480" to="or_ln" fromId="155" toId="29">
</dataflow>
<dataflow id="157" from="tmp_3" to="or_ln" fromId="25" toId="29">
</dataflow>
<dataflow id="158" from="phi_ln44_load_1" to="or_ln" fromId="26" toId="29">
</dataflow>
<dataflow id="160" from="_ssdm_op_Write.m_axi.p1i512" to="write_ln44" fromId="159" toId="30">
</dataflow>
<dataflow id="161" from="gmem_addr" to="write_ln44" fromId="23" toId="30">
</dataflow>
<dataflow id="162" from="or_ln" to="write_ln44" fromId="29" toId="30">
</dataflow>
<dataflow id="164" from="StgValue_163" to="write_ln44" fromId="163" toId="30">
</dataflow>
<dataflow id="165" from="phi_ln44" to="phi_ln44_load" fromId="6" toId="32">
</dataflow>
<dataflow id="167" from="_ssdm_op_PartSelect.i448.i480.i32.i32" to="tmp" fromId="166" toId="33">
</dataflow>
<dataflow id="168" from="phi_ln44_load" to="tmp" fromId="32" toId="33">
</dataflow>
<dataflow id="170" from="StgValue_169" to="tmp" fromId="169" toId="33">
</dataflow>
<dataflow id="172" from="StgValue_171" to="tmp" fromId="171" toId="33">
</dataflow>
<dataflow id="174" from="_ssdm_op_BitConcatenate.i480.i32.i448" to="tmp_1" fromId="173" toId="34">
</dataflow>
<dataflow id="175" from="tmp_3" to="tmp_1" fromId="25" toId="34">
</dataflow>
<dataflow id="176" from="tmp" to="tmp_1" fromId="33" toId="34">
</dataflow>
<dataflow id="177" from="icmp_ln44" to="select_ln44" fromId="20" toId="35">
</dataflow>
<dataflow id="178" from="StgValue_114" to="select_ln44" fromId="114" toId="35">
</dataflow>
<dataflow id="179" from="tmp_1" to="select_ln44" fromId="34" toId="35">
</dataflow>
<dataflow id="180" from="select_ln44" to="store_ln40" fromId="35" toId="36">
</dataflow>
<dataflow id="181" from="phi_ln44" to="store_ln40" fromId="6" toId="36">
</dataflow>
<dataflow id="182" from="icmp_ln40" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="183" from="icmp_ln40" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="184" from="icmp_ln44" to="StgValue_4" fromId="20" toId="4">
</dataflow>
</dataflows>


</stg>
