#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 22 11:29:00 2022
# Process ID: 16252
# Current directory: E:/APS_Lab3/Processors/ultimate_processor.runs/synth_1
# Command line: vivado.exe -log risc_v.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source risc_v.tcl
# Log file: E:/APS_Lab3/Processors/ultimate_processor.runs/synth_1/risc_v.vds
# Journal file: E:/APS_Lab3/Processors/ultimate_processor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source risc_v.tcl -notrace
Command: synth_design -top risc_v -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 787.094 ; gain = 235.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'risc_v' [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/risc_v.v:1]
INFO: [Synth 8-6157] synthesizing module 'psu_memory' [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/psu_memory.v:3]
INFO: [Synth 8-3876] $readmem data file 'i_ram.txt' is read successfully [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/psu_memory.v:11]
INFO: [Synth 8-6155] done synthesizing module 'psu_memory' (1#1) [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/psu_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram_memory' [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/ram_memory.v:3]
WARNING: [Synth 8-6014] Unused sequential element data_getted_reg was removed.  [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/ram_memory.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ram_memory' (2#1) [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/ram_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/alu.v:20]
	Parameter BITWIDTH bound to: 32 - type: integer 
	Parameter OPERATORWIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-151] case item 5'b00000 is unreachable [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/alu.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/alu.v:39]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/alu.v:20]
INFO: [Synth 8-6155] done synthesizing module 'risc_v' (4#1) [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/risc_v.v:1]
WARNING: [Synth 8-3331] design psu_memory has unconnected port CLK
WARNING: [Synth 8-3331] design risc_v has unconnected port RST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 860.418 ; gain = 308.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 860.418 ; gain = 308.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 860.418 ; gain = 308.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 860.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HEX[0]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HEX[1]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HEX[2]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HEX[3]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HEX[4]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HEX[5]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HEX[6]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/APS_Lab3/Processors/ultimate_processor.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 957.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 958.160 ; gain = 0.977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 958.160 ; gain = 406.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 958.160 ; gain = 406.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 958.160 ; gain = 406.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "DATA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/alu.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/alu.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 958.160 ; gain = 406.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module risc_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
Module psu_memory 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design risc_v has unconnected port RST
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 958.160 ; gain = 406.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|risc_v      | reg_file/data_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 958.160 ; gain = 406.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 958.160 ; gain = 406.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|risc_v      | reg_file/data_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (alu/flag_reg) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[31]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[30]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[29]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[28]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[27]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[26]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[25]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[24]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[23]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[22]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[21]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[20]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[19]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[18]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[17]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[16]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[15]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[14]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[13]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[12]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[11]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[10]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[9]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[8]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[7]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[6]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[5]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[4]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[3]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[2]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[1]) is unused and will be removed from module risc_v.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[0]) is unused and will be removed from module risc_v.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 961.664 ; gain = 409.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 977.492 ; gain = 425.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 977.492 ; gain = 425.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 977.492 ; gain = 425.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 977.492 ; gain = 425.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 977.492 ; gain = 425.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 977.492 ; gain = 425.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT2   |    56|
|4     |LUT3   |    13|
|5     |LUT4   |   163|
|6     |LUT5   |    74|
|7     |LUT6   |   272|
|8     |RAM32M |    12|
|9     |FDRE   |     4|
|10    |IBUF   |     2|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |   656|
|2     |  alu      |alu        |    34|
|3     |  reg_file |ram_memory |   582|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 977.492 ; gain = 425.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 977.492 ; gain = 327.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 977.492 ; gain = 425.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 989.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 989.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 64 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 989.547 ; gain = 691.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 989.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/APS_Lab3/Processors/ultimate_processor.runs/synth_1/risc_v.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file risc_v_utilization_synth.rpt -pb risc_v_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 11:29:26 2022...
