WEBVTT
Kind: captions
Language: en

00:00:12.209 --> 00:00:15.359 

Intel's<00:00:13.209> teraflop<00:00:13.809> research<00:00:14.170> chip<00:00:14.530> consists

00:00:15.359 --> 00:00:15.369 
Intel's teraflop research chip consists

00:00:15.369 --> 00:00:18.050 
Intel's teraflop research chip consists
of<00:00:15.549> lot<00:00:15.820> of<00:00:15.849> innovations<00:00:16.570> going<00:00:17.050> forward<00:00:17.560> or

00:00:18.050 --> 00:00:18.060 
of lot of innovations going forward or

00:00:18.060 --> 00:00:21.569 
of lot of innovations going forward or
multi-core<00:00:19.060> architectures<00:00:20.340> some<00:00:21.340> of<00:00:21.460> them

00:00:21.569 --> 00:00:21.579 
multi-core architectures some of them

00:00:21.579 --> 00:00:25.710 
multi-core architectures some of them
are<00:00:22.050> rapid<00:00:23.050> design<00:00:23.380> conversions<00:00:24.539> network<00:00:25.539> on

00:00:25.710 --> 00:00:25.720 
are rapid design conversions network on

00:00:25.720 --> 00:00:28.109 
are rapid design conversions network on
a<00:00:25.750> chip<00:00:26.050> and<00:00:26.189> fine-grained<00:00:27.189> power<00:00:27.699> management

00:00:28.109 --> 00:00:28.119 
a chip and fine-grained power management

00:00:28.119 --> 00:00:30.570 
a chip and fine-grained power management
bringing<00:00:29.019> terror<00:00:29.230> scale<00:00:29.529> computing<00:00:29.859> to<00:00:30.189> pcs

00:00:30.570 --> 00:00:30.580 
bringing terror scale computing to pcs

00:00:30.580 --> 00:00:33.000 
bringing terror scale computing to pcs
and<00:00:30.789> servers<00:00:30.849> requires<00:00:31.810> a<00:00:32.199> new<00:00:32.739> way<00:00:32.980> of

00:00:33.000 --> 00:00:33.010 
and servers requires a new way of

00:00:33.010 --> 00:00:35.670 
and servers requires a new way of
building<00:00:33.370> processors<00:00:34.110> that<00:00:35.110> can<00:00:35.320> be<00:00:35.440> thought

00:00:35.670 --> 00:00:35.680 
building processors that can be thought

00:00:35.680 --> 00:00:38.880 
building processors that can be thought
of<00:00:35.710> as<00:00:36.160> a<00:00:36.220> network<00:00:37.180> of<00:00:37.390> powerful<00:00:38.050> computers<00:00:38.589> on

00:00:38.880 --> 00:00:38.890 
of as a network of powerful computers on

00:00:38.890 --> 00:00:42.390 
of as a network of powerful computers on
a<00:00:38.949> chip<00:00:40.019> this<00:00:41.019> teraflop<00:00:41.559> research<00:00:41.920> chip<00:00:42.190> is

00:00:42.390 --> 00:00:42.400 
a chip this teraflop research chip is

00:00:42.400 --> 00:00:46.020 
a chip this teraflop research chip is
one<00:00:42.940> important<00:00:43.449> example<00:00:44.050> of<00:00:44.230> how<00:00:44.949> the<00:00:45.579> Intel

00:00:46.020 --> 00:00:46.030 
one important example of how the Intel

00:00:46.030 --> 00:00:47.970 
one important example of how the Intel
tera<00:00:46.300> scale<00:00:46.570> computing<00:00:46.930> research<00:00:47.440> program

00:00:47.970 --> 00:00:47.980 
tera scale computing research program

00:00:47.980 --> 00:00:50.880 
tera scale computing research program
aims<00:00:48.789> to<00:00:49.090> change<00:00:49.510> the<00:00:49.809> future<00:00:50.079> through

00:00:50.880 --> 00:00:50.890 
aims to change the future through

00:00:50.890 --> 00:00:52.470 
aims to change the future through
constant<00:00:51.460> hardware<00:00:52.000> and<00:00:52.239> software

00:00:52.470 --> 00:00:52.480 
constant hardware and software

00:00:52.480 --> 00:00:55.260 
constant hardware and software
innovations<00:00:53.350> in<00:00:54.190> addition<00:00:54.460> to<00:00:54.789> the<00:00:54.910> compute

00:00:55.260 --> 00:00:55.270 
innovations in addition to the compute

00:00:55.270 --> 00:00:57.630 
innovations in addition to the compute
element<00:00:55.660> each<00:00:55.870> core<00:00:56.289> contains<00:00:56.769> a<00:00:57.010> 5<00:00:57.340> port

00:00:57.630 --> 00:00:57.640 
element each core contains a 5 port

00:00:57.640 --> 00:01:00.900 
element each core contains a 5 port
message<00:00:58.210> passing<00:00:58.480> router<00:00:59.699> these<00:01:00.699> are

00:01:00.900 --> 00:01:00.910 
message passing router these are

00:01:00.910 --> 00:01:03.000 
message passing router these are
connected<00:01:01.420> in<00:01:01.570> a<00:01:01.719> 2d<00:01:02.050> mesh<00:01:02.320> network<00:01:02.769> that

00:01:03.000 --> 00:01:03.010 
connected in a 2d mesh network that

00:01:03.010 --> 00:01:06.630 
connected in a 2d mesh network that
implement<00:01:03.579> message<00:01:04.059> passing<00:01:04.330> protocol<00:01:05.640> this

00:01:06.630 --> 00:01:06.640 
implement message passing protocol this

00:01:06.640 --> 00:01:08.880 
implement message passing protocol this
network<00:01:07.090> on<00:01:07.210> a<00:01:07.240> chip<00:01:07.539> mesh<00:01:08.110> interconnect

00:01:08.880 --> 00:01:08.890 
network on a chip mesh interconnect

00:01:08.890 --> 00:01:11.540 
network on a chip mesh interconnect
scheme<00:01:09.250> could<00:01:10.240> prove<00:01:10.539> much<00:01:10.780> more<00:01:11.080> scalable

00:01:11.540 --> 00:01:11.550 
scheme could prove much more scalable

00:01:11.550 --> 00:01:15.109 
scheme could prove much more scalable
than<00:01:12.550> today's<00:01:13.050> multi-core<00:01:14.050> interconnect

00:01:15.109 --> 00:01:15.119 
than today's multi-core interconnect

00:01:15.119 --> 00:01:18.330 
than today's multi-core interconnect
allowing<00:01:16.119> better<00:01:16.899> connection<00:01:17.560> between<00:01:17.979> the

00:01:18.330 --> 00:01:18.340 
allowing better connection between the

00:01:18.340 --> 00:01:20.330 
allowing better connection between the
course

00:01:20.330 --> 00:01:20.340 
course

00:01:20.340 --> 00:01:22.940 
course
in<00:01:21.000> the<00:01:21.210> past<00:01:21.479> you<00:01:21.899> have<00:01:22.229> seen<00:01:22.469> dara<00:01:22.710> flop

00:01:22.940 --> 00:01:22.950 
in the past you have seen dara flop

00:01:22.950 --> 00:01:26.480 
in the past you have seen dara flop
computing<00:01:23.549> at<00:01:23.789> the<00:01:24.390> system<00:01:24.600> level<00:01:25.130> in<00:01:26.130> fact

00:01:26.480 --> 00:01:26.490 
computing at the system level in fact

00:01:26.490 --> 00:01:29.450 
computing at the system level in fact
just<00:01:26.789> ten<00:01:27.030> years<00:01:27.240> ago<00:01:27.530> intel<00:01:28.530> ship<00:01:28.920> their

00:01:29.450 --> 00:01:29.460 
just ten years ago intel ship their

00:01:29.460 --> 00:01:31.359 
just ten years ago intel ship their
first<00:01:29.759> teraflop<00:01:30.240> machine<00:01:30.630> to<00:01:30.869> sandia<00:01:31.289> labs

00:01:31.359 --> 00:01:31.369 
first teraflop machine to sandia labs

00:01:31.369 --> 00:01:34.309 
first teraflop machine to sandia labs
which<00:01:32.369> consisted<00:01:33.030> of<00:01:33.149> multiple<00:01:33.899> cupboards

00:01:34.309 --> 00:01:34.319 
which consisted of multiple cupboards

00:01:34.319 --> 00:01:36.529 
which consisted of multiple cupboards
and<00:01:34.590> that<00:01:35.460> would<00:01:35.640> have<00:01:35.759> probably<00:01:36.000> fit<00:01:36.299> in<00:01:36.420> this

00:01:36.529 --> 00:01:36.539 
and that would have probably fit in this

00:01:36.539 --> 00:01:40.069 
and that would have probably fit in this
room<00:01:37.009> today<00:01:38.009> after<00:01:38.490> ten<00:01:38.670> years<00:01:38.840> we<00:01:39.840> are<00:01:39.959> going

00:01:40.069 --> 00:01:40.079 
room today after ten years we are going

00:01:40.079 --> 00:01:42.859 
room today after ten years we are going
to<00:01:40.140> demonstrate<00:01:41.060> intel's<00:01:42.060> technical

00:01:42.859 --> 00:01:42.869 
to demonstrate intel's technical

00:01:42.869 --> 00:01:45.260 
to demonstrate intel's technical
leadership<00:01:43.140> and<00:01:43.670> manufacturing<00:01:44.670> capability

00:01:45.260 --> 00:01:45.270 
leadership and manufacturing capability

00:01:45.270 --> 00:01:47.599 
leadership and manufacturing capability
we<00:01:46.170> are<00:01:46.289> embedding<00:01:46.560> that<00:01:46.920> same<00:01:47.189> performance

00:01:47.599 --> 00:01:47.609 
we are embedding that same performance

00:01:47.609 --> 00:01:54.410 
we are embedding that same performance
in<00:01:48.090> this<00:01:48.869> ship

00:01:54.410 --> 00:01:54.420 

00:01:54.420 --> 00:01:56.790 

what<00:01:55.420> we<00:01:55.540> have<00:01:55.720> here<00:01:55.960> first<00:01:56.260> is<00:01:56.530> this

00:01:56.790 --> 00:01:56.800 
what we have here first is this

00:01:56.800 --> 00:01:59.280 
what we have here first is this
custom-made<00:01:57.280> board<00:01:57.760> was<00:01:58.630> designed<00:01:58.990> in<00:01:59.110> this

00:01:59.280 --> 00:01:59.290 
custom-made board was designed in this

00:01:59.290 --> 00:02:01.380 
custom-made board was designed in this
lab<00:01:59.530> the<00:02:00.400> other<00:02:00.520> thing<00:02:00.730> is<00:02:00.880> the<00:02:01.000> chip<00:02:01.240> is

00:02:01.380 --> 00:02:01.390 
lab the other thing is the chip is

00:02:01.390 --> 00:02:03.090 
lab the other thing is the chip is
sitting<00:02:01.720> right<00:02:01.960> underneath<00:02:02.470> this<00:02:02.770> chiller

00:02:03.090 --> 00:02:03.100 
sitting right underneath this chiller

00:02:03.100 --> 00:02:06.450 
sitting right underneath this chiller
head<00:02:03.600> they've<00:02:04.600> got<00:02:04.810> these<00:02:05.020> cables<00:02:05.620> providing

00:02:06.450 --> 00:02:06.460 
head they've got these cables providing

00:02:06.460 --> 00:02:08.639 
head they've got these cables providing
the<00:02:06.580> supply<00:02:06.940> to<00:02:07.000> the<00:02:07.210> board<00:02:07.450> each<00:02:07.930> cable<00:02:08.289> here

00:02:08.639 --> 00:02:08.649 
the supply to the board each cable here

00:02:08.649 --> 00:02:12.420 
the supply to the board each cable here
provides<00:02:09.160> 50<00:02:09.550> amps<00:02:10.200> the<00:02:11.200> cables<00:02:11.590> here<00:02:11.830> are<00:02:12.010> the

00:02:12.420 --> 00:02:12.430 
provides 50 amps the cables here are the

00:02:12.430 --> 00:02:14.430 
provides 50 amps the cables here are the
jtag<00:02:12.820> controls<00:02:13.330> and<00:02:13.600> the<00:02:13.750> input<00:02:14.020> output<00:02:14.350> of

00:02:14.430 --> 00:02:14.440 
jtag controls and the input output of

00:02:14.440 --> 00:02:18.830 
jtag controls and the input output of
the<00:02:14.770> chip

00:02:18.830 --> 00:02:18.840 

00:02:18.840 --> 00:02:22.350 

hey<00:02:19.840> the<00:02:20.560> display<00:02:20.920> on<00:02:20.950> the<00:02:21.129> left<00:02:21.340> side<00:02:21.549> shows

00:02:22.350 --> 00:02:22.360 
hey the display on the left side shows

00:02:22.360 --> 00:02:25.830 
hey the display on the left side shows
80<00:02:22.750> tiles<00:02:23.200> on<00:02:23.560> a<00:02:23.620> single<00:02:24.370> chip<00:02:24.579> with<00:02:25.090> each<00:02:25.360> tile

00:02:25.830 --> 00:02:25.840 
80 tiles on a single chip with each tile

00:02:25.840 --> 00:02:27.449 
80 tiles on a single chip with each tile
consisting<00:02:26.560> of<00:02:26.650> dual<00:02:26.950> floating-point

00:02:27.449 --> 00:02:27.459 
consisting of dual floating-point

00:02:27.459 --> 00:02:30.479 
consisting of dual floating-point
engines<00:02:28.120> and<00:02:28.329> an<00:02:28.750> anti<00:02:29.170> router<00:02:29.489> responsible

00:02:30.479 --> 00:02:30.489 
engines and an anti router responsible

00:02:30.489 --> 00:02:32.940 
engines and an anti router responsible
for<00:02:30.670> communication<00:02:31.390> between<00:02:31.420> the<00:02:31.870> tiles<00:02:32.079> okay

00:02:32.940 --> 00:02:32.950 
for communication between the tiles okay

00:02:32.950 --> 00:02:35.100 
for communication between the tiles okay
so<00:02:33.430> the<00:02:33.549> maximum<00:02:33.730> achieved<00:02:34.390> frequency<00:02:34.989> on

00:02:35.100 --> 00:02:35.110 
so the maximum achieved frequency on

00:02:35.110 --> 00:02:38.220 
so the maximum achieved frequency on
this<00:02:35.260> chip<00:02:35.620> is<00:02:35.829> 5<00:02:36.430> gigahertz<00:02:36.819> and<00:02:37.239> with<00:02:37.690> all<00:02:37.900> 80

00:02:38.220 --> 00:02:38.230 
this chip is 5 gigahertz and with all 80

00:02:38.230 --> 00:02:41.130 
this chip is 5 gigahertz and with all 80
tiles<00:02:38.739> running<00:02:39.459> a<00:02:39.549> blocked<00:02:39.970> matrix<00:02:40.690> version

00:02:41.130 --> 00:02:41.140 
tiles running a blocked matrix version

00:02:41.140 --> 00:02:44.670 
tiles running a blocked matrix version
the<00:02:41.769> peak<00:02:42.129> performance<00:02:42.909> on<00:02:43.120> the<00:02:43.500> observed<00:02:44.500> is

00:02:44.670 --> 00:02:44.680 
the peak performance on the observed is

00:02:44.680 --> 00:02:54.960 
the peak performance on the observed is
1.6<00:02:45.459> teraflops

00:02:54.960 --> 00:02:54.970 

00:02:54.970 --> 00:02:57.030 

you

