git clone --depth 1 --no-tags https://github.com/diqingz/Fruit-ninja-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/627180714
git clone --depth 1 --no-tags https://github.com/Shiritai/Verilog-VGA-ChineseChess.git f:/verilog_sva_gh_scraper/data/full_repos/622723886
git clone --depth 1 --no-tags https://github.com/Elrori/common.git f:/verilog_sva_gh_scraper/data/full_repos/625214768
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group7.git f:/verilog_sva_gh_scraper/data/full_repos/621223326
git clone --depth 1 --no-tags https://github.com/kitune-san/KFMMC_V2.git f:/verilog_sva_gh_scraper/data/full_repos/623487874
git clone --depth 1 --no-tags https://github.com/Ali-Imangholi/ARM-processor.git f:/verilog_sva_gh_scraper/data/full_repos/625317113
git clone --depth 1 --no-tags https://github.com/kamalgupta1995/Kotha-Vani.git f:/verilog_sva_gh_scraper/data/full_repos/623832376
git clone --depth 1 --no-tags https://github.com/pxxxl/MIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/619878540
git clone --depth 1 --no-tags https://github.com/Chenwei-user/CPU-toy.git f:/verilog_sva_gh_scraper/data/full_repos/620279853
git clone --depth 1 --no-tags https://github.com/hanc94/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/624478828
git clone --depth 1 --no-tags https://github.com/parthokr/6-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/623140236
git clone --depth 1 --no-tags https://github.com/Uref9/processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/625072750
git clone --depth 1 --no-tags https://github.com/haneena-beevi/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/625319341
git clone --depth 1 --no-tags https://github.com/snwizard/Verilog-IDE.git f:/verilog_sva_gh_scraper/data/full_repos/619472136
git clone --depth 1 --no-tags https://github.com/xXGunner989Xx/vortex-stuff.git f:/verilog_sva_gh_scraper/data/full_repos/625302610
git clone --depth 1 --no-tags https://github.com/ganyunhan/CMPEN331-Tiny-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/619426374
git clone --depth 1 --no-tags https://github.com/knaveenkumar19999/Router1X3.git f:/verilog_sva_gh_scraper/data/full_repos/621645285
git clone --depth 1 --no-tags https://github.com/FayzaHamada/Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/626605695
git clone --depth 1 --no-tags https://github.com/chandyego84/mipstaycore.git f:/verilog_sva_gh_scraper/data/full_repos/626196696
git clone --depth 1 --no-tags https://github.com/rrtffff/-CPLD-cauc-homework.git f:/verilog_sva_gh_scraper/data/full_repos/622574591
git clone --depth 1 --no-tags https://github.com/Wloner0809/ustc-codh-2023.git f:/verilog_sva_gh_scraper/data/full_repos/625475428
git clone --depth 1 --no-tags https://github.com/HiggsBose/Five_Stage_Pipelined_RISCV_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/626769498
git clone --depth 1 --no-tags https://github.com/RoshinEdge/PGNoCv3.git f:/verilog_sva_gh_scraper/data/full_repos/627390874
git clone --depth 1 --no-tags https://github.com/machdyne/led8.git f:/verilog_sva_gh_scraper/data/full_repos/620934758
git clone --depth 1 --no-tags https://github.com/hanc94/up_down_counter.git f:/verilog_sva_gh_scraper/data/full_repos/624470652
git clone --depth 1 --no-tags https://github.com/JOYALKUSMOS/Wallace-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/624050316
git clone --depth 1 --no-tags https://github.com/henriqueedu2001/kamasutra.git f:/verilog_sva_gh_scraper/data/full_repos/625714752
git clone --depth 1 --no-tags https://github.com/enjoy-digital/litex_mister_test.git f:/verilog_sva_gh_scraper/data/full_repos/626861559
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Half-Adder-Day-001-.git f:/verilog_sva_gh_scraper/data/full_repos/626017679
git clone --depth 1 --no-tags https://github.com/makinbacon21/de0-cv-vga-test.git f:/verilog_sva_gh_scraper/data/full_repos/626101562
git clone --depth 1 --no-tags https://github.com/TianfengChen/3-way-R10K.git f:/verilog_sva_gh_scraper/data/full_repos/623748567
git clone --depth 1 --no-tags https://github.com/nova-master/Verilog-Digital-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/620709359
git clone --depth 1 --no-tags https://github.com/RndMnkIII/sn74ls669_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/623076145
git clone --depth 1 --no-tags https://github.com/ahmetalperengungor/CS303_FALL22_PROJECT_Elevator_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/620404619
git clone --depth 1 --no-tags https://github.com/AnkitGumaste/AHB2APB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/626400395
git clone --depth 1 --no-tags https://github.com/Timez-zx/Edf_Switch.git f:/verilog_sva_gh_scraper/data/full_repos/619414980
git clone --depth 1 --no-tags https://github.com/lnis-uofu/GF12_template.git f:/verilog_sva_gh_scraper/data/full_repos/624137660
git clone --depth 1 --no-tags https://github.com/Ali-Imangholi/SPI-protocol-mode1.git f:/verilog_sva_gh_scraper/data/full_repos/625344123
git clone --depth 1 --no-tags https://github.com/ucfjimg/NetA.git f:/verilog_sva_gh_scraper/data/full_repos/621345676
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Full-Adder-Day-002-.git f:/verilog_sva_gh_scraper/data/full_repos/626283580
git clone --depth 1 --no-tags https://github.com/sieben-NUAA/Pipeline-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/621197256
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/Sem1_FinalYearProject.git f:/verilog_sva_gh_scraper/data/full_repos/622823337
git clone --depth 1 --no-tags https://github.com/Sourav365/UART_Communication_on_Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/624830175
git clone --depth 1 --no-tags https://github.com/hanc94/mips32.git f:/verilog_sva_gh_scraper/data/full_repos/624485298
git clone --depth 1 --no-tags https://github.com/FayzaHamada/FPGA_based-bank-SBqM-system.git f:/verilog_sva_gh_scraper/data/full_repos/626448398
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/OnChip_Dual_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/625288485
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/4X1_Mux-Day-004-.git f:/verilog_sva_gh_scraper/data/full_repos/627381971
git clone --depth 1 --no-tags https://github.com/nrs14/VLSI-Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/620367366
git clone --depth 1 --no-tags https://github.com/nova-master/Verilog-Edge_detector.git f:/verilog_sva_gh_scraper/data/full_repos/620685061
git clone --depth 1 --no-tags https://github.com/joshuanieh/BNN-chip.git f:/verilog_sva_gh_scraper/data/full_repos/621312042
git clone --depth 1 --no-tags https://github.com/jjyy-Huang/bsv-xilinx-dma.git f:/verilog_sva_gh_scraper/data/full_repos/619466380
git clone --depth 1 --no-tags https://github.com/howsayhao/hj_reg_auto.git f:/verilog_sva_gh_scraper/data/full_repos/625225774
git clone --depth 1 --no-tags https://github.com/hanc94/SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/624484004
git clone --depth 1 --no-tags https://github.com/merlionfire/Tetris_SpinalHDL.git f:/verilog_sva_gh_scraper/data/full_repos/624504894
git clone --depth 1 --no-tags https://github.com/Ishaq-p/16-Bit-RISC-Processor-Icarus-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/619991792
git clone --depth 1 --no-tags https://github.com/ifbettrer/CPU-minisys31.git f:/verilog_sva_gh_scraper/data/full_repos/620101465
git clone --depth 1 --no-tags https://github.com/jas1284/MAX10_multimedia.git f:/verilog_sva_gh_scraper/data/full_repos/625512902
git clone --depth 1 --no-tags https://github.com/choukusepurva/Floating_Point_Unit_Hardware_Implementation_Using_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/625855311
git clone --depth 1 --no-tags https://github.com/somhi/jtoutrun_demistify.git f:/verilog_sva_gh_scraper/data/full_repos/625589054
git clone --depth 1 --no-tags https://github.com/Gangadhar-NG/100Days_of_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/622279564
git clone --depth 1 --no-tags https://github.com/hanc94/comparador_signo.git f:/verilog_sva_gh_scraper/data/full_repos/624482449
git clone --depth 1 --no-tags https://github.com/nova-master/Verilog-FPGA-programming.git f:/verilog_sva_gh_scraper/data/full_repos/620282729
git clone --depth 1 --no-tags https://github.com/meosii/AMBA_AHB.git f:/verilog_sva_gh_scraper/data/full_repos/620799734
git clone --depth 1 --no-tags https://github.com/KevinOConnor/hsoft.git f:/verilog_sva_gh_scraper/data/full_repos/623563929
git clone --depth 1 --no-tags https://github.com/hanc94/bus_organizer.git f:/verilog_sva_gh_scraper/data/full_repos/624466971
git clone --depth 1 --no-tags https://github.com/Baneist/MIPSx89.git f:/verilog_sva_gh_scraper/data/full_repos/621606033
git clone --depth 1 --no-tags https://github.com/kchristos4/MicroCPU.git f:/verilog_sva_gh_scraper/data/full_repos/619556863
git clone --depth 1 --no-tags https://github.com/saicharan1213/Physical-Design.git f:/verilog_sva_gh_scraper/data/full_repos/619513511
git clone --depth 1 --no-tags https://github.com/Essenceia/Blake2.git f:/verilog_sva_gh_scraper/data/full_repos/625112192
git clone --depth 1 --no-tags https://github.com/MHBrianHsieh/NYCU_2022_FALL_ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/624719986
git clone --depth 1 --no-tags https://github.com/midas1214/fpga_tetris.git f:/verilog_sva_gh_scraper/data/full_repos/623373534
git clone --depth 1 --no-tags https://github.com/edimkou/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/626589078
git clone --depth 1 --no-tags https://github.com/FayzaHamada/Partial-32-bit-Pipelined-RISC_V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/626500383
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Ripple-Carry-Adder-Day-003-.git f:/verilog_sva_gh_scraper/data/full_repos/626845282
git clone --depth 1 --no-tags https://github.com/alirc0320/ECE_385_SPRING_2023.git f:/verilog_sva_gh_scraper/data/full_repos/627133774
git clone --depth 1 --no-tags https://github.com/kulya97/Verilog_Module.git f:/verilog_sva_gh_scraper/data/full_repos/620335246
git clone --depth 1 --no-tags https://github.com/GURUSUJAN/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/622860522
git clone --depth 1 --no-tags https://github.com/HDU-RISC-V/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/625949855
git clone --depth 1 --no-tags https://github.com/nova-master/Space_invader-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/620655758
git clone --depth 1 --no-tags https://github.com/Pratap-Reddy-K/Traffic_control.git f:/verilog_sva_gh_scraper/data/full_repos/624752500
git clone --depth 1 --no-tags https://github.com/cowboy35927/Folding-FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/627545877
git clone --depth 1 --no-tags https://github.com/Emerald-Bay/EE354_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/627654863
git clone --depth 1 --no-tags https://github.com/3ashryy2/Mini-Arithmatic-Circuit-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/619972449
git clone --depth 1 --no-tags https://github.com/d-m-bailey/caravel_test_mpw-9a.git f:/verilog_sva_gh_scraper/data/full_repos/620944853
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e17-co502-RV32IM-pipeline-implemntation-group1.git f:/verilog_sva_gh_scraper/data/full_repos/621239393
git clone --depth 1 --no-tags https://github.com/aswaniar/efab_1.git f:/verilog_sva_gh_scraper/data/full_repos/623390706
git clone --depth 1 --no-tags https://github.com/aswaniar/EFAB.git f:/verilog_sva_gh_scraper/data/full_repos/623545626
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/CarryLookAheadAdder_4bit.git f:/verilog_sva_gh_scraper/data/full_repos/622884961
git clone --depth 1 --no-tags https://github.com/duyhunguet2001/HDLBitsSolutions.git f:/verilog_sva_gh_scraper/data/full_repos/621257099
git clone --depth 1 --no-tags https://github.com/TechFrnds/Oled-Inrerface.git f:/verilog_sva_gh_scraper/data/full_repos/625828749
git clone --depth 1 --no-tags https://github.com/ChangyiYang/5StagePipelinedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/625102900
git clone --depth 1 --no-tags https://github.com/sinaxs/xilinx-examples.git f:/verilog_sva_gh_scraper/data/full_repos/625534078
git clone --depth 1 --no-tags https://github.com/NikitaAgeev/little_adder.git f:/verilog_sva_gh_scraper/data/full_repos/625624304
git clone --depth 1 --no-tags https://github.com/lizboyer/385fp.git f:/verilog_sva_gh_scraper/data/full_repos/625652849
git clone --depth 1 --no-tags https://github.com/iitdheeraj/FPU_Hardware_Implementation_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/625658199
git clone --depth 1 --no-tags https://github.com/smritimangal26/RTL-coding.git f:/verilog_sva_gh_scraper/data/full_repos/626555215
git clone --depth 1 --no-tags https://github.com/sudharaniinti/Designing-RAM-and-ROM-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/626241843
git clone --depth 1 --no-tags https://github.com/ArshKedia/Approximate_computing_using_majority_logic.git f:/verilog_sva_gh_scraper/data/full_repos/626257401
git clone --depth 1 --no-tags https://github.com/erwin11115/HAPS_final.git f:/verilog_sva_gh_scraper/data/full_repos/626763765
git clone --depth 1 --no-tags https://github.com/Mariam-Katamashvili/Veri-Simple.git f:/verilog_sva_gh_scraper/data/full_repos/621791806
