
---------- Begin Simulation Statistics ----------
final_tick                                 1546463322                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64904                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696324                       # Number of bytes of host memory used
host_op_rate                                   132038                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    74.91                       # Real time elapsed on the host
host_tick_rate                               20643344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4862181                       # Number of instructions simulated
sim_ops                                       9891385                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001546                       # Number of seconds simulated
sim_ticks                                  1546463322                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1123941                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             55549                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            888233                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             722743                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1123941                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           401198                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1493314                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  307203                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        36408                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4085067                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2257083                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             55706                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1122938                       # Number of branches committed
system.cpu.commit.bw_lim_events                588775                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1591487                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4862181                       # Number of instructions committed
system.cpu.commit.committedOps                9891385                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3828859                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.583377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.850219                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1358285     35.47%     35.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       471525     12.32%     47.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       477537     12.47%     60.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       433468     11.32%     71.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       265870      6.94%     78.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        81539      2.13%     80.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        80013      2.09%     82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        71847      1.88%     84.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       588775     15.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3828859                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21259                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               241912                       # Number of function calls committed.
system.cpu.commit.int_insts                   9695144                       # Number of committed integer instructions.
system.cpu.commit.loads                       1423003                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       184046      1.86%      1.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6993503     70.70%     72.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           11885      0.12%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1004      0.01%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               6      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              52      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            4056      0.04%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          11071      0.11%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             7      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1418955     14.35%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1262738     12.77%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4048      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9891385                       # Class of committed instruction
system.cpu.commit.refs                        2685741                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4862181                       # Number of Instructions Simulated
system.cpu.committedOps                       9891385                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.955134                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.955134                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                645541                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               12205150                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1478938                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1690234                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  56186                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                188292                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1527381                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          3762                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1316068                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            36                       # TLB misses on write requests
system.cpu.fetch.Branches                     1493314                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1003405                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2394238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 16110                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        6065118                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           974                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  112372                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.321555                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1607599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1029946                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.306002                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4059191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.139616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.529262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2007478     49.46%     49.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    96371      2.37%     51.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   127320      3.14%     54.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   210356      5.18%     60.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   120662      2.97%     63.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   101142      2.49%     65.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    87275      2.15%     67.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   218484      5.38%     73.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1090103     26.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4059191                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     34313                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    18687                       # number of floating regfile writes
system.cpu.idleCycles                          584844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66230                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1191741                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.293262                       # Inst execution rate
system.cpu.iew.exec_refs                      2842881                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1316032                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  184699                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1668934                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1316                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5830                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1424202                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11482888                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1526849                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             95340                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10649991                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    279                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    55                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  56186                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   400                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           716979                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          653                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          653                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       245928                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       161463                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            653                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        52704                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13526                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13460952                       # num instructions consuming a value
system.cpu.iew.wb_count                      10614843                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.543549                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7316689                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.285694                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10635805                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 17577751                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8088012                       # number of integer regfile writes
system.cpu.ipc                               1.046973                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.046973                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            206269      1.92%      1.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7633105     71.04%     72.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12272      0.11%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1029      0.01%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    8      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   84      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4747      0.04%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               11798      0.11%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 16      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1540894     14.34%     87.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1330050     12.38%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5039      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10745337                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   23800                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               47566                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        23413                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              27531                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      131300                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012219                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   89486     68.15%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      5      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     36      0.03%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     68.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26413     20.12%     88.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15357     11.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10646568                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25638304                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10591430                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13047472                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11478914                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10745337                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                3974                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1591483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4711                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3930                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2587111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4059191                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.647162                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.185046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1091543     26.89%     26.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              301934      7.44%     34.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              593874     14.63%     48.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              597020     14.71%     63.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              641964     15.82%     79.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              358700      8.84%     88.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              269783      6.65%     94.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              150443      3.71%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               53930      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4059191                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.313793                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1003570                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           212                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            348480                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            65795                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1668934                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1424202                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4696454                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          4644035                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  192442                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9593862                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  92778                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1570562                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1806                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1565                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              30073730                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11952338                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11698186                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1778466                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 334190                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  56186                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                460512                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2104292                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             35912                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         19953692                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1023                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 19                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    738706                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             14                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     14722956                       # The number of ROB reads
system.cpu.rob.rob_writes                    23197700                       # The number of ROB writes
system.cpu.timesIdled                           14919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          316                       # Transaction distribution
system.membus.trans_dist::WritebackClean        16480                       # Transaction distribution
system.membus.trans_dist::CleanEvict              181                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1136                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1136                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           385                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        49936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        49936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2125312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2125312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       117568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       117568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2242880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18249                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000274                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016551                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18244     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                       5      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               18249                       # Request fanout histogram
system.membus.reqLayer2.occupancy           110791031                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           83915986                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8141377                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1070592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          97344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1167936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1070592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1070592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           20224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           16728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          316                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                316                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         692284120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          62946207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             755230327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    692284120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        692284120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13077581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13077581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13077581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        692284120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         62946207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            768307908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000505854838                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21823                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16794                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16794                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15869                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15430                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               40                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     26201579                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                70826579                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11009.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29759.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     970                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16794                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.391144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.130206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.413136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          318     29.34%     29.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          431     39.76%     69.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          187     17.25%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      5.17%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      2.86%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      0.92%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.74%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.65%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           36      3.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1084                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.397436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.783719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.551369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             23     29.49%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            40     51.28%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            10     12.82%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      1.28%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      1.28%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      1.28%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.153846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.113821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.185156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               38     48.72%     48.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     39.74%     88.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8     10.26%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 152320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1015616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   85632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1167936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1074816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        98.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    755.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    695.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1546460325                       # Total gap between requests
system.mem_ctrls.avgGap                      44130.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        97344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        85632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 35549501.380285561085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 62946206.751355461776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55372797.260561212897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        16728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16794                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26267838                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     44558741                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43010516524                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1570.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29295.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2561064.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3855600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2026530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7896840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3168540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     121698720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        475370880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193529760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          807546870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.189475                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    498197021                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     51480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    996786301                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3955560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2087250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9096360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3815820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     121698720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        582110790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        103643520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          826408020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.385787                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    264355645                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     51480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1230627677                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       984664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           984664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       984664                       # number of overall hits
system.cpu.icache.overall_hits::total          984664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        18741                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18741                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        18741                       # number of overall misses
system.cpu.icache.overall_misses::total         18741                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    471493701                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    471493701                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    471493701                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    471493701                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1003405                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1003405                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1003405                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1003405                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018677                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018677                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25158.406755                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25158.406755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25158.406755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25158.406755                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          207                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16480                       # number of writebacks
system.cpu.icache.writebacks::total             16480                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2013                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2013                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2013                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2013                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        16728                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16728                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16728                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16728                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    410813487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    410813487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    410813487                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    410813487                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016671                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016671                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016671                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016671                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24558.434182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24558.434182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24558.434182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24558.434182                       # average overall mshr miss latency
system.cpu.icache.replacements                  16480                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       984664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          984664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        18741                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18741                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    471493701                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    471493701                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1003405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1003405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25158.406755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25158.406755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2013                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2013                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16728                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16728                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    410813487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    410813487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24558.434182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24558.434182                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.169415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              192475                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16480                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.679308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.169415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2023538                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2023538                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2067207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2067207                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2067207                       # number of overall hits
system.cpu.dcache.overall_hits::total         2067207                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2220                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2220                       # number of overall misses
system.cpu.dcache.overall_misses::total          2220                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    137973401                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    137973401                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    137973401                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    137973401                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2069427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2069427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2069427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2069427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001073                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62150.180631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62150.180631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62150.180631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62150.180631                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.dcache.writebacks::total               316                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1521                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     92592960                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     92592960                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     92592960                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92592960                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000735                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000735                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000735                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000735                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60876.370809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60876.370809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60876.370809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60876.370809                       # average overall mshr miss latency
system.cpu.dcache.replacements                    497                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     70960287                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     70960287                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       806656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       806656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65521.963989                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65521.963989                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          698                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26554903                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26554903                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68973.774026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68973.774026                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1261634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1261634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67013114                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67013114                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1262771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1262771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58938.534741                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58938.534741                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66038057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66038057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58132.092430                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58132.092430                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1546463322                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           788.693219                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               42456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.424547                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   788.693219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.770208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.770208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          429                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4140375                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4140375                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2208801987                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214353                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697348                       # Number of bytes of host memory used
host_op_rate                                   409920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.00                       # Real time elapsed on the host
host_tick_rate                               18396812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7717274                       # Number of instructions simulated
sim_ops                                      14758293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000662                       # Number of seconds simulated
sim_ticks                                   662338665                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               256779                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5245                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             37209                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             256444                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          256779                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              335                       # Number of indirect misses.
system.cpu.branchPred.lookups                  472135                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  214614                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    685822                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   457220                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5245                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     415676                       # Number of branches committed
system.cpu.commit.bw_lim_events                323386                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          499084                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2855093                       # Number of instructions committed
system.cpu.commit.committedOps                4866908                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1922607                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.531411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.031787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       675573     35.14%     35.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       406580     21.15%     56.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       263165     13.69%     69.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        42546      2.21%     72.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        75639      3.93%     76.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        12997      0.68%     76.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         7316      0.38%     77.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       115405      6.00%     83.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       323386     16.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1922607                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               189572                       # Number of function calls committed.
system.cpu.commit.int_insts                   4866908                       # Number of committed integer instructions.
system.cpu.commit.loads                       1121424                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2924676     60.09%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1121424     23.04%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         820808     16.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4866908                       # Class of committed instruction
system.cpu.commit.refs                        1942232                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2855093                       # Number of Instructions Simulated
system.cpu.committedOps                       4866908                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.696652                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.696652                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                916914                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5447618                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   322230                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    410745                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5494                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                332526                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1156091                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      861378                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      472135                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    632591                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1346153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1979                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3290096                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   10988                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.237372                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             636262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             471058                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.654142                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1987909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.804396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.369547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1022341     51.43%     51.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    60803      3.06%     54.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    82224      4.14%     58.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   121864      6.13%     64.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    73939      3.72%     68.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    26650      1.34%     69.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    74113      3.73%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    97442      4.90%     78.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   428533     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1987909                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            1096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5282                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   446778                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.578866                       # Inst execution rate
system.cpu.iew.exec_refs                      2017469                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     861378                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  124794                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1254415                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                30                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               911235                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5365992                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1156091                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13609                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5129377                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9193                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   249                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5494                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9754                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           875292                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           41                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       132992                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        90426                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            293                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          553                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4729                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6846716                       # num instructions consuming a value
system.cpu.iew.wb_count                       5128824                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.498585                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3413669                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.578588                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5129177                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9819289                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3821013                       # number of integer regfile writes
system.cpu.ipc                               1.435438                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.435438                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3114784     60.56%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1161104     22.58%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              867099     16.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5142987                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       32463                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006312                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     387      1.19%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21277     65.54%     66.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10799     33.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5175450                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12306369                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5128824                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5865364                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5365991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5142987                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          499084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                24                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined       770420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1987909                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.587134                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.854136                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              306826     15.43%     15.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              355645     17.89%     33.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              344086     17.31%     50.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              337191     16.96%     67.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              324121     16.30%     83.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              169815      8.54%     92.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              111839      5.63%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               36084      1.82%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2302      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1987909                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.585708                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      632591                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            940574                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           218616                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1254415                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              911235                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2711134                       # number of misc regfile reads
system.cpu.numCycles                          1989005                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  215569                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4085593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 410603                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   434878                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  46965                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups              14112234                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5419233                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             4535300                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    628351                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 213759                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5494                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                703617                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   449712                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         10484687                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1554397                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6965213                       # The number of ROB reads
system.cpu.rob.rob_writes                    10797318                       # The number of ROB writes
system.cpu.timesIdled                               9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1106                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                553                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          190                       # Transaction distribution
system.membus.trans_dist::WritebackClean           13                       # Transaction distribution
system.membus.trans_dist::CleanEvict              350                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             13                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           540                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        46720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        46720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               553                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042524                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     552     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 553                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2280752                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy              68000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2829969                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          34560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        12160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           12160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          190                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                190                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1256155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          52178745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53434900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1256155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1256155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18359188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18359188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18359188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1256155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         52178745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             71794087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000110569852                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1303                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                200                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         553                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        203                       # Number of write requests accepted
system.mem_ctrls.readBursts                       553                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      203                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     87                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               17                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      2912615                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                11650115                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6250.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25000.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      404                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     183                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   553                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    441.663366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.334342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.550939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           21     20.79%     20.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21     20.79%     41.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18     17.82%     59.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      4.95%     64.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.97%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.96%     71.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      4.95%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.97%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21     20.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             25                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.940234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.337789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             2     16.67%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             2     16.67%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             2     16.67%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             2     16.67%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            12                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.650097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.778499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     83.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            12                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  29824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   13568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        45.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     646175844                       # Total gap between requests
system.mem_ctrls.avgGap                     854729.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1256154.961148161208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 43772169.030778236687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20484988.597185399383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          203                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst       281750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11368365                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3241970663                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21673.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     21052.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15970298.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               285600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               174570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1677900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             271440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         77482950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189089280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          321226140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        484.987752                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    490829702                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     22100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    149408963                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               364140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               208725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1649340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             835200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         78685650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        188076480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          322063935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.252656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    488135484                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     22100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    152103181                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       662338665                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       632567                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           632567                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       632567                       # number of overall hits
system.cpu.icache.overall_hits::total          632567                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           24                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           24                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1195137                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1195137                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1195137                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1195137                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       632591                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       632591                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       632591                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       632591                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49797.375000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49797.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49797.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49797.375000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       703323                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       703323                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       703323                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       703323                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54101.769231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54101.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54101.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54101.769231                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       632567                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          632567                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           24                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1195137                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1195137                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       632591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       632591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49797.375000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49797.375000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       703323                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       703323                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54101.769231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54101.769231                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  248                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4661                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                13                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            358.538462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1265195                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1265195                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1101019                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1101019                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1101019                       # number of overall hits
system.cpu.dcache.overall_hits::total         1101019                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          540                       # number of overall misses
system.cpu.dcache.overall_misses::total           540                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27908397                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27908397                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27908397                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27908397                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1101559                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1101559                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1101559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1101559                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000490                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000490                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000490                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000490                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51682.216667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51682.216667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51682.216667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51682.216667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.dcache.writebacks::total               190                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          540                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27458500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27458500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50849.074074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50849.074074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50849.074074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50849.074074                       # average overall mshr miss latency
system.cpu.dcache.replacements                    540                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       280211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          280211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27908397                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27908397                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       280751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       280751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51682.216667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51682.216667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          540                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27458500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27458500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50849.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50849.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       820808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         820808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       820808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       820808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    662338665                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1439110                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2665.018519                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          495                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2203658                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2203658                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2324090583                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1303749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700420                       # Number of bytes of host memory used
host_op_rate                                  2485449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.31                       # Real time elapsed on the host
host_tick_rate                               18270476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8226496                       # Number of instructions simulated
sim_ops                                      15683195                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000115                       # Number of seconds simulated
sim_ticks                                   115288596                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56769                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               488                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29924                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42498                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           56769                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14271                       # Number of indirect misses.
system.cpu.branchPred.lookups                   89580                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29802                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          414                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    193256                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   148689                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               527                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      86709                       # Number of branches committed
system.cpu.commit.bw_lim_events                 65377                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           15491                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               509222                       # Number of instructions committed
system.cpu.commit.committedOps                 924902                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       317338                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.914564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.111463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       107472     33.87%     33.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        43442     13.69%     47.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        35341     11.14%     58.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        27909      8.79%     67.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9463      2.98%     70.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        13008      4.10%     74.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6139      1.93%     76.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9187      2.90%     79.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        65377     20.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       317338                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                         70                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29123                       # Number of function calls committed.
system.cpu.commit.int_insts                    924839                       # Number of committed integer instructions.
system.cpu.commit.loads                        180003                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           609161     65.86%     65.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     65.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               4      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              16      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          179995     19.46%     85.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         135656     14.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            924902                       # Class of committed instruction
system.cpu.commit.refs                         315659                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      509222                       # Number of Instructions Simulated
system.cpu.committedOps                        924902                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.679884                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.679884                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                144121                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 946048                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    46345                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     84927                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    608                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 43776                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      183367                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            34                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      136419                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       89580                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     86574                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        225792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   296                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         521817                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           249                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1216                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.258743                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              93080                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              72300                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.507218                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             319777                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.970902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.388535                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   154167     48.21%     48.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13188      4.12%     52.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    16750      5.24%     57.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12216      3.82%     61.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    11292      3.53%     64.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    11125      3.48%     68.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7478      2.34%     70.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    27459      8.59%     79.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    66102     20.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               319777                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       153                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       62                       # number of floating regfile writes
system.cpu.idleCycles                           26435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  692                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    87454                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.702783                       # Inst execution rate
system.cpu.iew.exec_refs                       319791                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     136419                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9816                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                182581                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                12                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               137246                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              940370                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                183372                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               950                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                935736                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     70                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     7                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    608                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   124                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           136849                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2097                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2580                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1592                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            107                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          641                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             51                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1228974                       # num instructions consuming a value
system.cpu.iew.wb_count                        933104                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.538246                       # average fanout of values written-back
system.cpu.iew.wb_producers                    661490                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.695181                       # insts written-back per cycle
system.cpu.iew.wb_sent                         933416                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1687504                       # number of integer regfile reads
system.cpu.int_regfile_writes                  709306                       # number of integer regfile writes
system.cpu.ipc                               1.470839                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.470839                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               180      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                616289     65.80%     65.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    3      0.00%     65.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    4      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   20      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               183536     19.59%     85.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              136563     14.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              14      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             20      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 936679                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     111                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 220                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           97                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                150                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        9384                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010018                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3310     35.27%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     35.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3742     39.88%     75.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2327     24.80%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 945772                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2202403                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       933007                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            955812                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     940301                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    936679                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  69                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           15487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                97                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             65                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        21265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        319777                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.929163                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.074344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               49341     15.43%     15.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33841     10.58%     26.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               58975     18.44%     44.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               62397     19.51%     63.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               46386     14.51%     78.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               30545      9.55%     88.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17734      5.55%     93.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11440      3.58%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9118      2.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          319777                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.705507                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       86617                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            51                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             66811                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18205                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               182581                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              137246                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  469116                       # number of misc regfile reads
system.cpu.numCycles                           346212                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   16027                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                850086                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  31269                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    64978                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18372                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6131                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2372845                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 944100                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              868712                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    109575                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71518                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    608                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                128538                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    18653                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               166                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1702960                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             51                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    232100                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1192354                       # The number of ROB reads
system.cpu.rob.rob_writes                     1883220                       # The number of ROB writes
system.cpu.timesIdled                             170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          123                       # Transaction distribution
system.membus.trans_dist::WritebackClean          238                       # Transaction distribution
system.membus.trans_dist::CleanEvict              120                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           221                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        30976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        30976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        23424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        23424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               489                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006135                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.078165                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     486     99.39%     99.39% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.61%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 489                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2619828                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1306246                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1284698                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          15744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          15552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              31296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          123                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                123                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         136561642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         134896256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271457899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    136561642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        136561642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       68280821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68280821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       68280821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        136561642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        134896256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            339738720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001085888224                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           21                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           22                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1251                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                328                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         489                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        360                       # Number of write requests accepted
system.mem_ctrls.readBursts                       489                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               26                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7117534                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15780034                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15405.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34155.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      358                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   489                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  360                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.005780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.918625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.530497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           50     28.90%     28.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     27.17%     56.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     15.61%     71.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      9.83%     81.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      5.20%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.47%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      4.62%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.16%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7      4.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          173                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           22                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.954545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.943765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.574659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              5     22.73%     22.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            11     50.00%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             2      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             1      4.55%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             2      9.09%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      4.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            22                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           21                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.380952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.363015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.804748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               17     80.95%     80.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     19.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            21                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  29568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   22400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   31296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                23040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       256.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     131450085                       # Total gap between requests
system.mem_ctrls.avgGap                     154829.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        15488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 134341127.720906585455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 122128297.928096890450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194295019.431063234806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          243                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8449538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7330496                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11611178124                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34347.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30166.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32253272.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               258060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1485120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             595080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         28884750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         19946880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           60932130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.518276                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     51583436                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     59805160                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               785400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1813560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1205820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         27441510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         21162240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           62022810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        537.978709                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     54721080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     56667516                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       115288596                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        86250                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            86250                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        86250                       # number of overall hits
system.cpu.icache.overall_hits::total           86250                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          324                       # number of overall misses
system.cpu.icache.overall_misses::total           324                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20463849                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20463849                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20463849                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20463849                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        86574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        86574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        86574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        86574                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003742                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003742                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003742                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003742                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63160.027778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63160.027778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63160.027778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63160.027778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          238                       # number of writebacks
system.cpu.icache.writebacks::total               238                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           78                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          246                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16562640                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16562640                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16562640                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16562640                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002841                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002841                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002841                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002841                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67327.804878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67327.804878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67327.804878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67327.804878                       # average overall mshr miss latency
system.cpu.icache.replacements                    238                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        86250                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           86250                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           324                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20463849                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20463849                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        86574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        86574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63160.027778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63160.027778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16562640                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16562640                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002841                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002841                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67327.804878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67327.804878                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.488349                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1523332                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               494                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3083.668016                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.488349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            173394                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           173394                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       179705                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           179705                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       179705                       # number of overall hits
system.cpu.dcache.overall_hits::total          179705                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          338                       # number of overall misses
system.cpu.dcache.overall_misses::total           338                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20549634                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20549634                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20549634                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20549634                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       180043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       180043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       180043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       180043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001877                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001877                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60797.733728                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60797.733728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60797.733728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60797.733728                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          538                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          123                       # number of writebacks
system.cpu.dcache.writebacks::total               123                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           95                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14909215                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14909215                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14909215                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14909215                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001350                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001350                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61354.794239                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61354.794239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61354.794239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61354.794239                       # average overall mshr miss latency
system.cpu.dcache.replacements                    243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        44071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           44071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19307544                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19307544                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        44387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        44387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61099.822785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61099.822785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           95                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13685519                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13685519                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61925.425339                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61925.425339                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       135634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         135634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           22                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1242090                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1242090                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       135656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       135656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56458.636364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56458.636364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1223696                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1223696                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55622.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55622.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    115288596                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1868669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1267                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1474.876875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            360329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           360329                       # Number of data accesses

---------- End Simulation Statistics   ----------
