{
    "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 490.8,
        "techmap_time(ms)": 456.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 191,
        "latch": 1706,
        "Adder": 758,
        "generic logic size": 4,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 191,
        "Total Node": 2656
    },
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 16.8,
        "exec_time(ms)": 485.9,
        "techmap_time(ms)": 483.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1611,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 1611,
        "Total Node": 3318
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 17.1,
        "exec_time(ms)": 493.3,
        "techmap_time(ms)": 465.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1611,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 1611,
        "Total Node": 3318
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 450.1,
        "techmap_time(ms)": 449.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1611,
        "latch": 1706,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 1611,
        "Total Node": 3318
    },
    "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 180.7,
        "techmap_time(ms)": 145.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 60,
        "latch": 570,
        "Adder": 262,
        "generic logic size": 4,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 60,
        "Total Node": 893
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 136.2,
        "techmap_time(ms)": 133.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 551,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 551,
        "Total Node": 1122
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 169.3,
        "techmap_time(ms)": 139.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 551,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 551,
        "Total Node": 1122
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 149.7,
        "techmap_time(ms)": 149.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 551,
        "latch": 570,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 551,
        "Total Node": 1122
    },
    "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 1046.6,
        "techmap_time(ms)": 1017.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 362,
        "latch": 4314,
        "Adder": 1876,
        "generic logic size": 4,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 362,
        "Total Node": 6553
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 929.1,
        "techmap_time(ms)": 926,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3877,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 3877,
        "Total Node": 8192
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 1039.6,
        "techmap_time(ms)": 1011,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3877,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 3877,
        "Total Node": 8192
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 32,
        "exec_time(ms)": 1010.5,
        "techmap_time(ms)": 1010.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3877,
        "latch": 4314,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 3877,
        "Total Node": 8192
    },
    "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 694.3,
        "techmap_time(ms)": 659.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 298,
        "latch": 2629,
        "Adder": 1273,
        "generic logic size": 4,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 298,
        "Total Node": 4201
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 22.2,
        "exec_time(ms)": 639.9,
        "techmap_time(ms)": 636.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2688,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2688,
        "Total Node": 5318
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 22.6,
        "exec_time(ms)": 705.7,
        "techmap_time(ms)": 673.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2688,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2688,
        "Total Node": 5318
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 21.7,
        "exec_time(ms)": 688.1,
        "techmap_time(ms)": 687.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2688,
        "latch": 2629,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2688,
        "Total Node": 5318
    },
    "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 1008.2,
        "techmap_time(ms)": 973.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 335,
        "latch": 4400,
        "Adder": 1585,
        "generic logic size": 4,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 335,
        "Total Node": 6321
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 36.9,
        "exec_time(ms)": 956.3,
        "techmap_time(ms)": 953.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3313,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 3313,
        "Total Node": 7714
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 1102.4,
        "techmap_time(ms)": 1067.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3313,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 3313,
        "Total Node": 7714
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 987.4,
        "techmap_time(ms)": 987.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3313,
        "latch": 4400,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 3313,
        "Total Node": 7714
    },
    "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 246.6,
        "techmap_time(ms)": 212.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 74,
        "latch": 846,
        "Adder": 376,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 74,
        "Total Node": 1297
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 254.2,
        "techmap_time(ms)": 251.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 772,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 772,
        "Total Node": 1619
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 235.9,
        "techmap_time(ms)": 203.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 772,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 772,
        "Total Node": 1619
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 196.6,
        "techmap_time(ms)": 196.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 772,
        "latch": 846,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 772,
        "Total Node": 1619
    },
    "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 84.3,
        "exec_time(ms)": 2144.3,
        "techmap_time(ms)": 2109.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 886,
        "latch": 11756,
        "Adder": 5090,
        "generic logic size": 4,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 886,
        "Total Node": 17733
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 79.8,
        "exec_time(ms)": 2064.9,
        "techmap_time(ms)": 2061.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10466,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 10466,
        "Total Node": 22223
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 80.2,
        "exec_time(ms)": 2122.2,
        "techmap_time(ms)": 2089.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10466,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 10466,
        "Total Node": 22223
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 2041.5,
        "techmap_time(ms)": 2041,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10466,
        "latch": 11756,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 10466,
        "Total Node": 22223
    },
    "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 49.1,
        "exec_time(ms)": 1402.3,
        "techmap_time(ms)": 1370.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 544,
        "latch": 6452,
        "Adder": 2772,
        "generic logic size": 4,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 544,
        "Total Node": 9769
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 1395.8,
        "techmap_time(ms)": 1392.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5755,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 5755,
        "Total Node": 12208
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 1245.2,
        "techmap_time(ms)": 1212.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5755,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 5755,
        "Total Node": 12208
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 45.7,
        "exec_time(ms)": 1207.7,
        "techmap_time(ms)": 1207.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5755,
        "latch": 6452,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 5755,
        "Total Node": 12208
    },
    "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 13.5,
        "exec_time(ms)": 264.8,
        "techmap_time(ms)": 230.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 114,
        "latch": 1015,
        "Adder": 461,
        "generic logic size": 4,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 114,
        "Total Node": 1591
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 236,
        "techmap_time(ms)": 232.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 979,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 979,
        "Total Node": 1995
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 253.2,
        "techmap_time(ms)": 221.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 979,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 979,
        "Total Node": 1995
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 230.7,
        "techmap_time(ms)": 230.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 979,
        "latch": 1015,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 979,
        "Total Node": 1995
    },
    "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 161.2,
        "exec_time(ms)": 3426.9,
        "techmap_time(ms)": 3392.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1401,
        "latch": 22091,
        "Adder": 9527,
        "generic logic size": 4,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 1401,
        "Total Node": 33020
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 152.3,
        "exec_time(ms)": 3135.9,
        "techmap_time(ms)": 3132.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19366,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19366,
        "Total Node": 41458
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 152.7,
        "exec_time(ms)": 3181.5,
        "techmap_time(ms)": 3149.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19366,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19366,
        "Total Node": 41458
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 151.8,
        "exec_time(ms)": 3299.6,
        "techmap_time(ms)": 3299.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19366,
        "latch": 22091,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19366,
        "Total Node": 41458
    },
    "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 105.8,
        "exec_time(ms)": 2163,
        "techmap_time(ms)": 2130.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1233,
        "latch": 14797,
        "Adder": 6411,
        "generic logic size": 4,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 1233,
        "Total Node": 22442
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 99.1,
        "exec_time(ms)": 2113.6,
        "techmap_time(ms)": 2110.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13305,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 13305,
        "Total Node": 28103
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 99.5,
        "exec_time(ms)": 2118.2,
        "techmap_time(ms)": 2084.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13305,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 13305,
        "Total Node": 28103
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 98.7,
        "exec_time(ms)": 2007,
        "techmap_time(ms)": 2006.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13305,
        "latch": 14797,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 13305,
        "Total Node": 28103
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
