Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2a5e5d6c56454f2b8c8f56ecd8bd7628 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_testbench_behav xil_defaultlib.counter_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] clk_wiz_0 remains a black-box since it has no binding entity [C:/Users/yu5866da-s/vivado/lab0/lab0.srcs/sources_1/new/lab0.vhd:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.my_counter [my_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_testbench
Built simulation snapshot counter_testbench_behav
