INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func/ELE112_LAB_5_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-307] analyzing entity ele112_regn_0
INFO: [VRFC 10-307] analyzing entity ele112_regn_1
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
