
---------- Begin Simulation Statistics ----------
final_tick                                  439731500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205746                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847540                       # Number of bytes of host memory used
host_op_rate                                   218765                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.22                       # Real time elapsed on the host
host_tick_rate                              361837940                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250000                       # Number of instructions simulated
sim_ops                                        265855                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000440                       # Number of seconds simulated
sim_ticks                                   439731500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.899198                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   23442                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                24702                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1024                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             38721                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             155                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              147                       # Number of indirect misses.
system.cpu.branchPred.lookups                   51752                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1389                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      250000                       # Number of instructions committed
system.cpu.committedOps                        265855                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.517852                       # CPI: cycles per instruction
system.cpu.discardedOps                          7918                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             104276                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             80255                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            39705                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                172                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          494946                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.284264                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           879463                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   9      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  135996     51.15%     51.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                     20      0.01%     51.17% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     51.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     51.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     51.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     51.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     51.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     51.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     51.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     51.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     51.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     29      0.01%     51.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     51.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     34      0.01%     51.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     36      0.01%     51.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     51.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    26      0.01%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     51.21% # Class of committed instruction
system.cpu.op_class_0::MemRead                  87921     33.07%     84.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 41781     15.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   265855                       # Class of committed instruction
system.cpu.tickCycles                          384517                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9418                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1863                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1129                       # Transaction distribution
system.membus.trans_dist::CleanEvict               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3311                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1863                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       403392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  403392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5181                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11694500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27155750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          428                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1319                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        70912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       502720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 573632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1158                       # Total snoops (count)
system.tol2bus.snoopTraffic                     72256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6502                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047979                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6487     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6502                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8335000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6989000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   59                       # number of demand (read+write) hits
system.l2.demand_hits::total                      163                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 104                       # number of overall hits
system.l2.overall_hits::.cpu.data                  59                       # number of overall hits
system.l2.overall_hits::total                     163                       # number of overall hits
system.l2.demand_misses::.cpu.inst                576                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4598                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5174                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               576                       # number of overall misses
system.l2.overall_misses::.cpu.data              4598                       # number of overall misses
system.l2.overall_misses::total                  5174                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43874000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    363024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        406898000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43874000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    363024000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       406898000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5337                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5337                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.847059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.987331                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.969458                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.847059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.987331                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.969458                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76170.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78952.588082                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78642.829532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76170.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78952.588082                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78642.829532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1129                       # number of writebacks
system.l2.writebacks::total                      1129                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5174                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5174                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38114000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    317044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    355158000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38114000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    317044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    355158000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.847059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.987331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.969458                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.847059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.987331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.969458                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66170.138889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68952.588082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68642.829532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66170.138889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68952.588082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68642.829532                       # average overall mshr miss latency
system.l2.replacements                           1158                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          428                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              428                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          428                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          428                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3311                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    266553000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     266553000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.991911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80505.285412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80505.285412                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    233443000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    233443000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.991911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70505.285412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70505.285412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43874000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43874000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.847059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.847059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76170.138889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76170.138889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38114000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38114000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.847059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.847059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66170.138889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66170.138889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     96471000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     96471000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.975739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.975739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74958.041958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74958.041958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     83601000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     83601000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.975739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.975739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64958.041958                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64958.041958                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2817.628758                       # Cycle average of tags in use
system.l2.tags.total_refs                        9410                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.813452                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.995659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       445.342423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2365.290676                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.072183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.085987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4031                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3911                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.123016                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     80525                       # Number of tag accesses
system.l2.tags.data_accesses                    80525                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          36864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         294272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             331136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        72256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          83832975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         669208369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             753041345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     83832975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         83832975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164318453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164318453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164318453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         83832975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        669208369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            917359798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000132152500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           69                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11301                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5174                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1129                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5174                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1129                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               65                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     45833500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   25870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               142846000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8858.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27608.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4405                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     931                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5174                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1129                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    427.165957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   355.495027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.521039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          100     10.64%     10.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           91      9.68%     20.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           55      5.85%     26.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           49      5.21%     31.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          608     64.68%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.74%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.32%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.74%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      2.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          940                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           69                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.594203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.149829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    322.851966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     92.75%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.45%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      4.35%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            69                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 331136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   70656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  331136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                72256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       753.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    753.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     439177500                       # Total gap between requests
system.mem_ctrls.avgGap                      69677.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        36864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       294272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        70656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 83832975.349730461836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 669208369.198022007942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160679869.420316696167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1129                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14531000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    128315000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3590570750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25227.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27906.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3180310.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2948820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1559745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            16821840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2871000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        162929370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         31653600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          253204215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.815503                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     80870250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    344301250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3777060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2007555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20120520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2891880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        125657640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         63040320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          251914815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.883259                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    162836500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    262335000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        84868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            84868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        84868                       # number of overall hits
system.cpu.icache.overall_hits::total           84868                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46668500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46668500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46668500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46668500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        85548                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        85548                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        85548                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        85548                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007949                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007949                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007949                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007949                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68630.147059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68630.147059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68630.147059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68630.147059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          428                       # number of writebacks
system.cpu.icache.writebacks::total               428                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45988500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45988500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45988500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45988500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007949                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67630.147059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67630.147059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67630.147059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67630.147059                       # average overall mshr miss latency
system.cpu.icache.replacements                    428                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        84868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           84868                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46668500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46668500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        85548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        85548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68630.147059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68630.147059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45988500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45988500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67630.147059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67630.147059                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           237.742090                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               85548                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.805882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   237.742090                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.928680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            171776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           171776                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       124142                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           124142                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       124155                       # number of overall hits
system.cpu.dcache.overall_hits::total          124155                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4880                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4880                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4883                       # number of overall misses
system.cpu.dcache.overall_misses::total          4883                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    389781000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    389781000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    389781000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    389781000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       129022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       129022                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       129038                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       129038                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037823                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037823                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037842                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79873.155738                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79873.155738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79824.083555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79824.083555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3198                       # number of writebacks
system.cpu.dcache.writebacks::total              3198                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          219                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4664                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4664                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    370753500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    370753500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    371010000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    371010000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036144                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036144                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79543.767432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79543.767432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79547.598628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79547.598628                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3646                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        86730                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           86730                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    100320000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    100320000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75885.022693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75885.022693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     98533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     98533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74873.100304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74873.100304                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    289241000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    289241000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        40963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        40963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.086688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.086688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81453.393410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81453.393410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          213                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          213                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    272007500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    272007500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.081488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.081488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81488.166567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81488.166567                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.187500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.187500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       256500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       256500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        85500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        85500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       220000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       220000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31428.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31428.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       213000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       213000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30428.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30428.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           611.192230                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              128891                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4664                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.635292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   611.192230                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.596867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.596867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          908                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            262884                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           262884                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    439731500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439731500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
