ISim log file
Running: C:\Users\Ethan\Desktop\test_code\P5\test_mips_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Ethan/Desktop/test_code/P5/test_mips_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 32.  For instance pathway/pipe_EM_write_reg/, width 32 of formal port pipe_in is not equal to width 5 of actual signal E_write_reg.
WARNING: File "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 32.  For instance pathway/pipe_EM_write_reg/, width 32 of formal port pipe_out is not equal to width 5 of actual signal M_write_reg.
WARNING: File "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 32.  For instance pathway/pipe_MW_write_reg/, width 32 of formal port pipe_in is not equal to width 5 of actual signal M_write_reg.
WARNING: File "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 32.  For instance pathway/pipe_MW_write_reg/, width 32 of formal port pipe_out is not equal to width 5 of actual signal W_write_reg.
WARNING: File "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 140.  For instance pathway/hazard/, width 2 of formal port forward_MtoD_jal is not equal to width 1 of actual signal forward_MtoD_jal.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                  58@00003000: $16 <= 0000ffff
                  58@00003004: *00000000 <= 0000ffff
                  66@00003008: $17 <= 0000ffff
                  70@0000300c: *00000000 <= 0000ffff
