$date
	Wed Mar  2 15:19:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module register_tb $end
$var wire 8 ! reg_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # reg_in [7:0] $end
$var reg 1 $ reg_ld $end
$scope module REG8_1 $end
$var wire 1 " clk $end
$var wire 8 % in [7:0] $end
$var wire 1 $ ld $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b10101010 %
0$
b10101010 #
0"
bx !
$end
#500
1"
#1000
0"
#1500
1"
#2000
0"
1$
#2500
b10101010 !
b10101010 &
1"
#3000
0"
#3500
1"
#4000
0"
#4500
1"
#5000
0"
0$
b0 #
b0 %
#5500
1"
#6000
0"
#6500
1"
#7000
0"
#7500
1"
#8000
0"
#8500
1"
#9000
0"
1$
#9500
b0 !
b0 &
1"
#10000
0"
#10500
1"
#11000
0"
#11500
1"
#12000
0"
#12500
1"
#13000
0"
#13500
1"
#14000
0"
#14500
1"
#15000
0"
#15500
1"
#16000
0"
#16500
1"
#17000
0"
#17500
1"
#18000
0"
#18500
1"
#19000
0"
