// Seed: 4003437261
module module_0 (
    output wor id_0,
    output wor id_1
);
  wire id_3;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    output logic id_4,
    output tri0 id_5,
    output uwire id_6,
    input wire id_7,
    input tri1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    input tri0 id_12
);
  initial begin : LABEL_0
    id_4 <= 1;
  end
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
