INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiments-on-the-principles-of-computer-composition/Barrel_shifter/Barrel_shifter.srcs/sim_1/new/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
