#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 17 15:06:59 2025
# Process ID: 15960
# Current directory: C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/matlab_fir_0_synth_1
# Command line: vivado.exe -log matlab_fir_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source matlab_fir_0.tcl
# Log file: C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/matlab_fir_0_synth_1/matlab_fir_0.vds
# Journal file: C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/matlab_fir_0_synth_1\vivado.jou
#-----------------------------------------------------------
source matlab_fir_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dell/Desktop/test_ip_fir/test-yt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_matlab_fir'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'User_Company:SysGen:matlab_fir:1.0'. The one found in IP location 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_matlab_fir/ip' will take precedence over the same IP in location c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir/ip
Command: synth_design -top matlab_fir_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1112.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matlab_fir_0' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/synth/matlab_fir_0.vhd:67]
INFO: [Synth 8-3491] module 'matlab_fir' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir.vhd:1115' bound to instance 'U0' of component 'matlab_fir' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/synth/matlab_fir_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'matlab_fir' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir.vhd:1122]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_default_clock_driver' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir.vhd:1095]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (1#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (2#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (3#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_default_clock_driver' (4#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir.vhd:1095]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_struct' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir.vhd:1063]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_fir' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir.vhd:14]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_xladdsub' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:338]
	Parameter core_name0 bound to: matlab_fir_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 16 - type: integer 
	Parameter a_bin_pt bound to: 14 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter b_bin_pt bound to: 14 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 16 - type: integer 
	Parameter s_bin_pt bound to: 14 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 17 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 17 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'matlab_fir_c_addsub_v12_0_i0' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i0/synth/matlab_fir_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'matlab_fir_c_addsub_v12_0_i0' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:423]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_c_addsub_v12_0_i0' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i0/synth/matlab_fir_c_addsub_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 17 - type: integer 
	Parameter C_B_WIDTH bound to: 17 - type: integer 
	Parameter C_OUT_WIDTH bound to: 17 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i0/synth/matlab_fir_c_addsub_v12_0_i0.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_c_addsub_v12_0_i0' (11#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i0/synth/matlab_fir_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_xladdsub' (12#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:338]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_xladdsub__parameterized0' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:338]
	Parameter core_name0 bound to: matlab_fir_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 16 - type: integer 
	Parameter a_bin_pt bound to: 14 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter b_bin_pt bound to: 14 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 16 - type: integer 
	Parameter s_bin_pt bound to: 14 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 17 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 17 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'matlab_fir_c_addsub_v12_0_i0' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i0/synth/matlab_fir_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'matlab_fir_c_addsub_v12_0_i0' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_xladdsub__parameterized0' (12#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:338]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_xladdsub__parameterized1' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:338]
	Parameter core_name0 bound to: matlab_fir_c_addsub_v12_0_i1 - type: string 
	Parameter a_width bound to: 16 - type: integer 
	Parameter a_bin_pt bound to: 14 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter b_bin_pt bound to: 14 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 16 - type: integer 
	Parameter s_bin_pt bound to: 14 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 18 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 18 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'matlab_fir_c_addsub_v12_0_i1' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i1/synth/matlab_fir_c_addsub_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'matlab_fir_c_addsub_v12_0_i1' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:434]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_c_addsub_v12_0_i1' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i1/synth/matlab_fir_c_addsub_v12_0_i1.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_OUT_WIDTH bound to: 18 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i1/synth/matlab_fir_c_addsub_v12_0_i1.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_c_addsub_v12_0_i1' (13#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_c_addsub_v12_0_i1/synth/matlab_fir_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_xladdsub__parameterized1' (13#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:338]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_44dcfc2203' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_44dcfc2203' (14#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_6211883d25' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_6211883d25' (15#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_1d3f3edb34' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_1d3f3edb34' (16#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:88]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_7882b14ecd' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_7882b14ecd' (17#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:107]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_30246ce08d' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_30246ce08d' (18#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:126]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_186cd26f5d' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_186cd26f5d' (19#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:145]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_88743df715' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_88743df715' (20#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:164]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_xldelay' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:193]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:220]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/synth_reg.vhd:30]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:31]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (21#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (22#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_xldelay' (23#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:193]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_xlmult' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:590]
	Parameter core_name0 bound to: matlab_fir_mult_gen_v12_0_i0 - type: string 
	Parameter a_width bound to: 16 - type: integer 
	Parameter a_bin_pt bound to: 14 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter b_bin_pt bound to: 14 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 16 - type: integer 
	Parameter p_bin_pt bound to: 14 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 16 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'matlab_fir_mult_gen_v12_0_i0' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_mult_gen_v12_0_i0/synth/matlab_fir_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'matlab_fir_mult_gen_v12_0_i0' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:652]
INFO: [Synth 8-638] synthesizing module 'matlab_fir_mult_gen_v12_0_i0' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_mult_gen_v12_0_i0/synth/matlab_fir_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_mult_gen_v12_0_i0/synth/matlab_fir_mult_gen_v12_0_i0.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_mult_gen_v12_0_i0/synth/matlab_fir_mult_gen_v12_0_i0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_mult_gen_v12_0_i0/synth/matlab_fir_mult_gen_v12_0_i0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_mult_gen_v12_0_i0' (29#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/matlab_fir_mult_gen_v12_0_i0/synth/matlab_fir_mult_gen_v12_0_i0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_xlmult' (30#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir_entity_declarations.vhd:590]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_fir' (31#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_struct' (32#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir.vhd:1063]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir' (33#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/xil_defaultlib/hdl/matlab_fir.vhd:1122]
INFO: [Synth 8-256] done synthesizing module 'matlab_fir_0' (34#1) [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/synth/matlab_fir_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1180.531 ; gain = 67.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1180.531 ; gain = 67.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1180.531 ; gain = 67.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1180.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/constrs/matlab_fir.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/ip/matlab_fir_0/constrs/matlab_fir.xdc] for cell 'U0'
Parsing XDC File [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/matlab_fir_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/matlab_fir_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1271.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  FDE => FDRE: 160 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1273.176 ; gain = 2.121
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1273.176 ; gain = 160.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1273.176 ; gain = 160.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/matlab_fir_0_synth_1/dont_touch.xdc, line 18).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult10/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult11/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult4/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult5/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult7/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult8/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/mult9/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub9/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub10/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub11/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub4/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub5/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub7/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/matlab_fir_struct/fir/addsub8/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1273.176 ; gain = 160.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1273.176 ; gain = 160.281
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/matlab_fir_struct/fir/constant1' (sysgen_constant_6211883d25) to 'U0/matlab_fir_struct/fir/constant11'
INFO: [Synth 8-223] decloning instance 'U0/matlab_fir_struct/fir/constant10' (sysgen_constant_1d3f3edb34) to 'U0/matlab_fir_struct/fir/constant2'
INFO: [Synth 8-223] decloning instance 'U0/matlab_fir_struct/fir/constant3' (sysgen_constant_7882b14ecd) to 'U0/matlab_fir_struct/fir/constant9'
INFO: [Synth 8-223] decloning instance 'U0/matlab_fir_struct/fir/constant4' (sysgen_constant_30246ce08d) to 'U0/matlab_fir_struct/fir/constant8'
INFO: [Synth 8-223] decloning instance 'U0/matlab_fir_struct/fir/constant5' (sysgen_constant_186cd26f5d) to 'U0/matlab_fir_struct/fir/constant7'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1273.176 ; gain = 160.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1294.195 ; gain = 181.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1294.484 ; gain = 181.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1314.113 ; gain = 201.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1320.762 ; gain = 207.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1320.762 ; gain = 207.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1320.762 ; gain = 207.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1320.762 ; gain = 207.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1320.762 ; gain = 207.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1320.762 ; gain = 207.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |    11|
|2     |LUT2    |   199|
|3     |MUXCY   |   177|
|4     |SRLC32E |   160|
|5     |XORCY   |   188|
|6     |FDE     |   160|
|7     |FDRE    |   188|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1320.762 ; gain = 207.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1320.762 ; gain = 115.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1320.762 ; gain = 207.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1320.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 536 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1320.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 215 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 55 instances
  FDE => FDRE: 160 instances

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1320.762 ; gain = 207.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/matlab_fir_0_synth_1/matlab_fir_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP matlab_fir_0, cache-ID = 5e02f4cbad0ae995
INFO: [Coretcl 2-1174] Renamed 176 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/matlab_fir_0_synth_1/matlab_fir_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matlab_fir_0_utilization_synth.rpt -pb matlab_fir_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 17 15:08:07 2025...
