vlog -work work /home/gsegura/Documents/TEC/2021/S1/arqui2/proyecto2/ASIPVectorial/src/Pipe_ID_EX.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:46 on May 30,2021
# vlog -reportprogress 300 -work work /home/gsegura/Documents/TEC/2021/S1/arqui2/proyecto2/ASIPVectorial/src/Pipe_ID_EX.sv 
# ** Error: (vlog-66) Execution of vlib failed. Please check the error log for more details.
# sh: l√≠nea 1: /opt/intel_fpga_lite/19.1/modelsim_ase/linuxpe/vlib: No existe el fichero o el directorio
# End time: 02:50:46 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /opt/intel_fpga_lite/19.1/modelsim_ase/linuxaloem/vlog failed.
