#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 14 12:06:58 2022
# Process ID: 14464
# Current directory: C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/top.vds
# Journal file: C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 753.574 ; gain = 177.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/top.vhd:19]
INFO: [Synth 8-3491] module 'microblaze_wrapper' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:14' bound to instance 'my_microblaze' of component 'microblaze_wrapper' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'microblaze_wrapper' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'microblaze' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1583' bound to instance 'microblaze_i' of component 'microblaze' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'microblaze' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1600]
INFO: [Synth 8-3491] module 'microblaze_axi_gpio_0_0' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'microblaze_axi_gpio_0_0' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1910]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_gpio_0_0' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'microblaze_axi_gpio_1_1' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_axi_gpio_1_1_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'microblaze_axi_gpio_1_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1934]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_gpio_1_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_axi_gpio_1_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'microblaze_axi_uartlite_0_0' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'microblaze_axi_uartlite_0_0' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1958]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_uartlite_0_0' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'microblaze_clk_wiz_0_0' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'microblaze_clk_wiz_0_0' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1983]
INFO: [Synth 8-638] synthesizing module 'microblaze_clk_wiz_0_0' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'microblaze_mdm_1_1' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_mdm_1_1_stub.vhdl:5' bound to instance 'mdm_1' of component 'microblaze_mdm_1_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1990]
INFO: [Synth 8-638] synthesizing module 'microblaze_mdm_1_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_mdm_1_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'microblaze_microblaze_0_2' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_microblaze_0_2_stub.vhdl:5' bound to instance 'microblaze_0' of component 'microblaze_microblaze_0_2' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:2003]
INFO: [Synth 8-638] synthesizing module 'microblaze_microblaze_0_2' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_microblaze_0_2_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'microblaze_microblaze_0_axi_periph_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_2SZHJX' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_2SZHJX' (1#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_UXJV17' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_UXJV17' (2#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1HI1GR5' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1HI1GR5' (3#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SYAVRW' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:922]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SYAVRW' (4#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:922]
INFO: [Synth 8-3491] module 'microblaze_xbar_1' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'microblaze_xbar_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1501]
INFO: [Synth 8-638] synthesizing module 'microblaze_xbar_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'microblaze_microblaze_0_axi_periph_1' (5#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:343]
INFO: [Synth 8-3491] module 'microblaze_dlmb_bram_if_cntlr_1' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_dlmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'microblaze_dlmb_bram_if_cntlr_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:557]
INFO: [Synth 8-638] synthesizing module 'microblaze_dlmb_bram_if_cntlr_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_dlmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'microblaze_dlmb_v10_1' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_dlmb_v10_1_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'microblaze_dlmb_v10_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:611]
INFO: [Synth 8-638] synthesizing module 'microblaze_dlmb_v10_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_dlmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'microblaze_ilmb_bram_if_cntlr_1' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_ilmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'microblaze_ilmb_bram_if_cntlr_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:639]
INFO: [Synth 8-638] synthesizing module 'microblaze_ilmb_bram_if_cntlr_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_ilmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'microblaze_ilmb_v10_1' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_ilmb_v10_1_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'microblaze_ilmb_v10_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:693]
INFO: [Synth 8-638] synthesizing module 'microblaze_ilmb_v10_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_ilmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'microblaze_lmb_bram_1' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_lmb_bram_1_stub.vhdl:5' bound to instance 'lmb_bram' of component 'microblaze_lmb_bram_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:721]
INFO: [Synth 8-638] synthesizing module 'microblaze_lmb_bram_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_lmb_bram_1_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' (6#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:343]
INFO: [Synth 8-3491] module 'microblaze_rst_clk_wiz_0_100M_1' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_rst_clk_wiz_0_100M_1_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'microblaze_rst_clk_wiz_0_100M_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:2165]
INFO: [Synth 8-638] synthesizing module 'microblaze_rst_clk_wiz_0_100M_1' [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/.Xil/Vivado-14464-DESKTOP-5PCB5FN/realtime/microblaze_rst_clk_wiz_0_100M_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'microblaze' (7#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/synth/microblaze.vhd:1600]
INFO: [Synth 8-256] done synthesizing module 'microblaze_wrapper' (8#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/ps2_keyboard.vhd:5' bound to instance 'my_keyboard' of component 'ps2_keyboard' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/ps2_keyboard.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (9#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/ps2_keyboard.vhd:16]
INFO: [Synth 8-3491] module 'pwm_sound' declared at 'C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/pwm_sound.vhd:5' bound to instance 'my_sound' of component 'pwm_sound' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'pwm_sound' [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/pwm_sound.vhd:14]
WARNING: [Synth 8-614] signal 'frequency' is read in the process but is not in the sensitivity list [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/pwm_sound.vhd:35]
WARNING: [Synth 8-614] signal 'clk_counter' is read in the process but is not in the sensitivity list [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/pwm_sound.vhd:35]
WARNING: [Synth 8-614] signal 'pwm_length' is read in the process but is not in the sensitivity list [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/pwm_sound.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'pwm_sound' (10#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/pwm_sound.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/top.vhd:19]
WARNING: [Synth 8-3331] design pwm_sound has unconnected port reset
WARNING: [Synth 8-3331] design s00_couplers_imp_SYAVRW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_SYAVRW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_SYAVRW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_SYAVRW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1HI1GR5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1HI1GR5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1HI1GR5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1HI1GR5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_UXJV17 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_UXJV17 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_UXJV17 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_UXJV17 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_2SZHJX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_2SZHJX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_2SZHJX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_2SZHJX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 823.273 ; gain = 247.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 823.273 ; gain = 247.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 823.273 ; gain = 247.555
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_in_context.xdc] for cell 'my_microblaze/microblaze_i/axi_gpio_0'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_in_context.xdc] for cell 'my_microblaze/microblaze_i/axi_gpio_0'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_in_context.xdc] for cell 'my_microblaze/microblaze_i/clk_wiz_0'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_in_context.xdc] for cell 'my_microblaze/microblaze_i/clk_wiz_0'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'my_microblaze/microblaze_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'my_microblaze/microblaze_i/axi_uartlite_0'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_2/microblaze_microblaze_0_2/microblaze_microblaze_0_2_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_2/microblaze_microblaze_0_2/microblaze_microblaze_0_2_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1/microblaze_dlmb_v10_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1/microblaze_dlmb_v10_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1/microblaze_lmb_bram_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1/microblaze_lmb_bram_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1/microblaze_mdm_1_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/mdm_1'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1/microblaze_mdm_1_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/mdm_1'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_0_100M_1/microblaze_rst_clk_wiz_0_100M_1/microblaze_rst_clk_wiz_0_100M_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_0_100M_1/microblaze_rst_clk_wiz_0_100M_1/microblaze_rst_clk_wiz_0_100M_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_1/microblaze_xbar_1/microblaze_xbar_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_1/microblaze_xbar_1/microblaze_xbar_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_1_1/microblaze_axi_gpio_1_1/microblaze_axi_gpio_1_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/axi_gpio_1'
Finished Parsing XDC File [c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_1_1/microblaze_axi_gpio_1_1/microblaze_axi_gpio_1_1_in_context.xdc] for cell 'my_microblaze/microblaze_i/axi_gpio_1'
Parsing XDC File [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/constrs_3/new/top.xdc]
Finished Parsing XDC File [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/constrs_3/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/constrs_3/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 932.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 932.824 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 934.824 ; gain = 359.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 934.824 ; gain = 359.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_microblaze/microblaze_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 934.824 ; gain = 359.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ps2_keyboard'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                              001 |                               00
                    busy |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'ps2_keyboard'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 934.824 ; gain = 359.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ps2_keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module pwm_sound 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design pwm_sound has unconnected port reset
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 934.824 ; gain = 359.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_microblaze/microblaze_i/clk_wiz_0/clk_out1' to pin 'my_microblaze/microblaze_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_microblaze/microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'my_microblaze/microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_microblaze/microblaze_i/mdm_1/Dbg_Clk_0' to pin 'my_microblaze/microblaze_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_microblaze/microblaze_i/mdm_1/Dbg_Update_0' to pin 'my_microblaze/microblaze_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 934.824 ; gain = 359.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 935.898 ; gain = 360.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_63/O (LUT2)
     1: i_63/I1 (LUT2)
     2: i_32/O (LUT1)
     3: i_32/I0 (LUT1)
     4: i_63/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Development/PROGH2/eindopdracht/eindopdracht.srcs/sources_1/new/top.vhd:5]
Inferred a: "set_disable_timing -from I1 -to O i_63"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 937.152 ; gain = 361.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 941.965 ; gain = 366.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 941.965 ; gain = 366.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 941.965 ; gain = 366.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 941.965 ; gain = 366.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 941.965 ; gain = 366.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 941.965 ; gain = 366.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |microblaze_xbar_1               |         1|
|2     |microblaze_axi_gpio_0_0         |         1|
|3     |microblaze_axi_gpio_1_1         |         1|
|4     |microblaze_axi_uartlite_0_0     |         1|
|5     |microblaze_clk_wiz_0_0          |         1|
|6     |microblaze_mdm_1_1              |         1|
|7     |microblaze_microblaze_0_2       |         1|
|8     |microblaze_rst_clk_wiz_0_100M_1 |         1|
|9     |microblaze_dlmb_bram_if_cntlr_1 |         1|
|10    |microblaze_dlmb_v10_1           |         1|
|11    |microblaze_ilmb_bram_if_cntlr_1 |         1|
|12    |microblaze_ilmb_v10_1           |         1|
|13    |microblaze_lmb_bram_1           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |microblaze_axi_gpio_0_0_bbox_0          |     1|
|2     |microblaze_axi_gpio_1_1_bbox_1          |     1|
|3     |microblaze_axi_uartlite_0_0_bbox_2      |     1|
|4     |microblaze_clk_wiz_0_0_bbox_3           |     1|
|5     |microblaze_dlmb_bram_if_cntlr_1_bbox_7  |     1|
|6     |microblaze_dlmb_v10_1_bbox_8            |     1|
|7     |microblaze_ilmb_bram_if_cntlr_1_bbox_9  |     1|
|8     |microblaze_ilmb_v10_1_bbox_10           |     1|
|9     |microblaze_lmb_bram_1_bbox_11           |     1|
|10    |microblaze_mdm_1_1_bbox_4               |     1|
|11    |microblaze_microblaze_0_2_bbox_5        |     1|
|12    |microblaze_rst_clk_wiz_0_100M_1_bbox_12 |     1|
|13    |microblaze_xbar_1_bbox_6                |     1|
|14    |CARRY4                                  |    15|
|15    |LUT2                                    |    33|
|16    |LUT3                                    |    54|
|17    |LUT4                                    |     3|
|18    |LUT5                                    |     1|
|19    |LUT6                                    |     5|
|20    |FDCE                                    |    18|
|21    |FDPE                                    |     1|
|22    |FDRE                                    |     1|
|23    |IBUF                                    |    20|
|24    |OBUF                                    |    18|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------------------+------+
|      |Instance                        |Module                               |Cells |
+------+--------------------------------+-------------------------------------+------+
|1     |top                             |                                     |  1454|
|2     |  my_keyboard                   |ps2_keyboard                         |    41|
|3     |  my_microblaze                 |microblaze_wrapper                   |  1285|
|4     |    microblaze_i                |microblaze                           |  1285|
|5     |      microblaze_0_axi_periph   |microblaze_microblaze_0_axi_periph_1 |   374|
|6     |      microblaze_0_local_memory |microblaze_0_local_memory_imp_HPR3PZ |   496|
|7     |  my_sound                      |pwm_sound                            |    90|
+------+--------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 941.965 ; gain = 366.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 941.965 ; gain = 254.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 941.965 ; gain = 366.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 962.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 38 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 962.004 ; gain = 642.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 962.004 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Development/PROGH2/eindopdracht/eindopdracht.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 14 12:07:36 2022...
