// Seed: 1541458061
module module_0 (
    output tri0 id_0
);
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output wor id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    output wire id_6
);
  assign id_5 = 1'b0;
  module_0(
      id_3
  );
endmodule
module module_2 (
    output supply1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4
);
  assign id_0 = 1;
  module_0(
      id_0
  );
  wire id_6;
endmodule
