;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #300, @90
	SUB #300, @90
	SLT 2, @10
	SLT 20, @12
	SLT 2, @10
	SUB #300, @90
	SUB #800, <-14
	DAT <12, <1
	SLT 12, @10
	SUB #10, -10
	SUB #12, 1
	SPL <127, 146
	JMZ @380, 90
	MOV -7, <-29
	SUB #12, @1
	MOV -7, <-29
	JMZ @380, 90
	DAT #-1, #1
	SLT 12, @10
	JMN <-498, 9
	SPL <127, 146
	SPL <127, 146
	MOV -1, <-20
	MOV -1, <-20
	JMN <-498, 9
	JMZ 10, -10
	JMZ 10, -10
	SUB -1, <-0
	ADD 130, 9
	SUB @-127, 100
	ADD 130, 9
	SUB #12, @1
	ADD 130, 9
	SLT 2, @10
	ADD 270, 60
	SLT 2, @10
	SLT 2, @10
	SUB -1, <-0
	SLT 2, @10
	JMN <-498, 9
	ADD 132, 9
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-2
	SPL 0, <-2
	SPL @-72, #290
