Press 1 to initialize
Press 2 to simulate
Press 3 to display
Press 4 to exit
1
2
Enter number of cycles to simulate
200
SIMULATED 182 CYCLES
3
------CONTENTS OF THE REGISTER FILE------------
REG	VALUE
R2	0
R3	4
R4	1
R5	40
R6	1
R7	0
R8	0
R9	0
R10	0
R12	0
R11	0
R14	0
R13	0
R15	0
X	0
R0	10
R1	60
----------CONTENTS OF MEMORY----------------
[0]-->10	|	[1]-->0	|	[2]-->0	|	[3]-->0	|	[4]-->9|[5]-->0	|	
[6]-->0	|	[7]-->0	|	[8]-->8	|	[9]-->0	|	[10]-->0	|[11]-->0	|	
[12]-->7	|	[13]-->0	|	[14]-->0	|	[15]-->0|	[16]-->6	|	[17]-->0	|	
[18]-->0	|	[19]-->0	|	[20]-->5	|	[21]-->0|	[22]-->0	|	[23]-->0	|	
[24]-->4	|	[25]-->0	|	[26]-->0	|	[27]-->0|	[28]-->3	|	[29]-->0	|	
[30]-->0	|	[31]-->0	|	[32]-->2	|	[33]-->0|	[34]-->0	|	[35]-->0	|	
[36]-->1	|	[37]-->0	|	[38]-->0	|	[39]-->0|	[40]-->0	|	[41]-->0	|	
[42]-->0	|	[43]-->0	|	[44]-->0	|	[45]-->0|	[46]-->0	|	[47]-->0	|	
[48]-->0	|	[49]-->0	|	[50]-->0	|	[51]-->0|	[52]-->0	|	[53]-->0	|	
[54]-->0	|	[55]-->0	|	[56]-->0	|	[57]-->0|	[58]-->0	|	[59]-->0	|	
[60]-->0	|	[61]-->0	|	[62]-->0	|	[63]-->0|	[64]-->1	|	[65]-->0	|	
[66]-->0	|	[67]-->0	|	[68]-->2	|	[69]-->0|	[70]-->0	|	[71]-->0	|	
[72]-->3	|	[73]-->0	|	[74]-->0	|	[75]-->0|	[76]-->4	|	[77]-->0	|	
[78]-->0	|	[79]-->0	|	[80]-->5	|	[81]-->0|	[82]-->0	|	[83]-->0	|	
[84]-->6	|	[85]-->0	|	[86]-->0	|	[87]-->0|	[88]-->7	|	[89]-->0	|	
[90]-->0	|	[91]-->0	|	[92]-->8	|	[93]-->0|	[94]-->0	|	[95]-->0	|	
[96]-->9	|	[97]-->0	|	[98]-->0	|	[99]-->0|	[100]-->10	|	
------INSTRUCTIONS CURRENTLY PRESENT IN PIPELINE STAGES-------
FETCH:null
BRANCHFU:null
MEMORY:null
ALU2:null
ALU1:null
DECODE:null
DELAY:null
WRITEBACK:HALT

