DSCH 2.7a
VERSION 06-06-2025 10:21:09
BB(291,260,499,398)
SYM  #inv
BB(330,310,365,330)
TITLE 345 320  #~
MODEL 101
PROP                                                                                                                                                                                                            
REC(315,310,0,0,)
VIS 0
PIN(330,320,0.000,0.000)in
PIN(365,320,0.030,0.070)out
LIG(330,320,340,320)
LIG(340,310,340,330)
LIG(340,310,355,320)
LIG(340,330,355,320)
LIG(357,320,357,320)
LIG(359,320,365,320)
VLG    not not1(out,in);
FSYM
SYM  #and2
BB(365,355,400,375)
TITLE 377 366  #&
MODEL 402
PROP                                                                                                                                                                                                            
REC(310,360,0,0,)
VIS 0
PIN(365,370,0.000,0.000)b
PIN(365,360,0.000,0.000)a
PIN(400,365,0.090,0.070)s
LIG(365,370,373,370)
LIG(373,355,373,375)
LIG(393,365,400,365)
LIG(392,367,389,371)
LIG(393,365,392,367)
LIG(392,363,393,365)
LIG(389,359,392,363)
LIG(384,356,389,359)
LIG(389,371,384,374)
LIG(384,374,373,375)
LIG(373,355,384,356)
LIG(365,360,373,360)
VLG    and and2(out,a,b);
FSYM
SYM  #and2
BB(365,305,400,325)
TITLE 377 316  #&
MODEL 402
PROP                                                                                                                                                                                                            
REC(310,310,0,0,)
VIS 0
PIN(365,320,0.000,0.000)b
PIN(365,310,0.000,0.000)a
PIN(400,315,0.090,0.070)s
LIG(365,320,373,320)
LIG(373,305,373,325)
LIG(393,315,400,315)
LIG(392,317,389,321)
LIG(393,315,392,317)
LIG(392,313,393,315)
LIG(389,309,392,313)
LIG(384,306,389,309)
LIG(389,321,384,324)
LIG(384,324,373,325)
LIG(373,305,384,306)
LIG(365,310,373,310)
VLG    and and2(out,a,b);
FSYM
SYM  #button2
BB(296,341,305,349)
TITLE 300 345  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(297,342,6,6,r)
VIS 1
PIN(305,345,0.000,0.000)B
LIG(304,345,305,345)
LIG(296,349,296,341)
LIG(304,349,296,349)
LIG(304,341,304,349)
LIG(296,341,304,341)
LIG(297,348,297,342)
LIG(303,348,297,348)
LIG(303,342,303,348)
LIG(297,342,303,342)
FSYM
SYM  #inv
BB(325,360,360,380)
TITLE 340 370  #~
MODEL 101
PROP                                                                                                                                                                                                            
REC(310,360,0,0,)
VIS 0
PIN(325,370,0.000,0.000)in
PIN(360,370,0.030,0.070)out
LIG(325,370,335,370)
LIG(335,360,335,380)
LIG(335,360,350,370)
LIG(335,380,350,370)
LIG(352,370,352,370)
LIG(354,370,360,370)
VLG    not not1(out,in);
FSYM
SYM  #button1
BB(291,296,300,304)
TITLE 295 300  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(292,297,6,6,r)
VIS 1
PIN(300,300,0.000,0.000)A
LIG(299,300,300,300)
LIG(291,304,291,296)
LIG(299,304,291,304)
LIG(299,296,299,304)
LIG(291,296,299,296)
LIG(292,303,292,297)
LIG(298,303,292,303)
LIG(298,297,298,303)
LIG(292,297,298,297)
FSYM
SYM  #light5
BB(493,265,499,279)
TITLE 495 279  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(494,266,4,4,r)
VIS 1
PIN(495,280,0.000,0.000)borrow
LIG(498,271,498,266)
LIG(498,266,497,265)
LIG(494,266,494,271)
LIG(497,276,497,273)
LIG(496,276,499,276)
LIG(496,278,498,276)
LIG(497,278,499,276)
LIG(493,273,499,273)
LIG(495,273,495,280)
LIG(493,271,493,273)
LIG(499,271,493,271)
LIG(499,273,499,271)
LIG(495,265,494,266)
LIG(497,265,495,265)
FSYM
SYM  #inv
BB(395,260,430,280)
TITLE 410 270  #~
MODEL 101
PROP                                                                                                                                                                                                            
REC(300,305,0,0,)
VIS 0
PIN(395,270,0.000,0.000)in
PIN(430,270,0.030,0.070)out
LIG(395,270,405,270)
LIG(405,260,405,280)
LIG(405,260,420,270)
LIG(405,280,420,270)
LIG(422,270,422,270)
LIG(424,270,430,270)
VLG    not not1(out,in);
FSYM
SYM  #and2
BB(450,270,485,290)
TITLE 462 281  #&
MODEL 402
PROP                                                                                                                                                                                                            
REC(300,305,0,0,)
VIS 0
PIN(450,285,0.000,0.000)b
PIN(450,275,0.000,0.000)a
PIN(485,280,0.090,0.070)s
LIG(450,285,458,285)
LIG(458,270,458,290)
LIG(478,280,485,280)
LIG(477,282,474,286)
LIG(478,280,477,282)
LIG(477,278,478,280)
LIG(474,274,477,278)
LIG(469,271,474,274)
LIG(474,286,469,289)
LIG(469,289,458,290)
LIG(458,270,469,271)
LIG(450,275,458,275)
VLG    and and2(out,a,b);
FSYM
SYM  #light2
BB(453,325,459,339)
TITLE 455 339  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(454,326,4,4,r)
VIS 1
PIN(455,340,0.000,0.000)diff
LIG(458,331,458,326)
LIG(458,326,457,325)
LIG(454,326,454,331)
LIG(457,336,457,333)
LIG(456,336,459,336)
LIG(456,338,458,336)
LIG(457,338,459,336)
LIG(453,333,459,333)
LIG(455,333,455,340)
LIG(453,331,453,333)
LIG(459,331,453,331)
LIG(459,333,459,331)
LIG(455,325,454,326)
LIG(457,325,455,325)
FSYM
SYM  #or2
BB(415,330,450,350)
TITLE 435 340  #|
MODEL 502
PROP                                                                                                                                                                                                            
REC(300,305,0,0,)
VIS 0
PIN(415,335,0.000,0.000)a
PIN(415,345,0.000,0.000)b
PIN(450,340,0.090,0.070)s
LIG(415,345,428,345)
LIG(427,347,423,350)
LIG(443,340,450,340)
LIG(442,342,439,346)
LIG(443,340,442,342)
LIG(442,338,443,340)
LIG(439,334,442,338)
LIG(434,331,439,334)
LIG(439,346,434,349)
LIG(434,349,423,350)
LIG(423,330,434,331)
LIG(429,343,427,347)
LIG(423,330,427,333)
LIG(427,333,429,337)
LIG(429,337,430,340)
LIG(430,340,429,343)
LIG(415,335,428,335)
VLG    or or2(s,a,b);
FSYM
CNC(320 300)
CNC(320 300)
CNC(310 300)
CNC(325 345)
CNC(320 300)
CNC(320 300)
LIG(320,270,395,270)
LIG(450,280,450,285)
LIG(305,280,450,280)
LIG(305,345,305,280)
LIG(485,280,495,280)
LIG(320,300,360,300)
LIG(320,300,320,270)
LIG(325,320,330,320)
LIG(450,340,460,340)
LIG(440,275,450,275)
LIG(400,315,400,330)
LIG(400,330,415,330)
LIG(325,345,360,345)
LIG(310,370,325,370)
LIG(310,300,320,300)
LIG(310,300,310,370)
LIG(360,370,365,370)
LIG(360,360,365,360)
LIG(360,345,360,360)
LIG(360,320,365,320)
LIG(360,310,365,310)
LIG(360,300,360,310)
LIG(415,330,415,335)
LIG(325,320,325,345)
LIG(300,300,310,300)
LIG(430,270,440,270)
LIG(440,270,440,275)
LIG(305,345,325,345)
LIG(400,365,415,365)
LIG(415,345,415,365)
TEXT 366 388  #Half SUBSTACTOR
FFIG D:\VLSI\half substractor.sch
