Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 259efc0b753d4284a9a547a77ae4cefa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot MasterController_behav xil_defaultlib.MasterController -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.global
Compiling architecture maincontrol of entity xil_defaultlib.MainController [maincontroller_default]
Compiling architecture actrl of entity xil_defaultlib.OpcodeGen [opcodegen_default]
Compiling architecture bctrl of entity xil_defaultlib.FlagCtrl [flagctrl_default]
Compiling architecture statefsm of entity xil_defaultlib.StateController [statecontroller_default]
Compiling architecture mastercontrol of entity xil_defaultlib.mastercontroller
Built simulation snapshot MasterController_behav
