

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_3'
================================================================
* Date:           Sun Feb  9 02:55:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        trig_approx
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.405 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     24|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     62|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     27|    -|
|Register         |        -|   -|    133|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    133|    113|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |ctlz_32_32_1_1_U14        |ctlz_32_32_1_1        |        0|   0|  0|  45|    0|
    |sparsemux_9_2_32_1_1_U13  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  62|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln414_fu_142_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln414_fu_136_p2  |      icmp|   0|  0|  13|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_1_fu_56           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    7|         14|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |c_1_fu_64    |  32|   0|   32|          0|
    |c_2_fu_68    |  32|   0|   32|          0|
    |c_3_fu_72    |  32|   0|   32|          0|
    |c_fu_60      |  32|   0|   32|          0|
    |i_1_fu_56    |   3|   0|    3|          0|
    +-------------+----+----+-----+-----------+
    |Total        | 133|   0|  133|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|out_bits_7_reload  |   in|   32|     ap_none|                    out_bits_7_reload|        scalar|
|out_bits_8_reload  |   in|   32|     ap_none|                    out_bits_8_reload|        scalar|
|out_bits_9_reload  |   in|   32|     ap_none|                    out_bits_9_reload|        scalar|
|out_bits_6         |   in|   32|     ap_none|                           out_bits_6|        scalar|
|c_3_out            |  out|   32|      ap_vld|                              c_3_out|       pointer|
|c_3_out_ap_vld     |  out|    1|      ap_vld|                              c_3_out|       pointer|
|c_2_out            |  out|   32|      ap_vld|                              c_2_out|       pointer|
|c_2_out_ap_vld     |  out|    1|      ap_vld|                              c_2_out|       pointer|
|c_1_out            |  out|   32|      ap_vld|                              c_1_out|       pointer|
|c_1_out_ap_vld     |  out|    1|      ap_vld|                              c_1_out|       pointer|
|c_out              |  out|   32|      ap_vld|                                c_out|       pointer|
|c_out_ap_vld       |  out|    1|      ap_vld|                                c_out|       pointer|
+-------------------+-----+-----+------------+-------------------------------------+--------------+

