Warning: Design 'top_WIDTH18' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating graph... (UID-83)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_WIDTH18
Version: M-2016.12-SP5-3
Date   : Thu Jan 17 22:32:56 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: typical   Library: c5n_utah_std_v5_t27
Wire Load Model Mode: Inactive.

  Startpoint: div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG89_S5
              (rising edge-triggered flip-flop)
  Endpoint: dout_high[1]
            (output port clocked by clk[0])
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG89_S5/CLK (DCBX1)
                                                          0.00       0.00 r
  div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG89_S5/Q (DCBX1)
                                                          1.12       1.12 f
  U553/Y (NAND2X1)                                        0.29 *     1.41 r
  U554/Y (OAI21X1)                                        0.24 *     1.65 f
  U558/Y (MUX2NX1)                                        0.58 *     2.23 r
  U559/Y (XNOR2X1)                                        0.42 *     2.65 f
  U560/Y (NAND2X1)                                        0.81 *     3.46 r
  U574/Y (NOR2X2)                                         0.43 *     3.89 f
  U575/Y (XNOR2X1)                                        0.43 *     4.32 r
  U577/Y (NAND2X2)                                        0.30 *     4.62 f
  U5306/Y (BUFX8)                                         0.43 *     5.05 f
  U4236/Y (NAND2X1)                                       0.97 *     6.02 r
  u_dout_high[1]_pad/pad (pad_bidirhe)                    1.39 *     7.41 r
  dout_high[1] (out)                                      0.00 *     7.42 r
  data arrival time                                                  7.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
