
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0

80000034 <.Lpcrel_hi1>:
80000034: 17 35 00 00  	auipc	a0, 3
80000038: 13 05 45 fd  	addi	a0, a0, -44

8000003c <.Lpcrel_hi2>:
8000003c: 17 36 00 00  	auipc	a2, 3
80000040: 13 06 c6 fc  	addi	a2, a2, -52
80000044: 63 08 c5 00  	beq	a0, a2, 0x80000054 <.Ltmp0>

80000048 <.Ltmp1>:
80000048: 23 20 05 00  	sw	zero, 0(a0)
8000004c: 13 05 45 00  	addi	a0, a0, 4
80000050: e3 6c c5 fe  	bltu	a0, a2, 0x80000048 <.Ltmp1>

80000054 <.Ltmp0>:
80000054: f3 22 30 80  	csrr	t0, 2051
80000058: 03 a3 02 00  	lw	t1, 0(t0)
8000005c: 03 a5 42 00  	lw	a0, 4(t0)
80000060: 83 a3 02 03  	lw	t2, 48(t0)
80000064: 03 ae 42 03  	lw	t3, 52(t0)

80000068 <.Lpcrel_hi3>:
80000068: 97 3e 00 00  	auipc	t4, 3
8000006c: 93 8e 8e f9  	addi	t4, t4, -104

80000070 <.Lpcrel_hi4>:
80000070: 17 3f 00 00  	auipc	t5, 3
80000074: 13 0f 4f f9  	addi	t5, t5, -108
80000078: 23 a0 7e 00  	sw	t2, 0(t4)
8000007c: 23 20 cf 01  	sw	t3, 0(t5)

80000080 <.Lpcrel_hi5>:
80000080: 97 0f 00 00  	auipc	t6, 0
80000084: 93 8f 8f 01  	addi	t6, t6, 24
80000088: 73 90 5f 30  	csrw	mtvec, t6
8000008c: e7 00 03 00  	jalr	t1
80000090: 0b 40 00 00  	endprg	x0, x0, x0
80000094: 6f 00 40 00  	j	0x80000098 <spike_end>

80000098 <spike_end>:
80000098: 13 03 10 00  	li	t1, 1

8000009c <.Lpcrel_hi6>:
8000009c: 97 12 00 00  	auipc	t0, 1
800000a0: 93 82 42 f6  	addi	t0, t0, -156
800000a4: 23 a0 62 00  	sw	t1, 0(t0)

800000a8 <Fan1>:
800000a8: 13 01 01 01  	addi	sp, sp, 16
800000ac: 23 28 11 fe  	sw	ra, -16(sp)
800000b0: 83 22 c5 00  	lw	t0, 12(a0)
800000b4: 23 2a 51 fe  	sw	t0, -12(sp)
800000b8: 23 2e a1 fe  	sw	a0, -4(sp)
800000bc: 83 22 05 01  	lw	t0, 16(a0)
800000c0: 23 2c 51 fe  	sw	t0, -8(sp)
800000c4: 57 40 00 5e  	vmv.v.x	v0, zero
800000c8: ef 00 c0 1e  	jal	0x800002b4 <_Z13get_global_idj>
800000cc: 03 24 81 ff  	lw	s0, -8(sp)
800000d0: 83 23 41 ff  	lw	t2, -12(sp)
800000d4: 93 42 f4 ff  	not	t0, s0
800000d8: b3 82 72 00  	add	t0, t0, t2
800000dc: d7 c0 02 5e  	vmv.v.x	v1, t0

800000e0 <.Lpcrel_hi0>:
800000e0: 17 03 00 00  	auipc	t1, 0
800000e4: 5b 30 c3 06  	setrpc	zero, t1, 108
800000e8: 5b d2 00 06  	vbge	v0, v1, 0x8000014c <.LBB0_2>
800000ec: 03 23 c1 ff  	lw	t1, -4(sp)
800000f0: 83 22 43 00  	lw	t0, 4(t1)
800000f4: 03 23 03 00  	lw	t1, 0(t1)
800000f8: d7 40 04 5e  	vmv.v.x	v1, s0
800000fc: 57 c1 03 5e  	vmv.v.x	v2, t2
80000100: d7 c1 02 5e  	vmv.v.x	v3, t0
80000104: 57 80 00 02  	vadd.vv	v0, v0, v1
80000108: 57 b0 00 02  	vadd.vi	v0, v0, 1
8000010c: 57 20 01 96  	vmul.vv	v0, v0, v2
80000110: 57 30 01 96  	vsll.vi	v0, v0, 2
80000114: 57 02 30 02  	vadd.vv	v4, v3, v0
80000118: d7 32 11 96  	vsll.vi	v5, v1, 2
8000011c: 57 82 42 02  	vadd.vv	v4, v4, v5
80000120: 7b 22 02 00  	vlw12.v	v4, 0(v4)
80000124: d7 20 11 96  	vmul.vv	v1, v1, v2
80000128: d7 30 11 96  	vsll.vi	v1, v1, 2
8000012c: d7 80 30 02  	vadd.vv	v1, v3, v1
80000130: d7 80 12 02  	vadd.vv	v1, v1, v5
80000134: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000138: 57 41 03 5e  	vmv.v.x	v2, t1
8000013c: d7 90 40 82  	vfdiv.vv	v1, v4, v1
80000140: 57 00 20 02  	vadd.vv	v0, v2, v0
80000144: 57 80 02 02  	vadd.vv	v0, v0, v5
80000148: 7b 60 10 00  	vsw12.v	v1, 0(v0)

8000014c <.LBB0_2>:
8000014c: 5b 20 00 00  	join	zero, zero, 0
80000150: 83 20 01 ff  	lw	ra, -16(sp)
80000154: 0b c0 00 04  	barrier	x0, x0, 1
80000158: 13 01 01 ff  	addi	sp, sp, -16
8000015c: 67 80 00 00  	ret

80000160 <Fan2>:
80000160: 13 01 01 01  	addi	sp, sp, 16
80000164: 13 02 42 00  	addi	tp, tp, 4
80000168: 0b 20 10 00  	regext	zero, zero, 1
8000016c: 57 40 02 5e  	vmv.v.x	v0, tp
80000170: 23 28 11 fe  	sw	ra, -16(sp)
80000174: 83 22 c5 00  	lw	t0, 12(a0)
80000178: 23 2a 51 fe  	sw	t0, -12(sp)
8000017c: 23 2e a1 fe  	sw	a0, -4(sp)
80000180: 83 22 05 01  	lw	t0, 16(a0)
80000184: 23 2c 51 fe  	sw	t0, -8(sp)
80000188: 57 40 00 5e  	vmv.v.x	v0, zero
8000018c: ef 00 80 12  	jal	0x800002b4 <_Z13get_global_idj>
80000190: 0b 20 10 00  	regext	zero, zero, 1
80000194: d7 40 00 02  	vadd.vx	v1, v0, zero
80000198: 93 02 10 00  	li	t0, 1
8000019c: 57 c0 02 5e  	vmv.v.x	v0, t0
800001a0: ef 00 40 11  	jal	0x800002b4 <_Z13get_global_idj>
800001a4: 03 24 81 ff  	lw	s0, -8(sp)
800001a8: 83 23 41 ff  	lw	t2, -12(sp)
800001ac: d7 40 00 5e  	vmv.v.x	v1, zero
800001b0: 93 42 f4 ff  	not	t0, s0
800001b4: b3 82 72 00  	add	t0, t0, t2
800001b8: 0b 20 00 04  	regext	zero, zero, 64
800001bc: 57 c1 12 6e  	vmslt.vx	v2, v1, t0
800001c0: b3 82 83 40  	sub	t0, t2, s0
800001c4: d7 c1 02 6e  	vmslt.vx	v3, v0, t0
800001c8: 57 81 21 26  	vand.vv	v2, v2, v3

800001cc <.Lpcrel_hi1>:
800001cc: 17 03 00 00  	auipc	t1, 0
800001d0: 5b 30 03 0d  	setrpc	zero, t1, 208
800001d4: 5b 84 20 0c  	vbeq	v2, v1, 0x8000029c <.LBB1_3>
800001d8: d7 42 00 5e  	vmv.v.x	v5, zero
800001dc: 03 23 c1 ff  	lw	t1, -4(sp)
800001e0: 83 22 43 00  	lw	t0, 4(t1)
800001e4: 03 23 03 00  	lw	t1, 0(t1)
800001e8: d7 40 04 5e  	vmv.v.x	v1, s0
800001ec: 57 c2 03 5e  	vmv.v.x	v4, t2
800001f0: 57 c3 02 5e  	vmv.v.x	v6, t0
800001f4: d7 41 03 5e  	vmv.v.x	v3, t1
800001f8: 0b 20 80 00  	regext	zero, zero, 8
800001fc: 57 81 10 02  	vadd.vv	v2, v1, v1
80000200: 57 b1 20 02  	vadd.vi	v2, v2, 1
80000204: d7 43 20 02  	vadd.vx	v7, v2, zero
80000208: d7 23 12 a6  	vmadd.vv	v7, v4, v1
8000020c: d7 33 71 96  	vsll.vi	v7, v7, 2
80000210: d7 83 33 02  	vadd.vv	v7, v3, v7
80000214: fb a3 03 00  	vlw12.v	v7, 0(v7)
80000218: b7 02 00 80  	lui	t0, 524288
8000021c: 57 84 00 02  	vadd.vv	v8, v0, v1
80000220: d7 44 04 5e  	vmv.v.x	v9, s0
80000224: d7 24 82 a6  	vmadd.vv	v9, v4, v8
80000228: d7 34 91 96  	vsll.vi	v9, v9, 2
8000022c: d7 84 64 02  	vadd.vv	v9, v6, v9
80000230: fb a4 04 00  	vlw12.v	v9, 0(v9)
80000234: 57 45 20 02  	vadd.vx	v10, v2, zero
80000238: 57 25 82 a6  	vmadd.vv	v10, v4, v8
8000023c: 57 32 a1 96  	vsll.vi	v4, v10, 2
80000240: 57 03 62 02  	vadd.vv	v6, v6, v4
80000244: 7b 24 03 00  	vlw12.v	v8, 0(v6)
80000248: d7 c3 72 2e  	vxor.vx	v7, v7, t0
8000024c: d7 93 84 a2  	vfmadd.vv	v7, v9, v8
80000250: 7b 60 73 00  	vsw12.v	v7, 0(v6)

80000254 <.Lpcrel_hi2>:
80000254: 17 03 00 00  	auipc	t1, 0
80000258: 5b 30 83 04  	setrpc	zero, t1, 72
8000025c: 5b 90 02 04  	vbne	v0, v5, 0x8000029c <.LBB1_3>
80000260: 83 22 c1 ff  	lw	t0, -4(sp)
80000264: 83 a2 82 00  	lw	t0, 8(t0)
80000268: 57 c0 02 5e  	vmv.v.x	v0, t0
8000026c: d7 81 41 02  	vadd.vv	v3, v4, v3
80000270: fb a1 01 00  	vlw12.v	v3, 0(v3)
80000274: b7 02 00 80  	lui	t0, 524288
80000278: d7 30 11 96  	vsll.vi	v1, v1, 2
8000027c: d7 80 00 02  	vadd.vv	v1, v0, v1
80000280: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000284: 57 31 21 96  	vsll.vi	v2, v2, 2
80000288: 57 00 01 02  	vadd.vv	v0, v0, v2
8000028c: 7b 21 00 00  	vlw12.v	v2, 0(v0)
80000290: d7 c1 32 2e  	vxor.vx	v3, v3, t0
80000294: d7 91 20 a2  	vfmadd.vv	v3, v1, v2
80000298: 7b 60 30 00  	vsw12.v	v3, 0(v0)

8000029c <.LBB1_3>:
8000029c: 5b 20 00 00  	join	zero, zero, 0
800002a0: 83 20 01 ff  	lw	ra, -16(sp)
800002a4: 0b c0 00 04  	barrier	x0, x0, 1
800002a8: 13 01 01 ff  	addi	sp, sp, -16
800002ac: 13 02 c2 ff  	addi	tp, tp, -4
800002b0: 67 80 00 00  	ret

800002b4 <_Z13get_global_idj>:
800002b4: 13 01 41 00  	addi	sp, sp, 4
800002b8: 23 2e 11 fe  	sw	ra, -4(sp)
800002bc: 93 02 20 00  	li	t0, 2
800002c0: d7 c0 02 5e  	vmv.v.x	v1, t0

800002c4 <.Lpcrel_hi0>:
800002c4: 17 03 00 00  	auipc	t1, 0
800002c8: 5b 30 c3 04  	setrpc	zero, t1, 76
800002cc: 5b 88 00 02  	vbeq	v0, v1, 0x800002fc <.LBB0_4>
800002d0: 93 02 10 00  	li	t0, 1
800002d4: d7 c0 02 5e  	vmv.v.x	v1, t0

800002d8 <.Lpcrel_hi1>:
800002d8: 17 03 00 00  	auipc	t1, 0
800002dc: 5b 30 83 03  	setrpc	zero, t1, 56
800002e0: 5b 82 00 02  	vbeq	v0, v1, 0x80000304 <.LBB0_5>
800002e4: d7 40 00 5e  	vmv.v.x	v1, zero

800002e8 <.Lpcrel_hi2>:
800002e8: 17 03 00 00  	auipc	t1, 0
800002ec: 5b 30 83 02  	setrpc	zero, t1, 40
800002f0: 5b 9e 00 00  	vbne	v0, v1, 0x8000030c <.LBB0_6>
800002f4: ef 00 80 16  	jal	0x8000045c <__builtin_riscv_global_id_x>
800002f8: 6f 00 80 01  	j	0x80000310 <.LBB0_7>

800002fc <.LBB0_4>:
800002fc: ef 00 c0 1b  	jal	0x800004b8 <__builtin_riscv_global_id_z>
80000300: 6f 00 00 01  	j	0x80000310 <.LBB0_7>

80000304 <.LBB0_5>:
80000304: ef 00 80 18  	jal	0x8000048c <__builtin_riscv_global_id_y>
80000308: 6f 00 80 00  	j	0x80000310 <.LBB0_7>

8000030c <.LBB0_6>:
8000030c: 57 40 00 5e  	vmv.v.x	v0, zero

80000310 <.LBB0_7>:
80000310: 5b 20 00 00  	join	zero, zero, 0
80000314: 83 20 c1 ff  	lw	ra, -4(sp)
80000318: 0b c0 00 04  	barrier	x0, x0, 1
8000031c: 13 01 c1 ff  	addi	sp, sp, -4
80000320: 67 80 00 00  	ret

80000324 <__builtin_riscv_workitem_linear_id>:
80000324: 73 25 30 80  	csrr	a0, 2051
80000328: 73 23 00 80  	csrr	t1, 2048
8000032c: 57 a1 08 52  	vid.v	v2
80000330: 57 40 23 02  	vadd.vx	v0, v2, t1
80000334: 67 80 00 00  	ret

80000338 <__builtin_riscv_global_linear_id>:
80000338: 13 01 41 00  	addi	sp, sp, 4
8000033c: 23 2e 11 fe  	sw	ra, -4(sp)
80000340: f3 26 30 80  	csrr	a3, 2051
80000344: 83 a2 86 00  	lw	t0, 8(a3)
80000348: ef 00 40 11  	jal	0x8000045c <__builtin_riscv_global_id_x>
8000034c: 83 ae 46 02  	lw	t4, 36(a3)
80000350: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
80000354: 13 0f 10 00  	li	t5, 1
80000358: 63 82 e2 05  	beq	t0, t5, 0x8000039c <.GLR>

8000035c <.GL_2DIM>:
8000035c: ef 00 00 13  	jal	0x8000048c <__builtin_riscv_global_id_y>
80000360: 83 af c6 00  	lw	t6, 12(a3)
80000364: 03 af 06 01  	lw	t5, 16(a3)
80000368: 57 43 0f 0a  	vsub.vx	v6, v0, t5
8000036c: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000370: d7 02 53 02  	vadd.vv	v5, v5, v6
80000374: 13 0f 20 00  	li	t5, 2
80000378: 63 82 e2 03  	beq	t0, t5, 0x8000039c <.GLR>

8000037c <.GL_3DIM>:
8000037c: ef 00 c0 13  	jal	0x800004b8 <__builtin_riscv_global_id_z>
80000380: 83 af c6 00  	lw	t6, 12(a3)
80000384: 03 a3 06 01  	lw	t1, 16(a3)
80000388: 03 af c6 02  	lw	t5, 44(a3)
8000038c: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000390: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000394: 57 63 63 96  	vmul.vx	v6, v6, t1
80000398: d7 02 53 02  	vadd.vv	v5, v5, v6

8000039c <.GLR>:
8000039c: 57 40 50 02  	vadd.vx	v0, v5, zero
800003a0: 83 20 c1 ff  	lw	ra, -4(sp)
800003a4: 0b c0 00 04  	barrier	x0, x0, 1
800003a8: 13 01 c1 ff  	addi	sp, sp, -4
800003ac: 67 80 00 00  	ret

800003b0 <__builtin_riscv_workgroup_id_x>:
800003b0: 73 25 80 80  	csrr	a0, 2056
800003b4: 57 40 05 5e  	vmv.v.x	v0, a0
800003b8: 67 80 00 00  	ret

800003bc <__builtin_riscv_workgroup_id_y>:
800003bc: 73 25 90 80  	csrr	a0, 2057
800003c0: 57 40 05 5e  	vmv.v.x	v0, a0
800003c4: 67 80 00 00  	ret

800003c8 <__builtin_riscv_workgroup_id_z>:
800003c8: 73 25 a0 80  	csrr	a0, 2058
800003cc: 57 40 05 5e  	vmv.v.x	v0, a0
800003d0: 67 80 00 00  	ret

800003d4 <__builtin_riscv_workitem_id_x>:
800003d4: 73 25 30 80  	csrr	a0, 2051
800003d8: 83 22 85 00  	lw	t0, 8(a0)
800003dc: 73 23 00 80  	csrr	t1, 2048
800003e0: 57 a1 08 52  	vid.v	v2
800003e4: 57 40 23 02  	vadd.vx	v0, v2, t1
800003e8: 93 03 10 00  	li	t2, 1
800003ec: 63 86 72 00  	beq	t0, t2, 0x800003f8 <.WIXR>
800003f0: 03 2e 85 01  	lw	t3, 24(a0)
800003f4: 57 60 0e 8a  	vremu.vx	v0, v0, t3

800003f8 <.WIXR>:
800003f8: 67 80 00 00  	ret

800003fc <__builtin_riscv_workitem_id_y>:
800003fc: 73 25 30 80  	csrr	a0, 2051
80000400: 83 22 85 00  	lw	t0, 8(a0)
80000404: 73 23 00 80  	csrr	t1, 2048
80000408: 57 a1 08 52  	vid.v	v2
8000040c: 57 40 23 02  	vadd.vx	v0, v2, t1
80000410: 03 2e 85 01  	lw	t3, 24(a0)
80000414: 93 03 30 00  	li	t2, 3
80000418: 63 86 72 00  	beq	t0, t2, 0x80000424 <.WIY3>

8000041c <.WIY2>:
8000041c: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000420: 67 80 00 00  	ret

80000424 <.WIY3>:
80000424: 83 2e c5 01  	lw	t4, 28(a0)
80000428: b3 8e ce 03  	mul	t4, t4, t3
8000042c: 57 e0 0e 8a  	vremu.vx	v0, v0, t4
80000430: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000434: 67 80 00 00  	ret

80000438 <__builtin_riscv_workitem_id_z>:
80000438: 73 25 30 80  	csrr	a0, 2051
8000043c: 73 23 00 80  	csrr	t1, 2048
80000440: 57 a1 08 52  	vid.v	v2
80000444: 57 40 23 02  	vadd.vx	v0, v2, t1
80000448: 03 2e 85 01  	lw	t3, 24(a0)
8000044c: 83 2e c5 01  	lw	t4, 28(a0)
80000450: b3 8e ce 03  	mul	t4, t4, t3
80000454: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000458: 67 80 00 00  	ret

8000045c <__builtin_riscv_global_id_x>:
8000045c: 13 01 41 00  	addi	sp, sp, 4
80000460: 23 2e 11 fe  	sw	ra, -4(sp)
80000464: ef f0 1f f7  	jal	0x800003d4 <__builtin_riscv_workitem_id_x>
80000468: 73 25 30 80  	csrr	a0, 2051
8000046c: 73 23 80 80  	csrr	t1, 2056
80000470: 03 2e 85 01  	lw	t3, 24(a0)
80000474: b3 0f c3 03  	mul	t6, t1, t3
80000478: 57 c0 0f 02  	vadd.vx	v0, v0, t6
8000047c: 83 20 c1 ff  	lw	ra, -4(sp)
80000480: 0b c0 00 04  	barrier	x0, x0, 1
80000484: 13 01 c1 ff  	addi	sp, sp, -4
80000488: 67 80 00 00  	ret

8000048c <__builtin_riscv_global_id_y>:
8000048c: 13 01 41 00  	addi	sp, sp, 4
80000490: 23 2e 11 fe  	sw	ra, -4(sp)
80000494: ef f0 9f f6  	jal	0x800003fc <__builtin_riscv_workitem_id_y>
80000498: 73 23 90 80  	csrr	t1, 2057
8000049c: 83 23 c5 01  	lw	t2, 28(a0)
800004a0: 33 0e 73 02  	mul	t3, t1, t2
800004a4: 57 40 0e 02  	vadd.vx	v0, v0, t3
800004a8: 83 20 c1 ff  	lw	ra, -4(sp)
800004ac: 0b c0 00 04  	barrier	x0, x0, 1
800004b0: 13 01 c1 ff  	addi	sp, sp, -4
800004b4: 67 80 00 00  	ret

800004b8 <__builtin_riscv_global_id_z>:
800004b8: 13 01 41 00  	addi	sp, sp, 4
800004bc: 23 2e 11 fe  	sw	ra, -4(sp)
800004c0: ef f0 9f f7  	jal	0x80000438 <__builtin_riscv_workitem_id_z>
800004c4: 73 25 30 80  	csrr	a0, 2051
800004c8: 73 23 a0 80  	csrr	t1, 2058
800004cc: 83 23 05 02  	lw	t2, 32(a0)
800004d0: b3 83 63 02  	mul	t2, t2, t1
800004d4: 57 c0 03 02  	vadd.vx	v0, v0, t2
800004d8: 83 20 c1 ff  	lw	ra, -4(sp)
800004dc: 0b c0 00 04  	barrier	x0, x0, 1
800004e0: 13 01 c1 ff  	addi	sp, sp, -4
800004e4: 67 80 00 00  	ret

800004e8 <__builtin_riscv_local_size_x>:
800004e8: 73 25 30 80  	csrr	a0, 2051
800004ec: 83 22 85 01  	lw	t0, 24(a0)
800004f0: 57 c0 02 5e  	vmv.v.x	v0, t0
800004f4: 67 80 00 00  	ret

800004f8 <__builtin_riscv_local_size_y>:
800004f8: 73 25 30 80  	csrr	a0, 2051
800004fc: 83 22 c5 01  	lw	t0, 28(a0)
80000500: 57 c0 02 5e  	vmv.v.x	v0, t0
80000504: 67 80 00 00  	ret

80000508 <__builtin_riscv_local_size_z>:
80000508: 73 25 30 80  	csrr	a0, 2051
8000050c: 83 22 05 02  	lw	t0, 32(a0)
80000510: 57 c0 02 5e  	vmv.v.x	v0, t0
80000514: 67 80 00 00  	ret

80000518 <__builtin_riscv_global_size_x>:
80000518: 73 25 30 80  	csrr	a0, 2051
8000051c: 83 22 c5 00  	lw	t0, 12(a0)
80000520: 57 c0 02 5e  	vmv.v.x	v0, t0
80000524: 67 80 00 00  	ret

80000528 <__builtin_riscv_global_size_y>:
80000528: 73 25 30 80  	csrr	a0, 2051
8000052c: 83 22 05 01  	lw	t0, 16(a0)
80000530: 57 c0 02 5e  	vmv.v.x	v0, t0
80000534: 67 80 00 00  	ret

80000538 <__builtin_riscv_global_size_z>:
80000538: 73 25 30 80  	csrr	a0, 2051
8000053c: 83 22 45 01  	lw	t0, 20(a0)
80000540: 57 c0 02 5e  	vmv.v.x	v0, t0
80000544: 67 80 00 00  	ret

80000548 <__builtin_riscv_global_offset_x>:
80000548: 73 25 30 80  	csrr	a0, 2051
8000054c: 83 22 45 02  	lw	t0, 36(a0)
80000550: 57 c0 02 5e  	vmv.v.x	v0, t0
80000554: 67 80 00 00  	ret

80000558 <__builtin_riscv_global_offset_y>:
80000558: 73 25 30 80  	csrr	a0, 2051
8000055c: 83 22 85 02  	lw	t0, 40(a0)
80000560: 57 c0 02 5e  	vmv.v.x	v0, t0
80000564: 67 80 00 00  	ret

80000568 <__builtin_riscv_global_offset_z>:
80000568: 73 25 30 80  	csrr	a0, 2051
8000056c: 83 22 c5 02  	lw	t0, 44(a0)
80000570: 57 c0 02 5e  	vmv.v.x	v0, t0
80000574: 67 80 00 00  	ret

80000578 <__builtin_riscv_num_groups_x>:
80000578: 73 25 30 80  	csrr	a0, 2051
8000057c: 03 23 c5 00  	lw	t1, 12(a0)
80000580: 83 22 85 01  	lw	t0, 24(a0)
80000584: 33 53 53 02  	divu	t1, t1, t0
80000588: 57 40 03 5e  	vmv.v.x	v0, t1
8000058c: 67 80 00 00  	ret

80000590 <__builtin_riscv_num_groups_y>:
80000590: 73 25 30 80  	csrr	a0, 2051
80000594: 03 23 05 01  	lw	t1, 16(a0)
80000598: 83 22 c5 01  	lw	t0, 28(a0)
8000059c: 33 53 53 02  	divu	t1, t1, t0
800005a0: 57 40 03 5e  	vmv.v.x	v0, t1
800005a4: 67 80 00 00  	ret

800005a8 <__builtin_riscv_num_groups_z>:
800005a8: 73 25 30 80  	csrr	a0, 2051
800005ac: 03 23 45 01  	lw	t1, 20(a0)
800005b0: 83 23 05 02  	lw	t2, 32(a0)
800005b4: 33 53 73 02  	divu	t1, t1, t2
800005b8: 57 40 03 5e  	vmv.v.x	v0, t1
800005bc: 67 80 00 00  	ret

800005c0 <__builtin_riscv_work_dim>:
800005c0: 73 25 30 80  	csrr	a0, 2051
800005c4: 83 22 85 00  	lw	t0, 8(a0)
800005c8: 57 c0 02 5e  	vmv.v.x	v0, t0
800005cc: 67 80 00 00  	ret
