$comment
	File created using the following command:
		vcd file MIPSGMN.msim.vcd -direction
$end
$date
	Tue Apr 22 11:58:21 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MIPSGMN_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " finalMux [31] $end
$var wire 1 # finalMux [30] $end
$var wire 1 $ finalMux [29] $end
$var wire 1 % finalMux [28] $end
$var wire 1 & finalMux [27] $end
$var wire 1 ' finalMux [26] $end
$var wire 1 ( finalMux [25] $end
$var wire 1 ) finalMux [24] $end
$var wire 1 * finalMux [23] $end
$var wire 1 + finalMux [22] $end
$var wire 1 , finalMux [21] $end
$var wire 1 - finalMux [20] $end
$var wire 1 . finalMux [19] $end
$var wire 1 / finalMux [18] $end
$var wire 1 0 finalMux [17] $end
$var wire 1 1 finalMux [16] $end
$var wire 1 2 finalMux [15] $end
$var wire 1 3 finalMux [14] $end
$var wire 1 4 finalMux [13] $end
$var wire 1 5 finalMux [12] $end
$var wire 1 6 finalMux [11] $end
$var wire 1 7 finalMux [10] $end
$var wire 1 8 finalMux [9] $end
$var wire 1 9 finalMux [8] $end
$var wire 1 : finalMux [7] $end
$var wire 1 ; finalMux [6] $end
$var wire 1 < finalMux [5] $end
$var wire 1 = finalMux [4] $end
$var wire 1 > finalMux [3] $end
$var wire 1 ? finalMux [2] $end
$var wire 1 @ finalMux [1] $end
$var wire 1 A finalMux [0] $end
$var wire 1 B regdata2 [31] $end
$var wire 1 C regdata2 [30] $end
$var wire 1 D regdata2 [29] $end
$var wire 1 E regdata2 [28] $end
$var wire 1 F regdata2 [27] $end
$var wire 1 G regdata2 [26] $end
$var wire 1 H regdata2 [25] $end
$var wire 1 I regdata2 [24] $end
$var wire 1 J regdata2 [23] $end
$var wire 1 K regdata2 [22] $end
$var wire 1 L regdata2 [21] $end
$var wire 1 M regdata2 [20] $end
$var wire 1 N regdata2 [19] $end
$var wire 1 O regdata2 [18] $end
$var wire 1 P regdata2 [17] $end
$var wire 1 Q regdata2 [16] $end
$var wire 1 R regdata2 [15] $end
$var wire 1 S regdata2 [14] $end
$var wire 1 T regdata2 [13] $end
$var wire 1 U regdata2 [12] $end
$var wire 1 V regdata2 [11] $end
$var wire 1 W regdata2 [10] $end
$var wire 1 X regdata2 [9] $end
$var wire 1 Y regdata2 [8] $end
$var wire 1 Z regdata2 [7] $end
$var wire 1 [ regdata2 [6] $end
$var wire 1 \ regdata2 [5] $end
$var wire 1 ] regdata2 [4] $end
$var wire 1 ^ regdata2 [3] $end
$var wire 1 _ regdata2 [2] $end
$var wire 1 ` regdata2 [1] $end
$var wire 1 a regdata2 [0] $end
$var wire 1 b saidaULA [31] $end
$var wire 1 c saidaULA [30] $end
$var wire 1 d saidaULA [29] $end
$var wire 1 e saidaULA [28] $end
$var wire 1 f saidaULA [27] $end
$var wire 1 g saidaULA [26] $end
$var wire 1 h saidaULA [25] $end
$var wire 1 i saidaULA [24] $end
$var wire 1 j saidaULA [23] $end
$var wire 1 k saidaULA [22] $end
$var wire 1 l saidaULA [21] $end
$var wire 1 m saidaULA [20] $end
$var wire 1 n saidaULA [19] $end
$var wire 1 o saidaULA [18] $end
$var wire 1 p saidaULA [17] $end
$var wire 1 q saidaULA [16] $end
$var wire 1 r saidaULA [15] $end
$var wire 1 s saidaULA [14] $end
$var wire 1 t saidaULA [13] $end
$var wire 1 u saidaULA [12] $end
$var wire 1 v saidaULA [11] $end
$var wire 1 w saidaULA [10] $end
$var wire 1 x saidaULA [9] $end
$var wire 1 y saidaULA [8] $end
$var wire 1 z saidaULA [7] $end
$var wire 1 { saidaULA [6] $end
$var wire 1 | saidaULA [5] $end
$var wire 1 } saidaULA [4] $end
$var wire 1 ~ saidaULA [3] $end
$var wire 1 !! saidaULA [2] $end
$var wire 1 "! saidaULA [1] $end
$var wire 1 #! saidaULA [0] $end
$var wire 1 $! sampler $end
$scope module i1 $end
$var wire 1 %! gnd $end
$var wire 1 &! vcc $end
$var wire 1 '! unknown $end
$var tri1 1 (! devclrn $end
$var tri1 1 )! devpor $end
$var tri1 1 *! devoe $end
$var wire 1 +! inst21|mem_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 ,! inst21|mem_rtl_0|auto_generated|ram_block1a24 $end
$var wire 1 -! inst21|mem_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 .! inst21|mem_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 /! inst|registradores~354_q $end
$var wire 1 0! inst|registradores~386_q $end
$var wire 1 1! inst|registradores~1074_combout $end
$var wire 1 2! inst|registradores~1075_combout $end
$var wire 1 3! inst|registradores~97_q $end
$var wire 1 4! inst2|C[27]~4_combout $end
$var wire 1 5! inst|registradores~320_q $end
$var wire 1 6! inst|registradores~1079_combout $end
$var wire 1 7! inst|registradores~319_q $end
$var wire 1 8! inst|registradores~383_q $end
$var wire 1 9! inst|registradores~1083_combout $end
$var wire 1 :! inst2|C[25]~6_combout $end
$var wire 1 ;! inst|registradores~94_q $end
$var wire 1 <! inst|registradores~93_q $end
$var wire 1 =! inst2|C[23]~8_combout $end
$var wire 1 >! inst|registradores~92_q $end
$var wire 1 ?! inst|registradores~1097_combout $end
$var wire 1 @! inst|registradores~87_q $end
$var wire 1 A! inst2|C[17]~14_combout $end
$var wire 1 B! inst|registradores~342_q $end
$var wire 1 C! inst|registradores~373_q $end
$var wire 1 D! inst|registradores~372_q $end
$var wire 1 E! inst|registradores~1119_combout $end
$var wire 1 F! inst|registradores~371_q $end
$var wire 1 G! inst|registradores~81_q $end
$var wire 1 H! inst|registradores~368_q $end
$var wire 1 I! inst|registradores~366_q $end
$var wire 1 J! inst2|C[7]~24_combout $end
$var wire 1 K! inst|registradores~363_q $end
$var wire 1 L! inst2|C[5]~26_combout $end
$var wire 1 M! inst2|C[3]~28_combout $end
$var wire 1 N! inst|registradores~361_q $end
$var wire 1 O! inst|registradores~73_q $end
$var wire 1 P! inst|registradores~1163_combout $end
$var wire 1 Q! inst|registradores~358_q $end
$var wire 1 R! inst|registradores~320feeder_combout $end
$var wire 1 S! inst|registradores~319feeder_combout $end
$var wire 1 T! inst|registradores~383feeder_combout $end
$var wire 1 U! finalMux[31]~output_o $end
$var wire 1 V! finalMux[30]~output_o $end
$var wire 1 W! finalMux[29]~output_o $end
$var wire 1 X! finalMux[28]~output_o $end
$var wire 1 Y! finalMux[27]~output_o $end
$var wire 1 Z! finalMux[26]~output_o $end
$var wire 1 [! finalMux[25]~output_o $end
$var wire 1 \! finalMux[24]~output_o $end
$var wire 1 ]! finalMux[23]~output_o $end
$var wire 1 ^! finalMux[22]~output_o $end
$var wire 1 _! finalMux[21]~output_o $end
$var wire 1 `! finalMux[20]~output_o $end
$var wire 1 a! finalMux[19]~output_o $end
$var wire 1 b! finalMux[18]~output_o $end
$var wire 1 c! finalMux[17]~output_o $end
$var wire 1 d! finalMux[16]~output_o $end
$var wire 1 e! finalMux[15]~output_o $end
$var wire 1 f! finalMux[14]~output_o $end
$var wire 1 g! finalMux[13]~output_o $end
$var wire 1 h! finalMux[12]~output_o $end
$var wire 1 i! finalMux[11]~output_o $end
$var wire 1 j! finalMux[10]~output_o $end
$var wire 1 k! finalMux[9]~output_o $end
$var wire 1 l! finalMux[8]~output_o $end
$var wire 1 m! finalMux[7]~output_o $end
$var wire 1 n! finalMux[6]~output_o $end
$var wire 1 o! finalMux[5]~output_o $end
$var wire 1 p! finalMux[4]~output_o $end
$var wire 1 q! finalMux[3]~output_o $end
$var wire 1 r! finalMux[2]~output_o $end
$var wire 1 s! finalMux[1]~output_o $end
$var wire 1 t! finalMux[0]~output_o $end
$var wire 1 u! regdata2[31]~output_o $end
$var wire 1 v! regdata2[30]~output_o $end
$var wire 1 w! regdata2[29]~output_o $end
$var wire 1 x! regdata2[28]~output_o $end
$var wire 1 y! regdata2[27]~output_o $end
$var wire 1 z! regdata2[26]~output_o $end
$var wire 1 {! regdata2[25]~output_o $end
$var wire 1 |! regdata2[24]~output_o $end
$var wire 1 }! regdata2[23]~output_o $end
$var wire 1 ~! regdata2[22]~output_o $end
$var wire 1 !" regdata2[21]~output_o $end
$var wire 1 "" regdata2[20]~output_o $end
$var wire 1 #" regdata2[19]~output_o $end
$var wire 1 $" regdata2[18]~output_o $end
$var wire 1 %" regdata2[17]~output_o $end
$var wire 1 &" regdata2[16]~output_o $end
$var wire 1 '" regdata2[15]~output_o $end
$var wire 1 (" regdata2[14]~output_o $end
$var wire 1 )" regdata2[13]~output_o $end
$var wire 1 *" regdata2[12]~output_o $end
$var wire 1 +" regdata2[11]~output_o $end
$var wire 1 ," regdata2[10]~output_o $end
$var wire 1 -" regdata2[9]~output_o $end
$var wire 1 ." regdata2[8]~output_o $end
$var wire 1 /" regdata2[7]~output_o $end
$var wire 1 0" regdata2[6]~output_o $end
$var wire 1 1" regdata2[5]~output_o $end
$var wire 1 2" regdata2[4]~output_o $end
$var wire 1 3" regdata2[3]~output_o $end
$var wire 1 4" regdata2[2]~output_o $end
$var wire 1 5" regdata2[1]~output_o $end
$var wire 1 6" regdata2[0]~output_o $end
$var wire 1 7" saidaULA[31]~output_o $end
$var wire 1 8" saidaULA[30]~output_o $end
$var wire 1 9" saidaULA[29]~output_o $end
$var wire 1 :" saidaULA[28]~output_o $end
$var wire 1 ;" saidaULA[27]~output_o $end
$var wire 1 <" saidaULA[26]~output_o $end
$var wire 1 =" saidaULA[25]~output_o $end
$var wire 1 >" saidaULA[24]~output_o $end
$var wire 1 ?" saidaULA[23]~output_o $end
$var wire 1 @" saidaULA[22]~output_o $end
$var wire 1 A" saidaULA[21]~output_o $end
$var wire 1 B" saidaULA[20]~output_o $end
$var wire 1 C" saidaULA[19]~output_o $end
$var wire 1 D" saidaULA[18]~output_o $end
$var wire 1 E" saidaULA[17]~output_o $end
$var wire 1 F" saidaULA[16]~output_o $end
$var wire 1 G" saidaULA[15]~output_o $end
$var wire 1 H" saidaULA[14]~output_o $end
$var wire 1 I" saidaULA[13]~output_o $end
$var wire 1 J" saidaULA[12]~output_o $end
$var wire 1 K" saidaULA[11]~output_o $end
$var wire 1 L" saidaULA[10]~output_o $end
$var wire 1 M" saidaULA[9]~output_o $end
$var wire 1 N" saidaULA[8]~output_o $end
$var wire 1 O" saidaULA[7]~output_o $end
$var wire 1 P" saidaULA[6]~output_o $end
$var wire 1 Q" saidaULA[5]~output_o $end
$var wire 1 R" saidaULA[4]~output_o $end
$var wire 1 S" saidaULA[3]~output_o $end
$var wire 1 T" saidaULA[2]~output_o $end
$var wire 1 U" saidaULA[1]~output_o $end
$var wire 1 V" saidaULA[0]~output_o $end
$var wire 1 W" inst19|PC_reg[2]~8_combout $end
$var wire 1 X" inst19|PC_reg[2]~9 $end
$var wire 1 Y" inst19|PC_reg[3]~10_combout $end
$var wire 1 Z" inst19|PC_reg[3]~11 $end
$var wire 1 [" inst19|PC_reg[4]~12_combout $end
$var wire 1 \" inst19|PC_reg[4]~13 $end
$var wire 1 ]" inst19|PC_reg[5]~14_combout $end
$var wire 1 ^" inst16|mem~3_combout $end
$var wire 1 _" inst19|PC_reg[5]~15 $end
$var wire 1 `" inst19|PC_reg[6]~16_combout $end
$var wire 1 a" inst19|PC_reg[6]~17 $end
$var wire 1 b" inst19|PC_reg[7]~19 $end
$var wire 1 c" inst19|PC_reg[8]~21 $end
$var wire 1 d" inst19|PC_reg[9]~22_combout $end
$var wire 1 e" inst19|PC_reg[7]~18_combout $end
$var wire 1 f" inst19|PC_reg[8]~20_combout $end
$var wire 1 g" inst16|mem~2_combout $end
$var wire 1 h" inst16|mem~4_combout $end
$var wire 1 i" inst16|mem~5_combout $end
$var wire 1 j" inst32|inst|Mux5~2_combout $end
$var wire 1 k" inst16|mem~10_combout $end
$var wire 1 l" inst16|mem~7_combout $end
$var wire 1 m" inst7|C[0]~12_combout $end
$var wire 1 n" inst16|mem~6_combout $end
$var wire 1 o" inst7|C[3]~10_combout $end
$var wire 1 p" inst7|C[1]~11_combout $end
$var wire 1 q" inst|registradores~1197_combout $end
$var wire 1 r" inst|registradores~325_q $end
$var wire 1 s" inst|registradores~1064_combout $end
$var wire 1 t" clk~input_o $end
$var wire 1 u" clk~inputclkctrl_outclk $end
$var wire 1 v" inst32|inst|Mux4~2_combout $end
$var wire 1 w" inst2|C[2]~30_combout $end
$var wire 1 x" inst2|C[2]~31_combout $end
$var wire 1 y" inst16|mem~8_combout $end
$var wire 1 z" inst|registradores~1198_combout $end
$var wire 1 {" inst|registradores~326_q $end
$var wire 1 |" inst|registradores~294_q $end
$var wire 1 }" inst|registradores~1164_combout $end
$var wire 1 ~" inst|registradores~1165_combout $end
$var wire 1 !# inst2|C[0]~34_combout $end
$var wire 1 "# inst16|mem~9_combout $end
$var wire 1 ## inst32|inst2|Mux4~0_combout $end
$var wire 1 $# inst4|Add0~0_combout $end
$var wire 1 %# inst4|Add0~93_combout $end
$var wire 1 &# inst22|C[0]~33_combout $end
$var wire 1 '# inst|registradores~1200_combout $end
$var wire 1 (# inst|registradores~70_q $end
$var wire 1 )# inst|registradores~1166_combout $end
$var wire 1 *# inst|registradores~1196_combout $end
$var wire 1 +# inst32|inst|Mux2~0_combout $end
$var wire 1 ,# inst22|C[7]~26_combout $end
$var wire 1 -# inst|registradores~301_q $end
$var wire 1 .# inst|registradores~1138_combout $end
$var wire 1 /# inst|registradores~296feeder_combout $end
$var wire 1 0# inst|registradores~296_q $end
$var wire 1 1# inst|registradores~1155_combout $end
$var wire 1 2# inst4|Add0~1 $end
$var wire 1 3# inst4|Add0~2_combout $end
$var wire 1 4# inst|registradores~71_q $end
$var wire 1 5# inst|registradores~1162_combout $end
$var wire 1 6# inst|registradores~327_q $end
$var wire 1 7# inst|registradores~1199_combout $end
$var wire 1 8# inst|registradores~359_q $end
$var wire 1 9# inst|registradores~1160_combout $end
$var wire 1 :# inst|registradores~1161_combout $end
$var wire 1 ;# inst2|C[1]~33_combout $end
$var wire 1 <# inst4|Add0~92_combout $end
$var wire 1 =# inst22|C[1]~32_combout $end
$var wire 1 ># inst|registradores~295_q $end
$var wire 1 ?# inst|registradores~1159_combout $end
$var wire 1 @# inst4|Add0~3 $end
$var wire 1 A# inst4|Add0~5 $end
$var wire 1 B# inst4|Add0~7 $end
$var wire 1 C# inst4|Add0~9 $end
$var wire 1 D# inst4|Add0~11 $end
$var wire 1 E# inst4|Add0~13 $end
$var wire 1 F# inst4|Add0~14_combout $end
$var wire 1 G# inst4|Add0~86_combout $end
$var wire 1 H# inst|registradores~1195_combout $end
$var wire 1 I# inst|registradores~72_q $end
$var wire 1 J# inst|registradores~1158_combout $end
$var wire 1 K# inst|registradores~1194_combout $end
$var wire 1 L# inst|registradores~1201_combout $end
$var wire 1 M# inst|registradores~329_q $end
$var wire 1 N# inst|registradores~1152_combout $end
$var wire 1 O# inst|registradores~1153_combout $end
$var wire 1 P# inst|registradores~1193_combout $end
$var wire 1 Q# inst|registradores~330_q $end
$var wire 1 R# inst|registradores~362_q $end
$var wire 1 S# inst|registradores~1149_combout $end
$var wire 1 T# inst|registradores~1150_combout $end
$var wire 1 U# inst|registradores~1192_combout $end
$var wire 1 V# inst|registradores~331_q $end
$var wire 1 W# inst|registradores~1145_combout $end
$var wire 1 X# inst|registradores~1146_combout $end
$var wire 1 Y# inst|registradores~75_q $end
$var wire 1 Z# inst|registradores~1147_combout $end
$var wire 1 [# inst|registradores~1191_combout $end
$var wire 1 \# inst|registradores~76_q $end
$var wire 1 ]# inst|registradores~332_q $end
$var wire 1 ^# inst|registradores~364_q $end
$var wire 1 _# inst|registradores~1142_combout $end
$var wire 1 `# inst|registradores~1143_combout $end
$var wire 1 a# inst|registradores~1190_combout $end
$var wire 1 b# inst|registradores~77feeder_combout $end
$var wire 1 c# inst|registradores~77_q $end
$var wire 1 d# inst|registradores~333_q $end
$var wire 1 e# inst|registradores~365_q $end
$var wire 1 f# inst|registradores~1139_combout $end
$var wire 1 g# inst|registradores~1140_combout $end
$var wire 1 h# inst|registradores~1189_combout $end
$var wire 1 i# inst|registradores~78_q $end
$var wire 1 j# inst|registradores~334_q $end
$var wire 1 k# inst|registradores~1136_combout $end
$var wire 1 l# inst|registradores~1137_combout $end
$var wire 1 m# inst|registradores~1188_combout $end
$var wire 1 n# inst|registradores~335_q $end
$var wire 1 o# inst|registradores~367_q $end
$var wire 1 p# inst|registradores~1133_combout $end
$var wire 1 q# inst|registradores~1134_combout $end
$var wire 1 r# inst|registradores~1187_combout $end
$var wire 1 s# inst|registradores~336_q $end
$var wire 1 t# inst|registradores~304_q $end
$var wire 1 u# inst|registradores~1130_combout $end
$var wire 1 v# inst|registradores~1131_combout $end
$var wire 1 w# inst2|C[10]~21_combout $end
$var wire 1 x# inst|registradores~1129_combout $end
$var wire 1 y# inst|registradores~79_q $end
$var wire 1 z# inst2|C[9]~22_combout $end
$var wire 1 {# inst4|Add0~15 $end
$var wire 1 |# inst4|Add0~17 $end
$var wire 1 }# inst4|Add0~19 $end
$var wire 1 ~# inst4|Add0~20_combout $end
$var wire 1 !$ inst4|Add0~83_combout $end
$var wire 1 "$ inst2|C[11]~20_combout $end
$var wire 1 #$ inst|registradores~305_q $end
$var wire 1 $$ inst|registradores~1126_combout $end
$var wire 1 %$ inst4|Add0~21 $end
$var wire 1 &$ inst4|Add0~22_combout $end
$var wire 1 '$ inst4|Add0~82_combout $end
$var wire 1 ($ inst2|C[24]~7_combout $end
$var wire 1 )$ inst|registradores~317feeder_combout $end
$var wire 1 *$ inst|registradores~317_q $end
$var wire 1 +$ inst|registradores~1088_combout $end
$var wire 1 ,$ inst2|C[22]~9_combout $end
$var wire 1 -$ inst|registradores~315_q $end
$var wire 1 .$ inst|registradores~1094_combout $end
$var wire 1 /$ inst|registradores~90_q $end
$var wire 1 0$ inst2|C[20]~11_combout $end
$var wire 1 1$ inst|registradores~89_q $end
$var wire 1 2$ inst2|C[19]~12_combout $end
$var wire 1 3$ inst|registradores~1103_combout $end
$var wire 1 4$ inst|registradores~311_q $end
$var wire 1 5$ inst|registradores~1106_combout $end
$var wire 1 6$ inst|registradores~1109_combout $end
$var wire 1 7$ inst|registradores~341_q $end
$var wire 1 8$ inst|registradores~309_q $end
$var wire 1 9$ inst|registradores~1113_combout $end
$var wire 1 :$ inst|registradores~1114_combout $end
$var wire 1 ;$ inst2|C[15]~16_combout $end
$var wire 1 <$ inst2|C[14]~17_combout $end
$var wire 1 =$ inst|registradores~83_q $end
$var wire 1 >$ inst2|C[13]~18_combout $end
$var wire 1 ?$ inst2|C[12]~19_combout $end
$var wire 1 @$ inst4|Add0~23 $end
$var wire 1 A$ inst4|Add0~25 $end
$var wire 1 B$ inst4|Add0~27 $end
$var wire 1 C$ inst4|Add0~29 $end
$var wire 1 D$ inst4|Add0~31 $end
$var wire 1 E$ inst4|Add0~33 $end
$var wire 1 F$ inst4|Add0~35 $end
$var wire 1 G$ inst4|Add0~37 $end
$var wire 1 H$ inst4|Add0~39 $end
$var wire 1 I$ inst4|Add0~41 $end
$var wire 1 J$ inst4|Add0~43 $end
$var wire 1 K$ inst4|Add0~45 $end
$var wire 1 L$ inst4|Add0~47 $end
$var wire 1 M$ inst4|Add0~48_combout $end
$var wire 1 N$ inst|registradores~318_q $end
$var wire 1 O$ inst|registradores~1085_combout $end
$var wire 1 P$ inst4|Add0~69_combout $end
$var wire 1 Q$ inst22|C[24]~9_combout $end
$var wire 1 R$ inst|registradores~350_q $end
$var wire 1 S$ inst|registradores~382_q $end
$var wire 1 T$ inst|registradores~1086_combout $end
$var wire 1 U$ inst|registradores~1087_combout $end
$var wire 1 V$ inst|registradores~1174_combout $end
$var wire 1 W$ inst|registradores~356_q $end
$var wire 1 X$ inst|registradores~388feeder_combout $end
$var wire 1 Y$ inst|registradores~388_q $end
$var wire 1 Z$ inst|registradores~1068_combout $end
$var wire 1 [$ inst|registradores~1069_combout $end
$var wire 1 \$ inst2|C[30]~1_combout $end
$var wire 1 ]$ inst|registradores~357_q $end
$var wire 1 ^$ inst|registradores~389_q $end
$var wire 1 _$ inst|registradores~1065_combout $end
$var wire 1 `$ inst|registradores~1066_combout $end
$var wire 1 a$ inst|registradores~1167_combout $end
$var wire 1 b$ inst21|mem_rtl_0|auto_generated|ram_block1a30 $end
$var wire 1 c$ inst22|C[30]~2_combout $end
$var wire 1 d$ inst|registradores~99_q $end
$var wire 1 e$ inst2|C[29]~2_combout $end
$var wire 1 f$ inst|registradores~322_q $end
$var wire 1 g$ inst|registradores~1073_combout $end
$var wire 1 h$ inst|registradores~321_q $end
$var wire 1 i$ inst|registradores~1076_combout $end
$var wire 1 j$ inst|registradores~352_q $end
$var wire 1 k$ inst|registradores~384feeder_combout $end
$var wire 1 l$ inst|registradores~384_q $end
$var wire 1 m$ inst|registradores~1080_combout $end
$var wire 1 n$ inst|registradores~1081_combout $end
$var wire 1 o$ inst2|C[26]~5_combout $end
$var wire 1 p$ inst|registradores~1082_combout $end
$var wire 1 q$ inst4|Add0~49 $end
$var wire 1 r$ inst4|Add0~51 $end
$var wire 1 s$ inst4|Add0~53 $end
$var wire 1 t$ inst4|Add0~55 $end
$var wire 1 u$ inst4|Add0~57 $end
$var wire 1 v$ inst4|Add0~59 $end
$var wire 1 w$ inst4|Add0~60_combout $end
$var wire 1 x$ inst22|C[30]~3_combout $end
$var wire 1 y$ inst|registradores~100feeder_combout $end
$var wire 1 z$ inst|registradores~100_q $end
$var wire 1 {$ inst|registradores~1168_combout $end
$var wire 1 |$ inst21|mem_rtl_0|auto_generated|ram_block1a29 $end
$var wire 1 }$ inst|registradores~323feeder_combout $end
$var wire 1 ~$ inst|registradores~323_q $end
$var wire 1 !% inst|registradores~1070_combout $end
$var wire 1 "% inst4|Add0~58_combout $end
$var wire 1 #% inst4|Add0~64_combout $end
$var wire 1 $% inst22|C[29]~4_combout $end
$var wire 1 %% inst|registradores~355_q $end
$var wire 1 &% inst|registradores~387_q $end
$var wire 1 '% inst|registradores~1071_combout $end
$var wire 1 (% inst|registradores~1072_combout $end
$var wire 1 )% inst|registradores~1169_combout $end
$var wire 1 *% inst21|mem_rtl_0|auto_generated|ram_block1a28 $end
$var wire 1 +% inst2|C[28]~3_combout $end
$var wire 1 ,% inst4|Add0~56_combout $end
$var wire 1 -% inst4|Add0~65_combout $end
$var wire 1 .% inst22|C[28]~5_combout $end
$var wire 1 /% inst|registradores~98_q $end
$var wire 1 0% inst|registradores~1170_combout $end
$var wire 1 1% inst21|mem_rtl_0|auto_generated|ram_block1a27 $end
$var wire 1 2% inst4|Add0~54_combout $end
$var wire 1 3% inst4|Add0~66_combout $end
$var wire 1 4% inst22|C[27]~6_combout $end
$var wire 1 5% inst|registradores~353feeder_combout $end
$var wire 1 6% inst|registradores~353_q $end
$var wire 1 7% inst|registradores~385_q $end
$var wire 1 8% inst|registradores~1077_combout $end
$var wire 1 9% inst|registradores~1078_combout $end
$var wire 1 :% inst|registradores~1171_combout $end
$var wire 1 ;% inst21|mem_rtl_0|auto_generated|ram_block1a26 $end
$var wire 1 <% inst4|Add0~52_combout $end
$var wire 1 =% inst4|Add0~67_combout $end
$var wire 1 >% inst22|C[26]~7_combout $end
$var wire 1 ?% inst|registradores~96_q $end
$var wire 1 @% inst|registradores~1172_combout $end
$var wire 1 A% inst21|mem_rtl_0|auto_generated|ram_block1a25 $end
$var wire 1 B% inst4|Add0~50_combout $end
$var wire 1 C% inst4|Add0~68_combout $end
$var wire 1 D% inst22|C[25]~8_combout $end
$var wire 1 E% inst|registradores~351_q $end
$var wire 1 F% inst|registradores~1084_combout $end
$var wire 1 G% inst|registradores~95_q $end
$var wire 1 H% inst|registradores~1173_combout $end
$var wire 1 I% inst21|mem_rtl_0|auto_generated|ram_block1a23 $end
$var wire 1 J% inst4|Add0~46_combout $end
$var wire 1 K% inst4|Add0~70_combout $end
$var wire 1 L% inst22|C[23]~10_combout $end
$var wire 1 M% inst|registradores~349_q $end
$var wire 1 N% inst|registradores~381_q $end
$var wire 1 O% inst|registradores~1089_combout $end
$var wire 1 P% inst|registradores~1090_combout $end
$var wire 1 Q% inst|registradores~1175_combout $end
$var wire 1 R% inst21|mem_rtl_0|auto_generated|ram_block1a22 $end
$var wire 1 S% inst4|Add0~44_combout $end
$var wire 1 T% inst|registradores~316_q $end
$var wire 1 U% inst|registradores~1091_combout $end
$var wire 1 V% inst4|Add0~71_combout $end
$var wire 1 W% inst22|C[22]~11_combout $end
$var wire 1 X% inst|registradores~348_q $end
$var wire 1 Y% inst|registradores~380_q $end
$var wire 1 Z% inst|registradores~1092_combout $end
$var wire 1 [% inst|registradores~1093_combout $end
$var wire 1 \% inst|registradores~1176_combout $end
$var wire 1 ]% inst21|mem_rtl_0|auto_generated|ram_block1a21 $end
$var wire 1 ^% inst|registradores~347_q $end
$var wire 1 _% inst|registradores~379_q $end
$var wire 1 `% inst|registradores~1095_combout $end
$var wire 1 a% inst|registradores~1096_combout $end
$var wire 1 b% inst2|C[21]~10_combout $end
$var wire 1 c% inst4|Add0~42_combout $end
$var wire 1 d% inst4|Add0~72_combout $end
$var wire 1 e% inst22|C[21]~12_combout $end
$var wire 1 f% inst|registradores~91_q $end
$var wire 1 g% inst|registradores~1177_combout $end
$var wire 1 h% inst21|mem_rtl_0|auto_generated|ram_block1a20 $end
$var wire 1 i% inst4|Add0~40_combout $end
$var wire 1 j% inst4|Add0~73_combout $end
$var wire 1 k% inst22|C[20]~13_combout $end
$var wire 1 l% inst|registradores~346feeder_combout $end
$var wire 1 m% inst|registradores~346_q $end
$var wire 1 n% inst|registradores~314_q $end
$var wire 1 o% inst|registradores~378_q $end
$var wire 1 p% inst|registradores~1098_combout $end
$var wire 1 q% inst|registradores~1099_combout $end
$var wire 1 r% inst|registradores~1178_combout $end
$var wire 1 s% inst21|mem_rtl_0|auto_generated|ram_block1a19 $end
$var wire 1 t% inst4|Add0~38_combout $end
$var wire 1 u% inst|registradores~1100_combout $end
$var wire 1 v% inst4|Add0~74_combout $end
$var wire 1 w% inst22|C[19]~14_combout $end
$var wire 1 x% inst|registradores~345_q $end
$var wire 1 y% inst|registradores~313_q $end
$var wire 1 z% inst|registradores~377_q $end
$var wire 1 {% inst|registradores~1101_combout $end
$var wire 1 |% inst|registradores~1102_combout $end
$var wire 1 }% inst|registradores~1179_combout $end
$var wire 1 ~% inst21|mem_rtl_0|auto_generated|ram_block1a18 $end
$var wire 1 !& inst4|Add0~36_combout $end
$var wire 1 "& inst|registradores~376_q $end
$var wire 1 #& inst|registradores~312_q $end
$var wire 1 $& inst|registradores~1104_combout $end
$var wire 1 %& inst|registradores~344_q $end
$var wire 1 && inst|registradores~1105_combout $end
$var wire 1 '& inst2|C[18]~13_combout $end
$var wire 1 (& inst4|Add0~75_combout $end
$var wire 1 )& inst22|C[18]~15_combout $end
$var wire 1 *& inst|registradores~88_q $end
$var wire 1 +& inst|registradores~1180_combout $end
$var wire 1 ,& inst21|mem_rtl_0|auto_generated|ram_block1a17 $end
$var wire 1 -& inst4|Add0~34_combout $end
$var wire 1 .& inst4|Add0~76_combout $end
$var wire 1 /& inst22|C[17]~16_combout $end
$var wire 1 0& inst|registradores~343_q $end
$var wire 1 1& inst|registradores~375_q $end
$var wire 1 2& inst|registradores~1107_combout $end
$var wire 1 3& inst|registradores~1108_combout $end
$var wire 1 4& inst|registradores~1181_combout $end
$var wire 1 5& inst21|mem_rtl_0|auto_generated|ram_block1a16 $end
$var wire 1 6& inst2|C[16]~15_combout $end
$var wire 1 7& inst4|Add0~32_combout $end
$var wire 1 8& inst4|Add0~77_combout $end
$var wire 1 9& inst22|C[16]~17_combout $end
$var wire 1 :& inst|registradores~310feeder_combout $end
$var wire 1 ;& inst|registradores~310_q $end
$var wire 1 <& inst|registradores~374_q $end
$var wire 1 =& inst|registradores~1110_combout $end
$var wire 1 >& inst|registradores~1111_combout $end
$var wire 1 ?& inst|registradores~86_q $end
$var wire 1 @& inst|registradores~1182_combout $end
$var wire 1 A& inst21|mem_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 B& inst|registradores~1112_combout $end
$var wire 1 C& inst4|Add0~30_combout $end
$var wire 1 D& inst4|Add0~78_combout $end
$var wire 1 E& inst22|C[15]~18_combout $end
$var wire 1 F& inst|registradores~85_q $end
$var wire 1 G& inst|registradores~1183_combout $end
$var wire 1 H& inst21|mem_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 I& inst|registradores~1115_combout $end
$var wire 1 J& inst4|Add0~28_combout $end
$var wire 1 K& inst4|Add0~79_combout $end
$var wire 1 L& inst22|C[14]~19_combout $end
$var wire 1 M& inst|registradores~84_q $end
$var wire 1 N& inst|registradores~340_q $end
$var wire 1 O& inst|registradores~308_q $end
$var wire 1 P& inst|registradores~1116_combout $end
$var wire 1 Q& inst|registradores~1117_combout $end
$var wire 1 R& inst|registradores~1118_combout $end
$var wire 1 S& inst21|mem_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 T& inst4|Add0~26_combout $end
$var wire 1 U& inst4|Add0~80_combout $end
$var wire 1 V& inst22|C[13]~20_combout $end
$var wire 1 W& inst|registradores~339_q $end
$var wire 1 X& inst|registradores~307_q $end
$var wire 1 Y& inst|registradores~1120_combout $end
$var wire 1 Z& inst|registradores~1121_combout $end
$var wire 1 [& inst|registradores~1184_combout $end
$var wire 1 \& inst21|mem_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 ]& inst|registradores~306_q $end
$var wire 1 ^& inst|registradores~1122_combout $end
$var wire 1 _& inst4|Add0~24_combout $end
$var wire 1 `& inst4|Add0~81_combout $end
$var wire 1 a& inst22|C[12]~21_combout $end
$var wire 1 b& inst|registradores~82_q $end
$var wire 1 c& inst|registradores~338_q $end
$var wire 1 d& inst|registradores~370_q $end
$var wire 1 e& inst|registradores~1123_combout $end
$var wire 1 f& inst|registradores~1124_combout $end
$var wire 1 g& inst|registradores~1125_combout $end
$var wire 1 h& inst21|mem_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 i& inst22|C[11]~22_combout $end
$var wire 1 j& inst|registradores~337_q $end
$var wire 1 k& inst|registradores~369_q $end
$var wire 1 l& inst|registradores~1127_combout $end
$var wire 1 m& inst|registradores~1128_combout $end
$var wire 1 n& inst|registradores~1185_combout $end
$var wire 1 o& inst21|mem_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 p& inst22|C[10]~23_combout $end
$var wire 1 q& inst|registradores~80_q $end
$var wire 1 r& inst|registradores~1186_combout $end
$var wire 1 s& inst21|mem_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 t& inst22|C[9]~24_combout $end
$var wire 1 u& inst|registradores~303_q $end
$var wire 1 v& inst|registradores~1132_combout $end
$var wire 1 w& inst4|Add0~18_combout $end
$var wire 1 x& inst4|Add0~84_combout $end
$var wire 1 y& inst21|mem_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 z& inst22|C[8]~25_combout $end
$var wire 1 {& inst|registradores~302_q $end
$var wire 1 |& inst|registradores~1135_combout $end
$var wire 1 }& inst4|Add0~16_combout $end
$var wire 1 ~& inst2|C[8]~23_combout $end
$var wire 1 !' inst4|Add0~85_combout $end
$var wire 1 "' inst21|mem_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 #' inst22|C[6]~27_combout $end
$var wire 1 $' inst|registradores~300_q $end
$var wire 1 %' inst|registradores~1141_combout $end
$var wire 1 &' inst4|Add0~12_combout $end
$var wire 1 '' inst2|C[6]~25_combout $end
$var wire 1 (' inst4|Add0~87_combout $end
$var wire 1 )' inst21|mem_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 *' inst22|C[5]~28_combout $end
$var wire 1 +' inst|registradores~299_q $end
$var wire 1 ,' inst|registradores~1144_combout $end
$var wire 1 -' inst4|Add0~10_combout $end
$var wire 1 .' inst4|Add0~88_combout $end
$var wire 1 /' inst21|mem_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 0' inst22|C[4]~29_combout $end
$var wire 1 1' inst|registradores~298_q $end
$var wire 1 2' inst|registradores~1148_combout $end
$var wire 1 3' inst|registradores~74_q $end
$var wire 1 4' inst2|C[4]~27_combout $end
$var wire 1 5' inst4|Add0~8_combout $end
$var wire 1 6' inst4|Add0~89_combout $end
$var wire 1 7' inst21|mem_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 8' inst22|C[3]~30_combout $end
$var wire 1 9' inst|registradores~297_q $end
$var wire 1 :' inst|registradores~1151_combout $end
$var wire 1 ;' inst4|Add0~6_combout $end
$var wire 1 <' inst|registradores~1154_combout $end
$var wire 1 =' inst2|C[3]~29_combout $end
$var wire 1 >' inst4|Add0~90_combout $end
$var wire 1 ?' inst21|mem_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 @' inst22|C[2]~31_combout $end
$var wire 1 A' inst|registradores~328_q $end
$var wire 1 B' inst|registradores~360_q $end
$var wire 1 C' inst|registradores~1156_combout $end
$var wire 1 D' inst|registradores~1157_combout $end
$var wire 1 E' inst2|C[2]~32_combout $end
$var wire 1 F' inst4|Add0~4_combout $end
$var wire 1 G' inst4|Add0~91_combout $end
$var wire 1 H' inst21|mem_rtl_0|auto_generated|ram_block1a31 $end
$var wire 1 I' inst22|C[31]~0_combout $end
$var wire 1 J' inst|registradores~101_q $end
$var wire 1 K' inst2|C[31]~0_combout $end
$var wire 1 L' inst4|Add0~61 $end
$var wire 1 M' inst4|Add0~62_combout $end
$var wire 1 N' inst22|C[31]~1_combout $end
$var wire 1 O' inst4|Add0~94_combout $end
$var wire 1 P' inst|registradores~324_q $end
$var wire 1 Q' inst|registradores~1067_combout $end
$var wire 1 R' inst4|Add0~95_combout $end
$var wire 1 S' inst19|PC_reg [31] $end
$var wire 1 T' inst19|PC_reg [30] $end
$var wire 1 U' inst19|PC_reg [29] $end
$var wire 1 V' inst19|PC_reg [28] $end
$var wire 1 W' inst19|PC_reg [27] $end
$var wire 1 X' inst19|PC_reg [26] $end
$var wire 1 Y' inst19|PC_reg [25] $end
$var wire 1 Z' inst19|PC_reg [24] $end
$var wire 1 [' inst19|PC_reg [23] $end
$var wire 1 \' inst19|PC_reg [22] $end
$var wire 1 ]' inst19|PC_reg [21] $end
$var wire 1 ^' inst19|PC_reg [20] $end
$var wire 1 _' inst19|PC_reg [19] $end
$var wire 1 `' inst19|PC_reg [18] $end
$var wire 1 a' inst19|PC_reg [17] $end
$var wire 1 b' inst19|PC_reg [16] $end
$var wire 1 c' inst19|PC_reg [15] $end
$var wire 1 d' inst19|PC_reg [14] $end
$var wire 1 e' inst19|PC_reg [13] $end
$var wire 1 f' inst19|PC_reg [12] $end
$var wire 1 g' inst19|PC_reg [11] $end
$var wire 1 h' inst19|PC_reg [10] $end
$var wire 1 i' inst19|PC_reg [9] $end
$var wire 1 j' inst19|PC_reg [8] $end
$var wire 1 k' inst19|PC_reg [7] $end
$var wire 1 l' inst19|PC_reg [6] $end
$var wire 1 m' inst19|PC_reg [5] $end
$var wire 1 n' inst19|PC_reg [4] $end
$var wire 1 o' inst19|PC_reg [3] $end
$var wire 1 p' inst19|PC_reg [2] $end
$var wire 1 q' inst19|PC_reg [1] $end
$var wire 1 r' inst19|PC_reg [0] $end
$var wire 1 s' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 t' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 u' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 v' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 w' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 x' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 y' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 z' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 {' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 |' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 }' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 ~' inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 !( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 "( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 #( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 $( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 %( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 &( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 '( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 (( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 )( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 *( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 +( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 ,( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 -( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 .( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 /( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 0( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 1( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 2( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 3( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 4( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 5( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 6( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 7( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 8( inst21|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1A
0@
1?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
1#!
0"!
1!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
x$!
0%!
1&!
x'!
1(!
1)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
1V"
1W"
0X"
0Y"
1Z"
0["
0\"
0]"
1^"
1_"
0`"
0a"
1b"
0c"
0d"
0e"
0f"
1g"
0h"
0i"
0j"
1k"
0l"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
1w"
1x"
0y"
0z"
0{"
0|"
0}"
0~"
1!#
0"#
1##
1$#
1%#
1&#
0'#
0(#
0)#
0*#
1+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
1@#
0A#
1B#
0C#
1D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
1{#
0|#
1}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
1@$
0A$
1B$
0C$
1D$
0E$
1F$
0G$
1H$
0I$
1J$
0K$
1L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
1r$
0s$
1t$
0u$
1v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
1@'
0A'
0B'
0C'
0D'
1E'
1F'
1G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
zr'
zq'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
zh'
zg'
zf'
ze'
zd'
zc'
zb'
za'
z`'
z_'
z^'
z]'
z\'
z['
zZ'
zY'
zX'
zW'
zV'
zU'
zT'
zS'
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
$end
#5000
1!
1t"
1u"
0$!
1p'
0w"
1l"
1X"
0W"
1M!
0x"
1y"
1Y"
1='
1;#
0E'
0!#
1;'
13#
0F'
0$#
1>'
1<#
1S"
1U"
1~
1"!
0G'
0%#
18'
1=#
0T"
0V"
1q!
1s!
0!!
0#!
1>
1@
0@'
0&#
0/#
0r!
0t!
0?
0A
#10000
0!
0t"
0u"
1$!
#15000
1!
1t"
1u"
0$!
1o'
0p'
1"#
1p"
1o"
1i"
0Z"
0Y"
0M!
0X"
1W"
1?$
1<$
1L!
17#
0+#
0p"
0n"
1m"
1["
0='
0;#
1Z"
1Y"
1_&
1J&
1-'
0?$
0<$
0L!
07#
1z"
0;'
03#
0["
0_&
0J&
0-'
1`&
1K&
1.'
0>'
0<#
1J"
1H"
1Q"
0S"
0U"
1u
1s
1|
0~
0"!
0`&
0K&
0.'
1a&
1L&
1*'
08'
0=#
0J"
0H"
0Q"
1h!
1f!
1o!
0q!
0s!
0u
0s
0|
15
13
1<
0>
0@
0a&
0L&
0*'
0h!
0f!
0o!
05
03
0<
#20000
0!
0t"
0u"
1$!
#25000
1!
1t"
1u"
0$!
1p'
0"#
0o"
0l"
0i"
1h"
1X"
0W"
1'#
0z"
0y"
0m"
1+#
0v"
1p"
1n"
1C'
1l&
1e&
1Y&
1P&
1=&
12&
1$&
1{%
1p%
1`%
1Z%
1O%
18%
1'%
1m$
1_$
1Z$
1T$
19$
1u#
1p#
1k#
1f#
1_#
1W#
1S#
1N#
19#
1}"
19!
11!
0Z"
0Y"
1D'
0C'
1m&
0l&
1f&
0e&
1Z&
0Y&
1Q&
0P&
1>&
0=&
13&
02&
1&&
0$&
1|%
0{%
1q%
0p%
1a%
0`%
1[%
0Z%
1P%
0O%
1F%
19%
08%
1(%
0'%
1n$
0m$
1`$
0_$
1[$
0Z$
1U$
0T$
1:$
09$
1v#
0u#
1q#
0p#
1l#
0k#
1g#
0f#
1`#
0_#
1X#
0W#
1T#
0S#
1O#
0N#
1:#
09#
1~"
0}"
09!
12!
01!
0'#
1o"
1["
0D'
0m&
0f&
0Z&
0Q&
0>&
03&
0&&
0|%
0q%
0a%
0[%
0P%
09%
0(%
0n$
0`$
0[$
0U$
0:$
0v#
0q#
0l#
0g#
0`#
0X#
0T#
0O#
0:#
0~"
0F%
02!
1K#
1n&
1g&
1[&
1R&
1@&
14&
1+&
1}%
1r%
1g%
1\%
1Q%
1H%
1:%
1)%
1@%
1a$
1{$
1V$
1G&
1r&
1r#
1m#
1h#
1a#
1[#
1U#
1P#
1H#
1*#
10%
14"
1+"
1*"
1)"
1("
1&"
1%"
1$"
1#"
1""
1!"
1~!
1}!
1{!
1y!
1w!
1z!
1u!
1v!
1|!
1'"
1,"
1-"
1."
1/"
10"
11"
12"
13"
15"
16"
1x!
1_
1V
1U
1T
1S
1Q
1P
1O
1N
1M
1L
1K
1J
1H
1F
1D
1G
1B
1C
1I
1R
1W
1X
1Y
1Z
1[
1\
1]
1^
1`
1a
1E
0K#
0n&
0g&
0[&
0R&
0@&
04&
0+&
0}%
0r%
0g%
0\%
0Q%
0:%
0)%
0@%
0a$
0{$
0V$
0G&
0r&
0r#
0m#
0h#
0a#
0[#
0U#
0P#
0H#
0*#
0H%
00%
04"
0+"
0*"
0)"
0("
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0y!
0w!
0z!
0u!
0v!
0|!
0'"
0,"
0-"
0."
0/"
00"
01"
02"
03"
05"
06"
0{!
0x!
0_
0V
0U
0T
0S
0Q
0P
0O
0N
0M
0L
0K
0J
0F
0D
0G
0B
0C
0I
0R
0W
0X
0Y
0Z
0[
0\
0]
0^
0`
0a
0H
0E
#30000
0!
0t"
0u"
1$!
#35000
1!
1t"
1u"
0$!
1n'
0o'
0p'
0k"
1i"
0^"
1\"
0["
1w"
0p"
0o"
0h"
1Z"
1Y"
0X"
1W"
0+#
0##
1v"
0n"
1]"
0\"
1["
0Y"
0]"
#40000
0!
0t"
0u"
1$!
#45000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#50000
0!
0t"
0u"
1$!
#55000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
1]"
0\"
1["
0]"
#60000
0!
0t"
0u"
1$!
#65000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
1]"
#70000
0!
0t"
0u"
1$!
#75000
1!
1t"
1u"
0$!
1m'
0n'
0o'
0p'
0_"
0]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1`"
1_"
1]"
0["
0Y"
0`"
#80000
0!
0t"
0u"
1$!
#85000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#90000
0!
0t"
0u"
1$!
#95000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#100000
0!
0t"
0u"
1$!
#105000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1["
#110000
0!
0t"
0u"
1$!
#115000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
0_"
0]"
0\"
1["
0Y"
1`"
1_"
1]"
0`"
#120000
0!
0t"
0u"
1$!
#125000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#130000
0!
0t"
0u"
1$!
#135000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
0_"
0]"
0\"
1["
1`"
1_"
1]"
0`"
#140000
0!
0t"
0u"
1$!
#145000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
0_"
0]"
1`"
#150000
0!
0t"
0u"
1$!
#155000
1!
1t"
1u"
0$!
1l'
0m'
0n'
0o'
0p'
0g"
1a"
0`"
1k"
0i"
1^"
1_"
1]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
0k"
1e"
1o"
0a"
1`"
0]"
0["
0Y"
0o"
1q"
0e"
0q"
#160000
0!
0t"
0u"
1$!
#165000
1!
1t"
1u"
0$!
1p'
0w"
1l"
1X"
0W"
1Y"
#170000
0!
0t"
0u"
1$!
#175000
1!
1t"
1u"
0$!
1o'
0p'
1i"
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#180000
0!
0t"
0u"
1$!
#185000
1!
1t"
1u"
0$!
1p'
0l"
0i"
1X"
0W"
0Z"
0Y"
1["
#190000
0!
0t"
0u"
1$!
#195000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1i"
0^"
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
1]"
0\"
1["
0Y"
0]"
#200000
0!
0t"
0u"
1$!
#205000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#210000
0!
0t"
0u"
1$!
#215000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
1]"
0\"
1["
0]"
#220000
0!
0t"
0u"
1$!
#225000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
1]"
#230000
0!
0t"
0u"
1$!
#235000
1!
1t"
1u"
0$!
1m'
0n'
0o'
0p'
0_"
0]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1a"
0`"
1_"
1]"
0["
0Y"
1e"
0a"
1`"
0e"
#240000
0!
0t"
0u"
1$!
#245000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#250000
0!
0t"
0u"
1$!
#255000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#260000
0!
0t"
0u"
1$!
#265000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1["
#270000
0!
0t"
0u"
1$!
#275000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
0_"
0]"
0\"
1["
0Y"
1a"
0`"
1_"
1]"
1e"
0a"
1`"
0e"
#280000
0!
0t"
0u"
1$!
#285000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#290000
0!
0t"
0u"
1$!
#295000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
0_"
0]"
0\"
1["
1a"
0`"
1_"
1]"
1e"
0a"
1`"
0e"
#300000
0!
0t"
0u"
1$!
#305000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
0_"
0]"
1a"
0`"
1e"
#310000
0!
0t"
0u"
1$!
#315000
1!
1t"
1u"
0$!
1k'
0l'
0m'
0n'
0o'
0p'
0b"
0e"
0a"
1`"
0i"
1^"
1_"
1]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1f"
1b"
1e"
0`"
0]"
0["
0Y"
0f"
#320000
0!
0t"
0u"
1$!
#325000
1!
1t"
1u"
0$!
1p'
0w"
1l"
1X"
0W"
1Y"
#330000
0!
0t"
0u"
1$!
#335000
1!
1t"
1u"
0$!
1o'
0p'
1i"
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#340000
0!
0t"
0u"
1$!
#345000
1!
1t"
1u"
0$!
1p'
0l"
0i"
1X"
0W"
0Z"
0Y"
1["
#350000
0!
0t"
0u"
1$!
#355000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1i"
0^"
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
1]"
0\"
1["
0Y"
0]"
#360000
0!
0t"
0u"
1$!
#365000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#370000
0!
0t"
0u"
1$!
#375000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
1]"
0\"
1["
0]"
#380000
0!
0t"
0u"
1$!
#385000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
1]"
#390000
0!
0t"
0u"
1$!
#395000
1!
1t"
1u"
0$!
1m'
0n'
0o'
0p'
0_"
0]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1`"
1_"
1]"
0["
0Y"
0`"
#400000
0!
0t"
0u"
1$!
#405000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#410000
0!
0t"
0u"
1$!
#415000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#420000
0!
0t"
0u"
1$!
#425000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1["
#430000
0!
0t"
0u"
1$!
#435000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
0_"
0]"
0\"
1["
0Y"
1`"
1_"
1]"
0`"
#440000
0!
0t"
0u"
1$!
#445000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#450000
0!
0t"
0u"
1$!
#455000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
0_"
0]"
0\"
1["
1`"
1_"
1]"
0`"
#460000
0!
0t"
0u"
1$!
#465000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
0_"
0]"
1`"
#470000
0!
0t"
0u"
1$!
#475000
1!
1t"
1u"
0$!
1l'
0m'
0n'
0o'
0p'
1a"
0`"
0i"
1^"
1_"
1]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
0b"
0e"
0a"
1`"
0]"
0["
0Y"
1f"
1b"
1e"
0f"
#480000
0!
0t"
0u"
1$!
#485000
1!
1t"
1u"
0$!
1p'
0w"
1l"
1X"
0W"
1Y"
#490000
0!
0t"
0u"
1$!
#495000
1!
1t"
1u"
0$!
1o'
0p'
1i"
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#500000
0!
0t"
0u"
1$!
#505000
1!
1t"
1u"
0$!
1p'
0l"
0i"
1X"
0W"
0Z"
0Y"
1["
#510000
0!
0t"
0u"
1$!
#515000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1i"
0^"
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
1]"
0\"
1["
0Y"
0]"
#520000
0!
0t"
0u"
1$!
#525000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#530000
0!
0t"
0u"
1$!
#535000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
1]"
0\"
1["
0]"
#540000
0!
0t"
0u"
1$!
#545000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
1]"
#550000
0!
0t"
0u"
1$!
#555000
1!
1t"
1u"
0$!
1m'
0n'
0o'
0p'
0_"
0]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1a"
0`"
1_"
1]"
0["
0Y"
0b"
0e"
0a"
1`"
1f"
1b"
1e"
0f"
#560000
0!
0t"
0u"
1$!
#565000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#570000
0!
0t"
0u"
1$!
#575000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#580000
0!
0t"
0u"
1$!
#585000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1["
#590000
0!
0t"
0u"
1$!
#595000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
0_"
0]"
0\"
1["
0Y"
1a"
0`"
1_"
1]"
0b"
0e"
0a"
1`"
1f"
1b"
1e"
0f"
#600000
0!
0t"
0u"
1$!
#605000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#610000
0!
0t"
0u"
1$!
#615000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
0_"
0]"
0\"
1["
1a"
0`"
1_"
1]"
0b"
0e"
0a"
1`"
1f"
1b"
1e"
0f"
#620000
0!
0t"
0u"
1$!
#625000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
0_"
0]"
1a"
0`"
0b"
0e"
1f"
#630000
0!
0t"
0u"
1$!
#635000
1!
1t"
1u"
0$!
1j'
0k'
0l'
0m'
0n'
0o'
0p'
1c"
0f"
1b"
1e"
0a"
1`"
0i"
1^"
1_"
1]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1d"
0c"
1f"
0e"
0`"
0]"
0["
0Y"
0d"
#640000
0!
0t"
0u"
1$!
#645000
1!
1t"
1u"
0$!
1p'
0w"
1l"
1X"
0W"
1Y"
#650000
0!
0t"
0u"
1$!
#655000
1!
1t"
1u"
0$!
1o'
0p'
1i"
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#660000
0!
0t"
0u"
1$!
#665000
1!
1t"
1u"
0$!
1p'
0l"
0i"
1X"
0W"
0Z"
0Y"
1["
#670000
0!
0t"
0u"
1$!
#675000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1i"
0^"
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
1]"
0\"
1["
0Y"
0]"
#680000
0!
0t"
0u"
1$!
#685000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#690000
0!
0t"
0u"
1$!
#695000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
1]"
0\"
1["
0]"
#700000
0!
0t"
0u"
1$!
#705000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
1]"
#710000
0!
0t"
0u"
1$!
#715000
1!
1t"
1u"
0$!
1m'
0n'
0o'
0p'
0_"
0]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1`"
1_"
1]"
0["
0Y"
0`"
#720000
0!
0t"
0u"
1$!
#725000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#730000
0!
0t"
0u"
1$!
#735000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#740000
0!
0t"
0u"
1$!
#745000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1["
#750000
0!
0t"
0u"
1$!
#755000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
0_"
0]"
0\"
1["
0Y"
1`"
1_"
1]"
0`"
#760000
0!
0t"
0u"
1$!
#765000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#770000
0!
0t"
0u"
1$!
#775000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
0_"
0]"
0\"
1["
1`"
1_"
1]"
0`"
#780000
0!
0t"
0u"
1$!
#785000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
0_"
0]"
1`"
#790000
0!
0t"
0u"
1$!
#795000
1!
1t"
1u"
0$!
1l'
0m'
0n'
0o'
0p'
1a"
0`"
0i"
1^"
1_"
1]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1e"
0a"
1`"
0]"
0["
0Y"
0e"
#800000
0!
0t"
0u"
1$!
#805000
1!
1t"
1u"
0$!
1p'
0w"
1l"
1X"
0W"
1Y"
#810000
0!
0t"
0u"
1$!
#815000
1!
1t"
1u"
0$!
1o'
0p'
1i"
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#820000
0!
0t"
0u"
1$!
#825000
1!
1t"
1u"
0$!
1p'
0l"
0i"
1X"
0W"
0Z"
0Y"
1["
#830000
0!
0t"
0u"
1$!
#835000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1i"
0^"
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
1]"
0\"
1["
0Y"
0]"
#840000
0!
0t"
0u"
1$!
#845000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#850000
0!
0t"
0u"
1$!
#855000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
1]"
0\"
1["
0]"
#860000
0!
0t"
0u"
1$!
#865000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
1]"
#870000
0!
0t"
0u"
1$!
#875000
1!
1t"
1u"
0$!
1m'
0n'
0o'
0p'
0_"
0]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1a"
0`"
1_"
1]"
0["
0Y"
1e"
0a"
1`"
0e"
#880000
0!
0t"
0u"
1$!
#885000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#890000
0!
0t"
0u"
1$!
#895000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#900000
0!
0t"
0u"
1$!
#905000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1["
#910000
0!
0t"
0u"
1$!
#915000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
0_"
0]"
0\"
1["
0Y"
1a"
0`"
1_"
1]"
1e"
0a"
1`"
0e"
#920000
0!
0t"
0u"
1$!
#925000
1!
1t"
1u"
0$!
1p'
0w"
1X"
0W"
1Y"
#930000
0!
0t"
0u"
1$!
#935000
1!
1t"
1u"
0$!
1o'
0p'
0Z"
0Y"
0X"
1W"
1\"
0["
1Z"
1Y"
0_"
0]"
0\"
1["
1a"
0`"
1_"
1]"
1e"
0a"
1`"
0e"
#940000
0!
0t"
0u"
1$!
#945000
1!
1t"
1u"
0$!
1p'
1X"
0W"
0Z"
0Y"
1\"
0["
0_"
0]"
1a"
0`"
1e"
#950000
0!
0t"
0u"
1$!
#955000
1!
1t"
1u"
0$!
1k'
0l'
0m'
0n'
0o'
0p'
0b"
0e"
0a"
1`"
0i"
1^"
1_"
1]"
0\"
1["
1w"
1Z"
1Y"
0X"
1W"
1c"
0f"
1b"
1e"
0`"
0]"
0["
0Y"
1d"
0c"
1f"
0d"
#960000
0!
0t"
0u"
1$!
#965000
1!
1t"
1u"
0$!
1p'
0w"
1l"
1X"
0W"
1Y"
#970000
0!
0t"
0u"
1$!
#975000
1!
1t"
1u"
0$!
1o'
0p'
1i"
0Z"
0Y"
0X"
1W"
1["
1Z"
1Y"
0["
#980000
0!
0t"
0u"
1$!
#985000
1!
1t"
1u"
0$!
1p'
0l"
0i"
1X"
0W"
0Z"
0Y"
1["
#990000
0!
0t"
0u"
1$!
#995000
1!
1t"
1u"
0$!
1n'
0o'
0p'
1i"
0^"
1\"
0["
1w"
1Z"
1Y"
0X"
1W"
1]"
0\"
1["
0Y"
0]"
#1000000
