// Seed: 2359922144
module module_0;
  assign id_0 = 1;
  type_5(
      1, SystemTFIdentifier
  );
  reg id_1;
  initial begin
    #1 begin
      id_0 <= id_1;
    end
    wait (1'b0 ^ 1);
    id_0 = 1;
    id_1 = id_0;
  end
  logic id_2;
  logic id_3 = {1 - id_3 < id_1{1}}, id_4;
endmodule
