(pcb C:\Users\krisp\Documents\Coriolis\GitHub\EurorackModules\1Utilities\1U_Bus\hardware\1u_bus\collateral\1u_bus.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  526000 -20000  0 -20000  0 0  526000 0  526000 -20000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (place C1 12250 -16750 front 0 (PN "10uF (25V)"))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm::1
      (place C2 19500 -16750 front 0 (PN "10uF (25V)"))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (place C3 13250 -7500 front 0 (PN 100nF))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm::1
      (place C4 18250 -11500 front 180 (PN 100nF))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D1 2750 -7250 front 270 (PN IN4001))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (place D2 7750 -7250 front 270 (PN IN4001))
    )
    (component LED_THT:LED_D3.0mm
      (place D_NEG_1_1 36750 -17250 front 0 (PN LED))
      (place D_NEG_1_2 156710 -17250 front 0 (PN LED))
      (place D_NEG_1_4 396750 -17250 front 0 (PN LED))
      (place D_NEG_2_1 66750 -17250 front 0 (PN LED))
      (place D_NEG_2_2 186750 -17250 front 0 (PN LED))
      (place D_NEG_2_4 426750 -17250 front 0 (PN LED))
      (place D_NEG_3_1 96750 -17250 front 0 (PN LED))
      (place D_NEG_3_2 216750 -17250 front 0 (PN LED))
      (place D_NEG_4_2 246750 -17250 front 0 (PN LED))
      (place D_NEG_4_4 486750 -17250 front 0 (PN LED))
      (place D_POS_1_3 276750 -2750 front 0 (PN LED))
      (place D_POS_2_2 186750 -2750 front 0 (PN LED))
      (place D_POS_2_3 306710 -2750 front 0 (PN LED))
      (place D_POS_3_2 216750 -2750 front 0 (PN LED))
      (place D_POS_4_2 246750 -2750 front 0 (PN LED))
      (place D_POS_4_4 486750 -2750 front 0 (PN LED))
    )
    (component LED_THT:LED_D3.0mm::1
      (place D_NEG_1_3 276750 -17250 front 0 (PN LED))
      (place D_NEG_2_3 306750 -17250 front 0 (PN LED))
      (place D_NEG_3_3 336750 -17250 front 0 (PN LED))
      (place D_NEG_3_4 456750 -17250 front 0 (PN LED))
      (place D_NEG_4_1 126750 -17250 front 0 (PN LED))
      (place D_NEG_4_3 366750 -17250 front 0 (PN LED))
      (place D_POS_1_1 36750 -2750 front 0 (PN LED))
      (place D_POS_1_2 156710 -2750 front 0 (PN LED))
      (place D_POS_1_4 396750 -2750 front 0 (PN LED))
      (place D_POS_2_1 66750 -2750 front 0 (PN LED))
      (place D_POS_2_4 426750 -2750 front 0 (PN LED))
      (place D_POS_3_1 96750 -2750 front 0 (PN LED))
      (place D_POS_3_3 336750 -2750 front 0 (PN LED))
      (place D_POS_3_4 456750 -2750 front 0 (PN LED))
      (place D_POS_4_1 126750 -2750 front 0 (PN LED))
      (place D_POS_4_3 366750 -2750 front 0 (PN LED))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place J1 26250 -15000 back 180 (PN Conn_02x05_Odd_Even))
    )
    (component "Coriolis-KiCad:art_Coriolis_logo_copper"
      (place MK1 263000 -10000 back 0 (PN CoriolisLogo))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R_LED_1_1 78630 -3750 front 0 (PN 1K))
      (place R_LED_2_1 199250 -3750 front 0 (PN 470R))
      (place R_Split_1_2 78500 -16250 front 0 (PN 1K))
      (place R_Split_3_1 319750 -10000 front 0 (PN 10K))
      (place R_Split_3_2 319750 -16250 front 0 (PN 1K))
      (place R_Split_4_1 438500 -10000 front 0 (PN 10K))
      (place R_FUSE_1 9870 -2250 front 180 (PN 10R))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R_LED_3_1 319750 -3750 front 0 (PN 5K1))
      (place R_LED_4_1 438500 -3750 front 0 (PN 5K1))
      (place R_Split_1_1 78500 -10000 front 0 (PN 10K))
      (place R_Split_2_1 199250 -10000 front 0 (PN 10K))
      (place R_Split_2_2 199250 -16250 front 0 (PN 1K))
      (place R_Split_4_2 438500 -16250 front 0 (PN 1K))
      (place R_FUSE_2 20750 -2250 front 180 (PN 10R))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U1 519370 -6250 front 270 (PN TL074))
    )
    (component "Coriolis-KiCad:MusicThingModular-WQP-PJ301M-12_JACK"
      (place U2 38000 -10000 front 90 (PN THONKICONNNEW))
      (place U4 278000 -10000 front 270 (PN THONKICONNNEW))
      (place U6 68000 -10000 front 90 (PN THONKICONNNEW))
      (place U7 188000 -10000 front 90 (PN THONKICONNNEW))
      (place U9 428000 -10000 front 270 (PN THONKICONNNEW))
      (place U11 218000 -10000 front 90 (PN THONKICONNNEW))
      (place U13 458000 -10000 front 270 (PN THONKICONNNEW))
      (place U17 488000 -10000 front 270 (PN THONKICONNNEW))
    )
    (component "Coriolis-KiCad:MusicThingModular-WQP-PJ301M-12_JACK::1"
      (place U3 158000 -10000 front 90 (PN THONKICONNNEW))
      (place U5 398000 -10000 front 270 (PN THONKICONNNEW))
      (place U8 308000 -10000 front 270 (PN THONKICONNNEW))
      (place U10 98000 -10000 front 90 (PN THONKICONNNEW))
      (place U12 338000 -10000 front 270 (PN THONKICONNNEW))
      (place U14 128000 -10000 front 90 (PN THONKICONNNEW))
      (place U15 248000 -10000 front 90 (PN THONKICONNNEW))
      (place U16 368000 -10000 front 270 (PN THONKICONNNEW))
    )
  )
  (library
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 2000 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm::1
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (pin Round[A]Pad_1200_um 2 2000 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  6250 1500  -1250 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 50  6250 1500  -1250 1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image LED_THT:LED_D3.0mm::1
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image "Coriolis-KiCad:art_Coriolis_logo_copper"
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Coriolis-KiCad:MusicThingModular-WQP-PJ301M-12_JACK"
      (outline (path signal 127  2689.86 0  2611.7 -643.726  2381.75 -1250.04  2013.39 -1783.71
            1528.02 -2213.71  953.838 -2515.06  324.227 -2670.25  -324.227 -2670.25
            -953.838 -2515.06  -1528.02 -2213.71  -2013.39 -1783.71  -2381.75 -1250.04
            -2611.7 -643.726  -2689.86 0  -2611.7 643.726  -2381.75 1250.04
            -2013.39 1783.71  -1528.02 2213.71  -953.838 2515.06  -324.227 2670.25
            324.227 2670.25  953.838 2515.06  1528.02 2213.71  2013.39 1783.71
            2381.75 1250.04  2611.7 643.726  2689.86 0))
      (outline (path signal 127  3159.76 0  3080.54 -703.113  2846.84 -1370.97  2470.4 -1970.08
            1970.08 -2470.4  1370.97 -2846.84  703.113 -3080.54  0 -3159.76
            -703.113 -3080.54  -1370.97 -2846.84  -1970.08 -2470.4  -2470.4 -1970.08
            -2846.84 -1370.97  -3080.54 -703.113  -3159.76 0  -3080.54 703.113
            -2846.84 1370.97  -2470.4 1970.08  -1970.08 2470.4  -1370.97 2846.84
            -703.113 3080.54  0 3159.76  703.113 3080.54  1370.97 2846.84
            1970.08 2470.4  2470.4 1970.08  2846.84 1370.97  3080.54 703.113
            3159.76 0))
      (outline (path signal 127  -4498.34 -4498.34  -3997.96 -4498.34))
      (outline (path signal 127  -4498.34 -3997.96  -4498.34 -4498.34))
      (outline (path signal 127  4498.34 -4498.34  3997.96 -4498.34))
      (outline (path signal 127  4498.34 -3997.96  4498.34 -4498.34))
      (outline (path signal 127  4498.34 5999.48  4498.34 5499.1))
      (outline (path signal 127  3997.96 5999.48  4498.34 5999.48))
      (outline (path signal 127  -4498.34 5999.48  -3997.96 5999.48))
      (outline (path signal 127  -4498.34 5499.1  -4498.34 5999.48))
      (outline (path signal 127  198.12 -6697.98  198.12 -4498.34))
      (outline (path signal 127  -198.12 -6697.98  198.12 -6697.98))
      (outline (path signal 127  -198.12 -4599.94  -198.12 -6697.98))
      (outline (path signal 127  1498.6 3997.96  1498.6 5999.48))
      (outline (path signal 127  -1498.6 3997.96  1498.6 3997.96))
      (outline (path signal 127  -1498.6 5999.48  -1498.6 3997.96))
      (outline (path signal 127  4498.34 -4498.34  4498.34 5999.48))
      (outline (path signal 127  198.12 -4498.34  4498.34 -4498.34))
      (outline (path signal 127  -4498.34 -4498.34  198.12 -4498.34))
      (outline (path signal 127  -4498.34 5999.48  -4498.34 -4498.34))
      (outline (path signal 127  1498.6 5999.48  4498.34 5999.48))
      (outline (path signal 127  -1498.6 5999.48  1498.6 5999.48))
      (outline (path signal 127  -4498.34 5999.48  -1498.6 5999.48))
      (outline (path signal 66.04  -2799.08 -2799.08  -2799.08 2799.08))
      (outline (path signal 66.04  -2799.08 2799.08  2799.08 2799.08))
      (outline (path signal 66.04  2799.08 -2799.08  2799.08 2799.08))
      (outline (path signal 66.04  -2799.08 -2799.08  2799.08 -2799.08))
      (pin Round[A]Pad_1648.46_um P$3_SLEEVE 0 -6499.86)
      (pin Round[A]Pad_1648.46_um P$2_SWITCH 0 -3497.58)
      (pin Round[A]Pad_1648.46_um P$1_TIP 0 4998.72)
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image "Coriolis-KiCad:MusicThingModular-WQP-PJ301M-12_JACK::1"
      (outline (path signal 66.04  -2799.08 -2799.08  2799.08 -2799.08))
      (outline (path signal 66.04  2799.08 -2799.08  2799.08 2799.08))
      (outline (path signal 66.04  -2799.08 2799.08  2799.08 2799.08))
      (outline (path signal 66.04  -2799.08 -2799.08  -2799.08 2799.08))
      (outline (path signal 127  -4498.34 5999.48  -1498.6 5999.48))
      (outline (path signal 127  -1498.6 5999.48  1498.6 5999.48))
      (outline (path signal 127  1498.6 5999.48  4498.34 5999.48))
      (outline (path signal 127  -4498.34 5999.48  -4498.34 -4498.34))
      (outline (path signal 127  -4498.34 -4498.34  198.12 -4498.34))
      (outline (path signal 127  198.12 -4498.34  4498.34 -4498.34))
      (outline (path signal 127  4498.34 -4498.34  4498.34 5999.48))
      (outline (path signal 127  -1498.6 5999.48  -1498.6 3997.96))
      (outline (path signal 127  -1498.6 3997.96  1498.6 3997.96))
      (outline (path signal 127  1498.6 3997.96  1498.6 5999.48))
      (outline (path signal 127  -198.12 -4599.94  -198.12 -6697.98))
      (outline (path signal 127  -198.12 -6697.98  198.12 -6697.98))
      (outline (path signal 127  198.12 -6697.98  198.12 -4498.34))
      (outline (path signal 127  -4498.34 5499.1  -4498.34 5999.48))
      (outline (path signal 127  -4498.34 5999.48  -3997.96 5999.48))
      (outline (path signal 127  3997.96 5999.48  4498.34 5999.48))
      (outline (path signal 127  4498.34 5999.48  4498.34 5499.1))
      (outline (path signal 127  4498.34 -3997.96  4498.34 -4498.34))
      (outline (path signal 127  4498.34 -4498.34  3997.96 -4498.34))
      (outline (path signal 127  -4498.34 -3997.96  -4498.34 -4498.34))
      (outline (path signal 127  -4498.34 -4498.34  -3997.96 -4498.34))
      (outline (path signal 127  3159.76 0  3080.54 -703.113  2846.84 -1370.97  2470.4 -1970.08
            1970.08 -2470.4  1370.97 -2846.84  703.113 -3080.54  0 -3159.76
            -703.113 -3080.54  -1370.97 -2846.84  -1970.08 -2470.4  -2470.4 -1970.08
            -2846.84 -1370.97  -3080.54 -703.113  -3159.76 0  -3080.54 703.113
            -2846.84 1370.97  -2470.4 1970.08  -1970.08 2470.4  -1370.97 2846.84
            -703.113 3080.54  0 3159.76  703.113 3080.54  1370.97 2846.84
            1970.08 2470.4  2470.4 1970.08  2846.84 1370.97  3080.54 703.113
            3159.76 0))
      (outline (path signal 127  2689.86 0  2611.7 -643.726  2381.75 -1250.04  2013.39 -1783.71
            1528.02 -2213.71  953.838 -2515.06  324.227 -2670.25  -324.227 -2670.25
            -953.838 -2515.06  -1528.02 -2213.71  -2013.39 -1783.71  -2381.75 -1250.04
            -2611.7 -643.726  -2689.86 0  -2611.7 643.726  -2381.75 1250.04
            -2013.39 1783.71  -1528.02 2213.71  -953.838 2515.06  -324.227 2670.25
            324.227 2670.25  953.838 2515.06  1528.02 2213.71  2013.39 1783.71
            2381.75 1250.04  2611.7 643.726  2689.86 0))
      (pin Round[A]Pad_1648.46_um P$1_TIP 0 4998.72)
      (pin Round[A]Pad_1648.46_um P$2_SWITCH 0 -3497.58)
      (pin Round[A]Pad_1648.46_um P$3_SLEEVE 0 -6499.86)
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1648.46_um
      (shape (circle F.Cu 1648.46))
      (shape (circle B.Cu 1648.46))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /+12V
      (pins C1-1 C3-1 R_FUSE_1-1)
    )
    (net /GND
      (pins C1-2 C2-1 C3-2 C4-1 D1-2 D2-1 J1-3 J1-4 J1-5 J1-6 J1-7 J1-8)
    )
    (net "/-12V"
      (pins C2-2 C4-2 R_FUSE_2-1)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 J1-9 J1-10 R_FUSE_1-2)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 J1-1 J1-2 R_FUSE_2-2)
    )
    (net "Net-(D_NEG_1_1-Pad1)"
      (pins D_NEG_1_1-1 D_POS_1_1-2 U1-1)
    )
    (net "Net-(D_NEG_1_1-Pad2)"
      (pins D_NEG_1_1-2 D_NEG_1_2-1)
    )
    (net "Net-(D_NEG_1_2-Pad2)"
      (pins D_NEG_1_2-2 D_NEG_1_3-1)
    )
    (net "Net-(D_NEG_1_3-Pad2)"
      (pins D_NEG_1_3-2 D_NEG_1_4-1)
    )
    (net "Net-(D_NEG_1_4-Pad2)"
      (pins D_NEG_1_4-2 D_POS_1_4-1 R_LED_1_1-2 U1-2)
    )
    (net "Net-(D_NEG_2_1-Pad1)"
      (pins D_NEG_2_1-1 D_POS_2_1-2 U1-7)
    )
    (net "Net-(D_NEG_2_1-Pad2)"
      (pins D_NEG_2_1-2 D_NEG_2_2-1)
    )
    (net "Net-(D_NEG_2_2-Pad2)"
      (pins D_NEG_2_2-2 D_NEG_2_3-1)
    )
    (net "Net-(D_NEG_2_3-Pad2)"
      (pins D_NEG_2_3-2 D_NEG_2_4-1)
    )
    (net "Net-(D_NEG_2_4-Pad2)"
      (pins D_NEG_2_4-2 D_POS_2_4-1 R_LED_2_1-2 U1-6)
    )
    (net "Net-(D_NEG_3_1-Pad1)"
      (pins D_NEG_3_1-1 D_POS_3_1-2 U1-8)
    )
    (net "Net-(D_NEG_3_1-Pad2)"
      (pins D_NEG_3_1-2 D_NEG_3_2-1)
    )
    (net "Net-(D_NEG_3_2-Pad2)"
      (pins D_NEG_3_2-2 D_NEG_3_3-1)
    )
    (net "Net-(D_NEG_3_3-Pad2)"
      (pins D_NEG_3_3-2 D_NEG_3_4-1)
    )
    (net "Net-(D_NEG_3_4-Pad2)"
      (pins D_NEG_3_4-2 D_POS_3_4-1 R_LED_3_1-2 U1-9)
    )
    (net "Net-(D_NEG_4_1-Pad2)"
      (pins D_NEG_4_1-2 D_NEG_4_2-1)
    )
    (net "Net-(D_NEG_4_1-Pad1)"
      (pins D_NEG_4_1-1 D_POS_4_1-2 U1-14)
    )
    (net "Net-(D_NEG_4_2-Pad2)"
      (pins D_NEG_4_2-2 D_NEG_4_3-1)
    )
    (net "Net-(D_NEG_4_3-Pad2)"
      (pins D_NEG_4_3-2 D_NEG_4_4-1)
    )
    (net "Net-(D_NEG_4_4-Pad2)"
      (pins D_NEG_4_4-2 D_POS_4_4-1 R_LED_4_1-2 U1-13)
    )
    (net "Net-(D_POS_1_1-Pad1)"
      (pins D_POS_1_1-1 D_POS_1_2-2)
    )
    (net "Net-(D_POS_1_2-Pad1)"
      (pins D_POS_1_2-1 D_POS_1_3-2)
    )
    (net "Net-(D_POS_1_3-Pad1)"
      (pins D_POS_1_3-1 D_POS_1_4-2)
    )
    (net "Net-(D_POS_2_1-Pad1)"
      (pins D_POS_2_1-1 D_POS_2_2-2)
    )
    (net "Net-(D_POS_2_2-Pad1)"
      (pins D_POS_2_2-1 D_POS_2_3-2)
    )
    (net "Net-(D_POS_2_3-Pad1)"
      (pins D_POS_2_3-1 D_POS_2_4-2)
    )
    (net "Net-(D_POS_3_1-Pad1)"
      (pins D_POS_3_1-1 D_POS_3_2-2)
    )
    (net "Net-(D_POS_3_2-Pad1)"
      (pins D_POS_3_2-1 D_POS_3_3-2)
    )
    (net "Net-(D_POS_3_3-Pad1)"
      (pins D_POS_3_3-1 D_POS_3_4-2)
    )
    (net "Net-(D_POS_4_1-Pad1)"
      (pins D_POS_4_1-1 D_POS_4_2-2)
    )
    (net "Net-(D_POS_4_2-Pad1)"
      (pins D_POS_4_2-1 D_POS_4_3-2)
    )
    (net "Net-(D_POS_4_3-Pad1)"
      (pins D_POS_4_3-1 D_POS_4_4-2)
    )
    (net /cv_bus1/GND
      (pins R_LED_1_1-1 R_Split_1_2-1 U2-P$3_SLEEVE U3-P$3_SLEEVE U4-P$3_SLEEVE U5-P$3_SLEEVE)
    )
    (net /cv_bus2/GND
      (pins R_LED_2_1-1 R_Split_2_2-1 U6-P$3_SLEEVE U7-P$3_SLEEVE U8-P$3_SLEEVE U9-P$3_SLEEVE)
    )
    (net /cv_bus3/GND
      (pins R_LED_3_1-1 R_Split_3_2-1 U10-P$3_SLEEVE U11-P$3_SLEEVE U12-P$3_SLEEVE
        U13-P$3_SLEEVE)
    )
    (net /cv_bus4/GND
      (pins R_LED_4_1-1 R_Split_4_2-1 U14-P$3_SLEEVE U15-P$3_SLEEVE U16-P$3_SLEEVE
        U17-P$3_SLEEVE)
    )
    (net "Net-(R_Split_1_1-Pad2)"
      (pins R_Split_1_1-2 R_Split_1_2-2 U1-3)
    )
    (net "Net-(R_Split_1_1-Pad1)"
      (pins R_Split_1_1-1 U2-P$1_TIP U3-P$1_TIP U4-P$1_TIP U5-P$1_TIP)
    )
    (net "Net-(R_Split_2_1-Pad2)"
      (pins R_Split_2_1-2 R_Split_2_2-2 U1-5)
    )
    (net "Net-(R_Split_2_1-Pad1)"
      (pins R_Split_2_1-1 U6-P$1_TIP U7-P$1_TIP U8-P$1_TIP U9-P$1_TIP)
    )
    (net "Net-(R_Split_3_1-Pad1)"
      (pins R_Split_3_1-1 U10-P$1_TIP U11-P$1_TIP U12-P$1_TIP U13-P$1_TIP)
    )
    (net "Net-(R_Split_3_1-Pad2)"
      (pins R_Split_3_1-2 R_Split_3_2-2 U1-10)
    )
    (net "Net-(R_Split_4_1-Pad1)"
      (pins R_Split_4_1-1 U14-P$1_TIP U15-P$1_TIP U16-P$1_TIP U17-P$1_TIP)
    )
    (net "Net-(R_Split_4_1-Pad2)"
      (pins R_Split_4_1-2 R_Split_4_2-2 U1-12)
    )
    (class kicad_default "" /+12V "/-12V" /GND /cv_bus1/GND /cv_bus2/GND /cv_bus3/GND
      /cv_bus4/GND "Net-(D1-Pad1)" "Net-(D2-Pad2)" "Net-(D_NEG_1_1-Pad1)"
      "Net-(D_NEG_1_1-Pad2)" "Net-(D_NEG_1_2-Pad2)" "Net-(D_NEG_1_3-Pad2)"
      "Net-(D_NEG_1_4-Pad2)" "Net-(D_NEG_2_1-Pad1)" "Net-(D_NEG_2_1-Pad2)"
      "Net-(D_NEG_2_2-Pad2)" "Net-(D_NEG_2_3-Pad2)" "Net-(D_NEG_2_4-Pad2)"
      "Net-(D_NEG_3_1-Pad1)" "Net-(D_NEG_3_1-Pad2)" "Net-(D_NEG_3_2-Pad2)"
      "Net-(D_NEG_3_3-Pad2)" "Net-(D_NEG_3_4-Pad2)" "Net-(D_NEG_4_1-Pad1)"
      "Net-(D_NEG_4_1-Pad2)" "Net-(D_NEG_4_2-Pad2)" "Net-(D_NEG_4_3-Pad2)"
      "Net-(D_NEG_4_4-Pad2)" "Net-(D_POS_1_1-Pad1)" "Net-(D_POS_1_2-Pad1)"
      "Net-(D_POS_1_3-Pad1)" "Net-(D_POS_2_1-Pad1)" "Net-(D_POS_2_2-Pad1)"
      "Net-(D_POS_2_3-Pad1)" "Net-(D_POS_3_1-Pad1)" "Net-(D_POS_3_2-Pad1)"
      "Net-(D_POS_3_3-Pad1)" "Net-(D_POS_4_1-Pad1)" "Net-(D_POS_4_2-Pad1)"
      "Net-(D_POS_4_3-Pad1)" "Net-(R_Split_1_1-Pad1)" "Net-(R_Split_1_1-Pad2)"
      "Net-(R_Split_2_1-Pad1)" "Net-(R_Split_2_1-Pad2)" "Net-(R_Split_3_1-Pad1)"
      "Net-(R_Split_3_1-Pad2)" "Net-(R_Split_4_1-Pad1)" "Net-(R_Split_4_1-Pad2)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
