
Release 14.2 SmartXplorer
Copyright(c) 1995-2010 Xilinx, Inc. All rights reserved.
"C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\smartxplorer.exe" -p xc6slx16-csg324-3 -b -wd smartxplorer_results System.ngd -to "-v 3 -s 3 -n 3 -fastpaths -xml System.twx -ucf System_Connection.ucf" -host_list hostlistfile.txt -max_runs 7

SmartXplorer Settings: 

designName=C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.ngd 
write_dir=C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results 
host_list=C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\hostlistfile.txt 
part=xc6slx16-csg324-3 
strategy_file=None 
notify=None 
source_dir=C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing 
batch_mode=True 
run_all_strategies=False 
list_all_strategies=False 
remote_command=rsh
area_report="lut;slice_reg"
power_options=off
trce_options="-v 3 -s 3 -n 3 -fastpaths -xml System.twx -ucf System_Connection.ucf"
max_runs=7

Starting SmartXplorer...
See file 'smartxplorer.html' for real-time report.


Running SmartXplorer strategies...


WARNING: No timing constraints found for the design. So, timing scores appear as None in the reports.

INFO: No best strategy!

SmartXplorer Done. See file 'smartxplorer.txt' for detailed report.
