--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml sequence_detector.twx sequence_detector.ncd -o
sequence_detector.twr sequence_detector.pcf

Design file:              sequence_detector.ncd
Physical constraint file: sequence_detector.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
input_seq     |    2.006(F)|      SLOW  |    1.169(F)|      SLOW  |clk_BUFGP         |   0.000|
lookfor_seq<0>|    2.011(F)|      SLOW  |   -0.182(F)|      SLOW  |clk_BUFGP         |   0.000|
lookfor_seq<1>|    1.908(F)|      SLOW  |    0.042(F)|      SLOW  |clk_BUFGP         |   0.000|
reset         |    1.466(F)|      SLOW  |   -0.198(F)|      SLOW  |clk_BUFGP         |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
dseq_count<0> |         7.236(F)|      SLOW  |         3.780(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<1> |         6.936(F)|      SLOW  |         3.609(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<2> |         6.937(F)|      SLOW  |         3.610(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<3> |         6.843(F)|      SLOW  |         3.542(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<4> |         7.008(F)|      SLOW  |         3.646(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<5> |         6.839(F)|      SLOW  |         3.512(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<6> |         6.840(F)|      SLOW  |         3.513(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<7> |         6.724(F)|      SLOW  |         3.461(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<8> |         6.751(F)|      SLOW  |         3.476(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<9> |         6.924(F)|      SLOW  |         3.592(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<10>|         6.925(F)|      SLOW  |         3.593(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<11>|         6.931(F)|      SLOW  |         3.592(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<12>|         6.799(F)|      SLOW  |         3.505(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<13>|         7.202(F)|      SLOW  |         3.763(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<14>|         7.351(F)|      SLOW  |         3.917(F)|      FAST  |clk_BUFGP         |   0.000|
dseq_count<15>|         7.166(F)|      SLOW  |         3.787(F)|      FAST  |clk_BUFGP         |   0.000|
seq_detected  |         6.576(F)|      SLOW  |         3.362(F)|      FAST  |clk_BUFGP         |   0.000|
str<0>        |         6.494(F)|      SLOW  |         3.280(F)|      FAST  |clk_BUFGP         |   0.000|
str<1>        |         6.750(F)|      SLOW  |         3.419(F)|      FAST  |clk_BUFGP         |   0.000|
str<2>        |         6.696(F)|      SLOW  |         3.456(F)|      FAST  |clk_BUFGP         |   0.000|
str<3>        |         6.878(F)|      SLOW  |         3.559(F)|      FAST  |clk_BUFGP         |   0.000|
str<4>        |         7.530(F)|      SLOW  |         3.880(F)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    3.047|
---------------+---------+---------+---------+---------+


Analysis completed Wed May 19 17:38:59 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



