;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-22
	DJN -1, @20
	DJN -1, @-20
	SPL 0, <-22
	ADD 200, 940
	SPL <-130, 9
	MOV -7, <-20
	SUB @121, 103
	SPL 7, <-22
	ADD @130, 9
	ADD @130, 9
	ADD @130, 9
	SUB -207, <-126
	ADD @130, 9
	ADD @130, 9
	ADD @130, 9
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB 0, -22
	SLT 12, @10
	SPL 800, <-322
	SPL 240, 30
	CMP @-127, 100
	SUB -400, -300
	SUB @127, 106
	ADD 30, 9
	SUB @127, 106
	SLT 12, @10
	SUB #72, @201
	CMP @-127, 100
	SUB #72, @201
	CMP @-127, 100
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
	SUB <0, @2
	ADD #300, 30
	SUB <0, @2
	MOV -1, <-20
	SLT -1, 600
	SUB @121, 103
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
