# Generating a clock signal
Different methods to generate a clock signal in Verilog
