# Compile of dff_n.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of phase_accumulator.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of sad.vhd failed with 4 errors.
# Compile of subtractor.vhd was successful.
# Compile of ripple_carry_adder_tb.vhd was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of sad.vhd failed with 1 errors.
# Compile of sad.vhd was successful.
vsim -gui work.ripple_carry_adder_tb
# vsim -gui work.ripple_carry_adder_tb 
# Start time: 17:37:22 on Nov 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ripple_carry_adder_tb(beh)
# Loading work.ripple_carry_adder(beh)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (9) for port "/ripple_carry_adder_tb/dut/F".
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_tb/dut File: C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# End time: 17:37:22 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 6
# Compile of ripple_carry_adder.vhd was successful.
# Break key hit
vsim -gui work.ripple_carry_adder_tb
# vsim -gui work.ripple_carry_adder_tb 
# Start time: 17:39:15 on Nov 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ripple_carry_adder_tb(beh)
# Loading work.ripple_carry_adder(beh)
# Loading work.full_adder(beh)
# ** Warning: (vsim-8683) Uninitialized out port /ripple_carry_adder_tb/dut/F(8) has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/ripple_carry_adder_tb/clk \
sim:/ripple_carry_adder_tb/a_ext \
sim:/ripple_carry_adder_tb/b_ext \
sim:/ripple_carry_adder_tb/c_in_ext \
sim:/ripple_carry_adder_tb/f_ext \
sim:/ripple_carry_adder_tb/c_out_ext \
sim:/ripple_carry_adder_tb/testing
run -all
# Compile of ripple_carry_adder.vhd was successful.
# Break key hit
quit -sim
# End time: 17:45:33 on Nov 30,2022, Elapsed time: 0:06:18
# Errors: 0, Warnings: 4
vsim -gui work.ripple_carry_adder_tb
# vsim -gui work.ripple_carry_adder_tb 
# Start time: 17:45:41 on Nov 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ripple_carry_adder_tb(beh)
# Loading work.ripple_carry_adder(beh)
# Loading work.full_adder(beh)
add wave -position insertpoint  \
sim:/ripple_carry_adder_tb/clk \
sim:/ripple_carry_adder_tb/a_ext \
sim:/ripple_carry_adder_tb/b_ext \
sim:/ripple_carry_adder_tb/c_in_ext \
sim:/ripple_carry_adder_tb/f_ext \
sim:/ripple_carry_adder_tb/c_out_ext \
sim:/ripple_carry_adder_tb/testing \
sim:/ripple_carry_adder_tb/CLK_PERIOD \
sim:/ripple_carry_adder_tb/N
run -all
# Compile of dff_n.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of phase_accumulator.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of sad.vhd failed with 6 errors.
# Compile of subtractor.vhd failed with 7 errors.
# 6 compiles, 2 failed with 13 errors.
# Compile of subtractor.vhd was successful.
# Compile of sad.vhd failed with 2 errors.
# Compile of sad.vhd was successful.
