// Seed: 1289972126
module module_0 (
    output uwire id_0,
    input  wor   id_1
);
  wire id_3;
  tri1 id_4 = 1'b0;
  module_2 modCall_1 ();
  wire id_5;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output uwire id_3,
    output tri1  id_4
);
  wire id_6;
  id_7(
      .id_0(id_3), .id_1(), .id_2(1), .id_3(1)
  );
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_4 = 0;
  wire id_9;
endmodule
program module_2;
  wire id_1;
  tri0 id_2 = 1;
  assign module_0.id_4 = 0;
  wire id_3;
endprogram
