add r0, r0, r1, ror #12 
mvn r2, r0 
orr r1, r3, r2 
mov r2, r1 
sub r1, r1, r2, lsl #11 
and r3, r0, r1, asr #2 
