{"Source Block": ["verilog-ethernet/rtl/axis_frame_fifo.v@64:74@HdlIdDef", "reg drop_frame = 1'b0;\n\nreg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_async_frame_fifo_64.v@77:87", "reg drop_frame = 1'b0;\n\nreg [DATA_WIDTH+KEEP_WIDTH+2-1:0] data_out_reg = {1'b0, {KEEP_WIDTH{1'b0}}, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+KEEP_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_fifo.v@58:68", ");\n\nreg [ADDR_WIDTH:0] wr_ptr = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr = {ADDR_WIDTH+1{1'b0}};\n\nreg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, 1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@75:85", "//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\nwire [DATA_WIDTH+2-1:0] data_in = {input_axis_tlast, input_axis_tuser, input_axis_tdata};\n\n// full when first TWO MSBs do NOT match, but rest matches\n// (gray code equivalent of first MSB different but rest same)\n"], ["verilog-ethernet/rtl/axis_fifo_64.v@64:74", "reg [ADDR_WIDTH:0] rd_ptr = {ADDR_WIDTH+1{1'b0}};\n\nreg [DATA_WIDTH+KEEP_WIDTH+2-1:0] data_out_reg = {1'b0, 1'b0, {KEEP_WIDTH{1'b0}}, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+KEEP_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_frame_fifo.v@66:76", "reg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\nwire [DATA_WIDTH+2-1:0] data_in = {input_axis_tlast, input_axis_tdata};\n\n"], ["verilog-ethernet/rtl/axis_fifo.v@63:73", "reg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, 1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\nwire [DATA_WIDTH+2-1:0] data_in = {input_axis_tlast, input_axis_tuser, input_axis_tdata};\n\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo.v@74:84", "reg drop_frame = 1'b0;\n\nreg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_frame_fifo_64.v@67:77", "reg drop_frame = 1'b0;\n\nreg [DATA_WIDTH+KEEP_WIDTH+2-1:0] data_out_reg = {1'b0, {KEEP_WIDTH{1'b0}}, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+KEEP_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo.v@76:86", "reg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\nwire [DATA_WIDTH+2-1:0] data_in = {input_axis_tlast, input_axis_tdata};\n\n"], ["verilog-ethernet/rtl/axis_async_fifo_64.v@74:84", "reg [ADDR_WIDTH:0] rd_ptr_gray_sync3 = {ADDR_WIDTH+1{1'b0}};\n\nreg [DATA_WIDTH+KEEP_WIDTH+2-1:0] data_out_reg = {1'b0, 1'b0, {KEEP_WIDTH{1'b0}}, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+KEEP_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo.v@78:88", "//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\nwire [DATA_WIDTH+2-1:0] data_in = {input_axis_tlast, input_axis_tdata};\n\n// full when first TWO MSBs do NOT match, but rest matches\n// (gray code equivalent of first MSB different but rest same)\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@71:81", "reg [ADDR_WIDTH:0] rd_ptr_gray_sync3 = {ADDR_WIDTH+1{1'b0}};\n\nreg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, 1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_frame_fifo.v@61:71", "reg [ADDR_WIDTH:0] wr_ptr_cur = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr = {ADDR_WIDTH+1{1'b0}};\n\nreg drop_frame = 1'b0;\n\nreg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n"], ["verilog-ethernet/rtl/axis_fifo.v@61:71", "reg [ADDR_WIDTH:0] rd_ptr = {ADDR_WIDTH+1{1'b0}};\n\nreg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, 1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@73:83", "reg [DATA_WIDTH+2-1:0] data_out_reg = {1'b0, 1'b0, {DATA_WIDTH{1'b0}}};\n\n//(* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n\nreg output_read = 1'b0;\n\nreg output_axis_tvalid_reg = 1'b0;\n\nwire [DATA_WIDTH+2-1:0] data_in = {input_axis_tlast, input_axis_tuser, input_axis_tdata};\n\n"]], "Diff Content": {"Delete": [[69, "reg [DATA_WIDTH+2-1:0] mem[(2**ADDR_WIDTH)-1:0];\n"]], "Add": [[69, "reg [DATA_WIDTH+1-1:0] mem[(2**ADDR_WIDTH)-1:0];\n"]]}}