

================================================================
== Vivado HLS Report for 'gesummv'
================================================================
* Date:           Mon May  6 23:34:56 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        gesummv
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.300|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------+---------+------------------+-----------+-----------+-------+----------+
        |                   |     Latency     |     Iteration    |  Initiation Interval  |  Trip |          |
        |     Loop Name     |  min  |   max   |      Latency     |  achieved |   target  | Count | Pipelined|
        +-------------------+-------+---------+------------------+-----------+-----------+-------+----------+
        |- XCL_WG_DIM_X     |      ?|        ?| 166601 ~ 4575305 |          -|          -|      ?|    no    |
        | + XCL_WG_DIM_X.1  |  49152|  2228224|      3 ~ 136     |          -|          -|  16384|    no    |
        | + XCL_WG_DIM_X.2  |  49152|  2228224|      3 ~ 136     |          -|          -|  16384|    no    |
        | + XCL_WG_DIM_X.3  |    384|    17408|      3 ~ 136     |          -|          -|    128|    no    |
        | + XCL_WG_DIM_X.4  |  66816|    66816|               522|          -|          -|    128|    no    |
        | + XCL_WG_DIM_X.5  |    512|    17280|      4 ~ 135     |          -|          -|    128|    no    |
        | + XCL_WG_DIM_X.6  |    512|    17280|      4 ~ 135     |          -|          -|    128|    no    |
        +-------------------+-------+---------+------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1269
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond8 & tmp_31)
	139  / (!exitcond8 & !tmp_31)
	141  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	5  / true
141 --> 
	142  / (!exitcond7 & tmp_32)
	275  / (!exitcond7 & !tmp_32)
	277  / (exitcond7)
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	141  / true
277 --> 
	413  / (exitcond6)
	278  / (!exitcond6 & tmp_33)
	411  / (!exitcond6 & !tmp_33)
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	277  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	452  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	455  / true
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	469  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	472  / true
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / (!exitcond5)
	999  / (exitcond5)
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	486  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	489  / true
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	503  / true
503 --> 
	504  / true
504 --> 
	505  / true
505 --> 
	506  / true
506 --> 
	507  / true
507 --> 
	508  / true
508 --> 
	509  / true
509 --> 
	510  / true
510 --> 
	511  / true
511 --> 
	512  / true
512 --> 
	513  / true
513 --> 
	514  / true
514 --> 
	515  / true
515 --> 
	516  / true
516 --> 
	517  / true
517 --> 
	518  / true
518 --> 
	519  / true
519 --> 
	520  / true
520 --> 
	521  / true
521 --> 
	522  / true
522 --> 
	523  / true
523 --> 
	524  / true
524 --> 
	525  / true
525 --> 
	526  / true
526 --> 
	527  / true
527 --> 
	528  / true
528 --> 
	529  / true
529 --> 
	530  / true
530 --> 
	531  / true
531 --> 
	532  / true
532 --> 
	533  / true
533 --> 
	534  / true
534 --> 
	535  / true
535 --> 
	536  / true
536 --> 
	537  / true
537 --> 
	538  / true
538 --> 
	539  / true
539 --> 
	540  / true
540 --> 
	541  / true
541 --> 
	542  / true
542 --> 
	543  / true
543 --> 
	544  / true
544 --> 
	545  / true
545 --> 
	546  / true
546 --> 
	547  / true
547 --> 
	548  / true
548 --> 
	549  / true
549 --> 
	550  / true
550 --> 
	551  / true
551 --> 
	552  / true
552 --> 
	553  / true
553 --> 
	554  / true
554 --> 
	555  / true
555 --> 
	556  / true
556 --> 
	557  / true
557 --> 
	558  / true
558 --> 
	559  / true
559 --> 
	560  / true
560 --> 
	561  / true
561 --> 
	562  / true
562 --> 
	563  / true
563 --> 
	564  / true
564 --> 
	565  / true
565 --> 
	566  / true
566 --> 
	567  / true
567 --> 
	568  / true
568 --> 
	569  / true
569 --> 
	570  / true
570 --> 
	571  / true
571 --> 
	572  / true
572 --> 
	573  / true
573 --> 
	574  / true
574 --> 
	575  / true
575 --> 
	576  / true
576 --> 
	577  / true
577 --> 
	578  / true
578 --> 
	579  / true
579 --> 
	580  / true
580 --> 
	581  / true
581 --> 
	582  / true
582 --> 
	583  / true
583 --> 
	584  / true
584 --> 
	585  / true
585 --> 
	586  / true
586 --> 
	587  / true
587 --> 
	588  / true
588 --> 
	589  / true
589 --> 
	590  / true
590 --> 
	591  / true
591 --> 
	592  / true
592 --> 
	593  / true
593 --> 
	594  / true
594 --> 
	595  / true
595 --> 
	596  / true
596 --> 
	597  / true
597 --> 
	598  / true
598 --> 
	599  / true
599 --> 
	600  / true
600 --> 
	601  / true
601 --> 
	602  / true
602 --> 
	603  / true
603 --> 
	604  / true
604 --> 
	605  / true
605 --> 
	606  / true
606 --> 
	607  / true
607 --> 
	608  / true
608 --> 
	609  / true
609 --> 
	610  / true
610 --> 
	611  / true
611 --> 
	612  / true
612 --> 
	613  / true
613 --> 
	614  / true
614 --> 
	615  / true
615 --> 
	616  / true
616 --> 
	617  / true
617 --> 
	618  / true
618 --> 
	619  / true
619 --> 
	620  / true
620 --> 
	621  / true
621 --> 
	622  / true
622 --> 
	623  / true
623 --> 
	624  / true
624 --> 
	625  / true
625 --> 
	626  / true
626 --> 
	627  / true
627 --> 
	628  / true
628 --> 
	629  / true
629 --> 
	630  / true
630 --> 
	631  / true
631 --> 
	632  / true
632 --> 
	633  / true
633 --> 
	634  / true
634 --> 
	635  / true
635 --> 
	636  / true
636 --> 
	637  / true
637 --> 
	638  / true
638 --> 
	639  / true
639 --> 
	640  / true
640 --> 
	641  / true
641 --> 
	642  / true
642 --> 
	643  / true
643 --> 
	644  / true
644 --> 
	645  / true
645 --> 
	646  / true
646 --> 
	647  / true
647 --> 
	648  / true
648 --> 
	649  / true
649 --> 
	650  / true
650 --> 
	651  / true
651 --> 
	652  / true
652 --> 
	653  / true
653 --> 
	654  / true
654 --> 
	655  / true
655 --> 
	656  / true
656 --> 
	657  / true
657 --> 
	658  / true
658 --> 
	659  / true
659 --> 
	660  / true
660 --> 
	661  / true
661 --> 
	662  / true
662 --> 
	663  / true
663 --> 
	664  / true
664 --> 
	665  / true
665 --> 
	666  / true
666 --> 
	667  / true
667 --> 
	668  / true
668 --> 
	669  / true
669 --> 
	670  / true
670 --> 
	671  / true
671 --> 
	672  / true
672 --> 
	673  / true
673 --> 
	674  / true
674 --> 
	675  / true
675 --> 
	676  / true
676 --> 
	677  / true
677 --> 
	678  / true
678 --> 
	679  / true
679 --> 
	680  / true
680 --> 
	681  / true
681 --> 
	682  / true
682 --> 
	683  / true
683 --> 
	684  / true
684 --> 
	685  / true
685 --> 
	686  / true
686 --> 
	687  / true
687 --> 
	688  / true
688 --> 
	689  / true
689 --> 
	690  / true
690 --> 
	691  / true
691 --> 
	692  / true
692 --> 
	693  / true
693 --> 
	694  / true
694 --> 
	695  / true
695 --> 
	696  / true
696 --> 
	697  / true
697 --> 
	698  / true
698 --> 
	699  / true
699 --> 
	700  / true
700 --> 
	701  / true
701 --> 
	702  / true
702 --> 
	703  / true
703 --> 
	704  / true
704 --> 
	705  / true
705 --> 
	706  / true
706 --> 
	707  / true
707 --> 
	708  / true
708 --> 
	709  / true
709 --> 
	710  / true
710 --> 
	711  / true
711 --> 
	712  / true
712 --> 
	713  / true
713 --> 
	714  / true
714 --> 
	715  / true
715 --> 
	716  / true
716 --> 
	717  / true
717 --> 
	718  / true
718 --> 
	719  / true
719 --> 
	720  / true
720 --> 
	721  / true
721 --> 
	722  / true
722 --> 
	723  / true
723 --> 
	724  / true
724 --> 
	725  / true
725 --> 
	726  / true
726 --> 
	727  / true
727 --> 
	728  / true
728 --> 
	729  / true
729 --> 
	730  / true
730 --> 
	731  / true
731 --> 
	732  / true
732 --> 
	733  / true
733 --> 
	734  / true
734 --> 
	735  / true
735 --> 
	736  / true
736 --> 
	737  / true
737 --> 
	738  / true
738 --> 
	739  / true
739 --> 
	740  / true
740 --> 
	741  / true
741 --> 
	742  / true
742 --> 
	743  / true
743 --> 
	744  / true
744 --> 
	745  / true
745 --> 
	746  / true
746 --> 
	747  / true
747 --> 
	748  / true
748 --> 
	749  / true
749 --> 
	750  / true
750 --> 
	751  / true
751 --> 
	752  / true
752 --> 
	753  / true
753 --> 
	754  / true
754 --> 
	755  / true
755 --> 
	756  / true
756 --> 
	757  / true
757 --> 
	758  / true
758 --> 
	759  / true
759 --> 
	760  / true
760 --> 
	761  / true
761 --> 
	762  / true
762 --> 
	763  / true
763 --> 
	764  / true
764 --> 
	765  / true
765 --> 
	766  / true
766 --> 
	767  / true
767 --> 
	768  / true
768 --> 
	769  / true
769 --> 
	770  / true
770 --> 
	771  / true
771 --> 
	772  / true
772 --> 
	773  / true
773 --> 
	774  / true
774 --> 
	775  / true
775 --> 
	776  / true
776 --> 
	777  / true
777 --> 
	778  / true
778 --> 
	779  / true
779 --> 
	780  / true
780 --> 
	781  / true
781 --> 
	782  / true
782 --> 
	783  / true
783 --> 
	784  / true
784 --> 
	785  / true
785 --> 
	786  / true
786 --> 
	787  / true
787 --> 
	788  / true
788 --> 
	789  / true
789 --> 
	790  / true
790 --> 
	791  / true
791 --> 
	792  / true
792 --> 
	793  / true
793 --> 
	794  / true
794 --> 
	795  / true
795 --> 
	796  / true
796 --> 
	797  / true
797 --> 
	798  / true
798 --> 
	799  / true
799 --> 
	800  / true
800 --> 
	801  / true
801 --> 
	802  / true
802 --> 
	803  / true
803 --> 
	804  / true
804 --> 
	805  / true
805 --> 
	806  / true
806 --> 
	807  / true
807 --> 
	808  / true
808 --> 
	809  / true
809 --> 
	810  / true
810 --> 
	811  / true
811 --> 
	812  / true
812 --> 
	813  / true
813 --> 
	814  / true
814 --> 
	815  / true
815 --> 
	816  / true
816 --> 
	817  / true
817 --> 
	818  / true
818 --> 
	819  / true
819 --> 
	820  / true
820 --> 
	821  / true
821 --> 
	822  / true
822 --> 
	823  / true
823 --> 
	824  / true
824 --> 
	825  / true
825 --> 
	826  / true
826 --> 
	827  / true
827 --> 
	828  / true
828 --> 
	829  / true
829 --> 
	830  / true
830 --> 
	831  / true
831 --> 
	832  / true
832 --> 
	833  / true
833 --> 
	834  / true
834 --> 
	835  / true
835 --> 
	836  / true
836 --> 
	837  / true
837 --> 
	838  / true
838 --> 
	839  / true
839 --> 
	840  / true
840 --> 
	841  / true
841 --> 
	842  / true
842 --> 
	843  / true
843 --> 
	844  / true
844 --> 
	845  / true
845 --> 
	846  / true
846 --> 
	847  / true
847 --> 
	848  / true
848 --> 
	849  / true
849 --> 
	850  / true
850 --> 
	851  / true
851 --> 
	852  / true
852 --> 
	853  / true
853 --> 
	854  / true
854 --> 
	855  / true
855 --> 
	856  / true
856 --> 
	857  / true
857 --> 
	858  / true
858 --> 
	859  / true
859 --> 
	860  / true
860 --> 
	861  / true
861 --> 
	862  / true
862 --> 
	863  / true
863 --> 
	864  / true
864 --> 
	865  / true
865 --> 
	866  / true
866 --> 
	867  / true
867 --> 
	868  / true
868 --> 
	869  / true
869 --> 
	870  / true
870 --> 
	871  / true
871 --> 
	872  / true
872 --> 
	873  / true
873 --> 
	874  / true
874 --> 
	875  / true
875 --> 
	876  / true
876 --> 
	877  / true
877 --> 
	878  / true
878 --> 
	879  / true
879 --> 
	880  / true
880 --> 
	881  / true
881 --> 
	882  / true
882 --> 
	883  / true
883 --> 
	884  / true
884 --> 
	885  / true
885 --> 
	886  / true
886 --> 
	887  / true
887 --> 
	888  / true
888 --> 
	889  / true
889 --> 
	890  / true
890 --> 
	891  / true
891 --> 
	892  / true
892 --> 
	893  / true
893 --> 
	894  / true
894 --> 
	895  / true
895 --> 
	896  / true
896 --> 
	897  / true
897 --> 
	898  / true
898 --> 
	899  / true
899 --> 
	900  / true
900 --> 
	901  / true
901 --> 
	902  / true
902 --> 
	903  / true
903 --> 
	904  / true
904 --> 
	905  / true
905 --> 
	906  / true
906 --> 
	907  / true
907 --> 
	908  / true
908 --> 
	909  / true
909 --> 
	910  / true
910 --> 
	911  / true
911 --> 
	912  / true
912 --> 
	913  / true
913 --> 
	914  / true
914 --> 
	915  / true
915 --> 
	916  / true
916 --> 
	917  / true
917 --> 
	918  / true
918 --> 
	919  / true
919 --> 
	920  / true
920 --> 
	921  / true
921 --> 
	922  / true
922 --> 
	923  / true
923 --> 
	924  / true
924 --> 
	925  / true
925 --> 
	926  / true
926 --> 
	927  / true
927 --> 
	928  / true
928 --> 
	929  / true
929 --> 
	930  / true
930 --> 
	931  / true
931 --> 
	932  / true
932 --> 
	933  / true
933 --> 
	934  / true
934 --> 
	935  / true
935 --> 
	936  / true
936 --> 
	937  / true
937 --> 
	938  / true
938 --> 
	939  / true
939 --> 
	940  / true
940 --> 
	941  / true
941 --> 
	942  / true
942 --> 
	943  / true
943 --> 
	944  / true
944 --> 
	945  / true
945 --> 
	946  / true
946 --> 
	947  / true
947 --> 
	948  / true
948 --> 
	949  / true
949 --> 
	950  / true
950 --> 
	951  / true
951 --> 
	952  / true
952 --> 
	953  / true
953 --> 
	954  / true
954 --> 
	955  / true
955 --> 
	956  / true
956 --> 
	957  / true
957 --> 
	958  / true
958 --> 
	959  / true
959 --> 
	960  / true
960 --> 
	961  / true
961 --> 
	962  / true
962 --> 
	963  / true
963 --> 
	964  / true
964 --> 
	965  / true
965 --> 
	966  / true
966 --> 
	967  / true
967 --> 
	968  / true
968 --> 
	969  / true
969 --> 
	970  / true
970 --> 
	971  / true
971 --> 
	972  / true
972 --> 
	973  / true
973 --> 
	974  / true
974 --> 
	975  / true
975 --> 
	976  / true
976 --> 
	977  / true
977 --> 
	978  / true
978 --> 
	979  / true
979 --> 
	980  / true
980 --> 
	981  / true
981 --> 
	982  / true
982 --> 
	983  / true
983 --> 
	984  / true
984 --> 
	985  / true
985 --> 
	986  / true
986 --> 
	987  / true
987 --> 
	988  / true
988 --> 
	989  / true
989 --> 
	990  / true
990 --> 
	991  / true
991 --> 
	992  / true
992 --> 
	993  / true
993 --> 
	994  / true
994 --> 
	995  / true
995 --> 
	996  / true
996 --> 
	997  / true
997 --> 
	998  / true
998 --> 
	477  / true
999 --> 
	1000  / (!exitcond3)
	1134  / (exitcond3)
1000 --> 
	1001  / true
1001 --> 
	1002  / (tmp_39)
	1133  / (!tmp_39)
1002 --> 
	1003  / true
1003 --> 
	1004  / true
1004 --> 
	1005  / true
1005 --> 
	1006  / true
1006 --> 
	1007  / true
1007 --> 
	1008  / true
1008 --> 
	1009  / true
1009 --> 
	1010  / true
1010 --> 
	1011  / true
1011 --> 
	1012  / true
1012 --> 
	1013  / true
1013 --> 
	1014  / true
1014 --> 
	1015  / true
1015 --> 
	1016  / true
1016 --> 
	1017  / true
1017 --> 
	1018  / true
1018 --> 
	1019  / true
1019 --> 
	1020  / true
1020 --> 
	1021  / true
1021 --> 
	1022  / true
1022 --> 
	1023  / true
1023 --> 
	1024  / true
1024 --> 
	1025  / true
1025 --> 
	1026  / true
1026 --> 
	1027  / true
1027 --> 
	1028  / true
1028 --> 
	1029  / true
1029 --> 
	1030  / true
1030 --> 
	1031  / true
1031 --> 
	1032  / true
1032 --> 
	1033  / true
1033 --> 
	1034  / true
1034 --> 
	1035  / true
1035 --> 
	1036  / true
1036 --> 
	1037  / true
1037 --> 
	1038  / true
1038 --> 
	1039  / true
1039 --> 
	1040  / true
1040 --> 
	1041  / true
1041 --> 
	1042  / true
1042 --> 
	1043  / true
1043 --> 
	1044  / true
1044 --> 
	1045  / true
1045 --> 
	1046  / true
1046 --> 
	1047  / true
1047 --> 
	1048  / true
1048 --> 
	1049  / true
1049 --> 
	1050  / true
1050 --> 
	1051  / true
1051 --> 
	1052  / true
1052 --> 
	1053  / true
1053 --> 
	1054  / true
1054 --> 
	1055  / true
1055 --> 
	1056  / true
1056 --> 
	1057  / true
1057 --> 
	1058  / true
1058 --> 
	1059  / true
1059 --> 
	1060  / true
1060 --> 
	1061  / true
1061 --> 
	1062  / true
1062 --> 
	1063  / true
1063 --> 
	1064  / true
1064 --> 
	1065  / true
1065 --> 
	1066  / true
1066 --> 
	1067  / true
1067 --> 
	1068  / true
1068 --> 
	1069  / true
1069 --> 
	1070  / true
1070 --> 
	1071  / true
1071 --> 
	1072  / true
1072 --> 
	1073  / true
1073 --> 
	1074  / true
1074 --> 
	1075  / true
1075 --> 
	1076  / true
1076 --> 
	1077  / true
1077 --> 
	1078  / true
1078 --> 
	1079  / true
1079 --> 
	1080  / true
1080 --> 
	1081  / true
1081 --> 
	1082  / true
1082 --> 
	1083  / true
1083 --> 
	1084  / true
1084 --> 
	1085  / true
1085 --> 
	1086  / true
1086 --> 
	1087  / true
1087 --> 
	1088  / true
1088 --> 
	1089  / true
1089 --> 
	1090  / true
1090 --> 
	1091  / true
1091 --> 
	1092  / true
1092 --> 
	1093  / true
1093 --> 
	1094  / true
1094 --> 
	1095  / true
1095 --> 
	1096  / true
1096 --> 
	1097  / true
1097 --> 
	1098  / true
1098 --> 
	1099  / true
1099 --> 
	1100  / true
1100 --> 
	1101  / true
1101 --> 
	1102  / true
1102 --> 
	1103  / true
1103 --> 
	1104  / true
1104 --> 
	1105  / true
1105 --> 
	1106  / true
1106 --> 
	1107  / true
1107 --> 
	1108  / true
1108 --> 
	1109  / true
1109 --> 
	1110  / true
1110 --> 
	1111  / true
1111 --> 
	1112  / true
1112 --> 
	1113  / true
1113 --> 
	1114  / true
1114 --> 
	1115  / true
1115 --> 
	1116  / true
1116 --> 
	1117  / true
1117 --> 
	1118  / true
1118 --> 
	1119  / true
1119 --> 
	1120  / true
1120 --> 
	1121  / true
1121 --> 
	1122  / true
1122 --> 
	1123  / true
1123 --> 
	1124  / true
1124 --> 
	1125  / true
1125 --> 
	1126  / true
1126 --> 
	1127  / true
1127 --> 
	1128  / true
1128 --> 
	1129  / true
1129 --> 
	1130  / true
1130 --> 
	1131  / true
1131 --> 
	1132  / true
1132 --> 
	1133  / true
1133 --> 
	999  / true
1134 --> 
	1135  / (!exitcond)
	1269  / (exitcond)
1135 --> 
	1136  / true
1136 --> 
	1137  / (tmp_45)
	1268  / (!tmp_45)
1137 --> 
	1138  / true
1138 --> 
	1139  / true
1139 --> 
	1140  / true
1140 --> 
	1141  / true
1141 --> 
	1142  / true
1142 --> 
	1143  / true
1143 --> 
	1144  / true
1144 --> 
	1145  / true
1145 --> 
	1146  / true
1146 --> 
	1147  / true
1147 --> 
	1148  / true
1148 --> 
	1149  / true
1149 --> 
	1150  / true
1150 --> 
	1151  / true
1151 --> 
	1152  / true
1152 --> 
	1153  / true
1153 --> 
	1154  / true
1154 --> 
	1155  / true
1155 --> 
	1156  / true
1156 --> 
	1157  / true
1157 --> 
	1158  / true
1158 --> 
	1159  / true
1159 --> 
	1160  / true
1160 --> 
	1161  / true
1161 --> 
	1162  / true
1162 --> 
	1163  / true
1163 --> 
	1164  / true
1164 --> 
	1165  / true
1165 --> 
	1166  / true
1166 --> 
	1167  / true
1167 --> 
	1168  / true
1168 --> 
	1169  / true
1169 --> 
	1170  / true
1170 --> 
	1171  / true
1171 --> 
	1172  / true
1172 --> 
	1173  / true
1173 --> 
	1174  / true
1174 --> 
	1175  / true
1175 --> 
	1176  / true
1176 --> 
	1177  / true
1177 --> 
	1178  / true
1178 --> 
	1179  / true
1179 --> 
	1180  / true
1180 --> 
	1181  / true
1181 --> 
	1182  / true
1182 --> 
	1183  / true
1183 --> 
	1184  / true
1184 --> 
	1185  / true
1185 --> 
	1186  / true
1186 --> 
	1187  / true
1187 --> 
	1188  / true
1188 --> 
	1189  / true
1189 --> 
	1190  / true
1190 --> 
	1191  / true
1191 --> 
	1192  / true
1192 --> 
	1193  / true
1193 --> 
	1194  / true
1194 --> 
	1195  / true
1195 --> 
	1196  / true
1196 --> 
	1197  / true
1197 --> 
	1198  / true
1198 --> 
	1199  / true
1199 --> 
	1200  / true
1200 --> 
	1201  / true
1201 --> 
	1202  / true
1202 --> 
	1203  / true
1203 --> 
	1204  / true
1204 --> 
	1205  / true
1205 --> 
	1206  / true
1206 --> 
	1207  / true
1207 --> 
	1208  / true
1208 --> 
	1209  / true
1209 --> 
	1210  / true
1210 --> 
	1211  / true
1211 --> 
	1212  / true
1212 --> 
	1213  / true
1213 --> 
	1214  / true
1214 --> 
	1215  / true
1215 --> 
	1216  / true
1216 --> 
	1217  / true
1217 --> 
	1218  / true
1218 --> 
	1219  / true
1219 --> 
	1220  / true
1220 --> 
	1221  / true
1221 --> 
	1222  / true
1222 --> 
	1223  / true
1223 --> 
	1224  / true
1224 --> 
	1225  / true
1225 --> 
	1226  / true
1226 --> 
	1227  / true
1227 --> 
	1228  / true
1228 --> 
	1229  / true
1229 --> 
	1230  / true
1230 --> 
	1231  / true
1231 --> 
	1232  / true
1232 --> 
	1233  / true
1233 --> 
	1234  / true
1234 --> 
	1235  / true
1235 --> 
	1236  / true
1236 --> 
	1237  / true
1237 --> 
	1238  / true
1238 --> 
	1239  / true
1239 --> 
	1240  / true
1240 --> 
	1241  / true
1241 --> 
	1242  / true
1242 --> 
	1243  / true
1243 --> 
	1244  / true
1244 --> 
	1245  / true
1245 --> 
	1246  / true
1246 --> 
	1247  / true
1247 --> 
	1248  / true
1248 --> 
	1249  / true
1249 --> 
	1250  / true
1250 --> 
	1251  / true
1251 --> 
	1252  / true
1252 --> 
	1253  / true
1253 --> 
	1254  / true
1254 --> 
	1255  / true
1255 --> 
	1256  / true
1256 --> 
	1257  / true
1257 --> 
	1258  / true
1258 --> 
	1259  / true
1259 --> 
	1260  / true
1260 --> 
	1261  / true
1261 --> 
	1262  / true
1262 --> 
	1263  / true
1263 --> 
	1264  / true
1264 --> 
	1265  / true
1265 --> 
	1266  / true
1266 --> 
	1267  / true
1267 --> 
	1268  / true
1268 --> 
	1134  / true
1269 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.53>
ST_1 : Operation 1270 [1/1] (1.00ns)   --->   "%local_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %local_size_x)" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1270 'read' 'local_size_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1271 [1/1] (1.00ns)   --->   "%local_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %local_size_y)" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:82]   --->   Operation 1271 'read' 'local_size_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1272 [1/1] (1.00ns)   --->   "%local_size_z_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %local_size_z)" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:91]   --->   Operation 1272 'read' 'local_size_z_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1273 [1/1] (1.00ns)   --->   "%A_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %A)" [gesummv_compute_unit:54]   --->   Operation 1273 'read' 'A_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %A_read, i32 2, i32 63)" [gesummv_compute_unit:55]   --->   Operation 1274 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (1.00ns)   --->   "%B_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %B)" [gesummv_compute_unit:55]   --->   Operation 1275 'read' 'B_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_2 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %B_read, i32 2, i32 63)" [gesummv_compute_unit:56]   --->   Operation 1276 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (1.00ns)   --->   "%x_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %x)" [gesummv_compute_unit:56]   --->   Operation 1277 'read' 'x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %x_read, i32 2, i32 63)" [gesummv_compute_unit:57]   --->   Operation 1278 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (1.00ns)   --->   "%y_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %y)" [gesummv_compute_unit:57]   --->   Operation 1279 'read' 'y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_4 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %y_read, i32 2, i32 63)" [gesummv_compute_unit:58]   --->   Operation 1280 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (1.00ns)   --->   "%tmp_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %tmp)" [gesummv_compute_unit:58]   --->   Operation 1281 'read' 'tmp_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_6 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %tmp_read, i32 2, i32 63)" [gesummv_compute_unit:58]   --->   Operation 1282 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_7 = zext i62 %tmp_1 to i64" [gesummv_compute_unit:55]   --->   Operation 1283 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_7" [gesummv_compute_unit:55]   --->   Operation 1284 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_8 = zext i62 %tmp_2 to i64" [gesummv_compute_unit:56]   --->   Operation 1285 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_8" [gesummv_compute_unit:56]   --->   Operation 1286 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_9 = zext i62 %tmp_3 to i64" [gesummv_compute_unit:57]   --->   Operation 1287 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_9" [gesummv_compute_unit:57]   --->   Operation 1288 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_22 = zext i62 %tmp_4 to i64" [gesummv_compute_unit:58]   --->   Operation 1289 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_22" [gesummv_compute_unit:58]   --->   Operation 1290 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_29 = zext i62 %tmp_6 to i64" [gesummv_compute_unit:58]   --->   Operation 1291 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_29" [gesummv_compute_unit:58]   --->   Operation 1292 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%cast = zext i32 %local_size_y_read to i64" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:82]   --->   Operation 1293 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %local_size_x_read to i64" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1294 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (4.53ns)   --->   "%bound = mul i64 %cast1, %cast" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1295 'mul' 'bound' <Predicate = true> <Delay = 4.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 addrspace(1)* %gmem), !map !35"   --->   Operation 1296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 addrspace(4)* %p0), !map !39"   --->   Operation 1297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %p0_count), !map !43"   --->   Operation 1298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %local_size_x), !map !49"   --->   Operation 1299 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %local_size_y), !map !53"   --->   Operation 1300 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %local_size_z), !map !57"   --->   Operation 1301 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %A), !map !61"   --->   Operation 1302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %B), !map !65"   --->   Operation 1303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %x), !map !69"   --->   Operation 1304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %y), !map !73"   --->   Operation 1305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %tmp), !map !77"   --->   Operation 1306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %p_xcl_gv_p0), !map !81"   --->   Operation 1307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @gesummv_str)"   --->   Operation 1308 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 addrspace(4)* %p0, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gesummv_compute_unit:69]   --->   Operation 1309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 addrspace(1)* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 128, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gesummv_compute_unit:70]   --->   Operation 1310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %local_size_x, i32* %local_size_y, i32* %local_size_z, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gesummv_compute_unit:71]   --->   Operation 1311 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gesummv_compute_unit:72]   --->   Operation 1312 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %A, i64* %B, i64* %x, i64* %y, i64* %tmp, i64* %p_xcl_gv_p0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gesummv_compute_unit:73]   --->   Operation 1313 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %local_size_z_read to i96" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:91]   --->   Operation 1314 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1315 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (5.45ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1316 'mul' 'bound4' <Predicate = true> <Delay = 5.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1317 [1/1] (0.65ns)   --->   "br label %for.header.i.i"   --->   Operation 1317 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 1318 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i96 [ 0, %0 ], [ %indvar_flatten_next, %for.body.i.i ]"   --->   Operation 1318 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind"   --->   Operation 1319 'specloopname' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (1.21ns)   --->   "%exitcond_flatten = icmp eq i96 %indvar_flatten, %bound4" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1320 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (1.33ns)   --->   "%indvar_flatten_next = add i96 %indvar_flatten, 1"   --->   Operation 1321 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %__AESL_call_work_item_NA6.exit, label %for.body82.i.i" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1322 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @XCL_WG_DIM_Z_XCL_WG_DIM_X_str)"   --->   Operation 1323 'specloopname' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1324 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind"   --->   Operation 1324 'specloopname' 'empty_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @XCL_WG_DIM_Y_XCL_WG_DIM_X_str)"   --->   Operation 1325 'specloopname' 'empty_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind"   --->   Operation 1326 'specloopname' 'empty_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%p0_count_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p0_count) nounwind"   --->   Operation 1327 'read' 'p0_count_read' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_30 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p0_count_read, i32 4, i32 31)"   --->   Operation 1328 'partselect' 'tmp_30' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1329 [1/1] (1.01ns)   --->   "%icmp = icmp eq i28 %tmp_30, 0"   --->   Operation 1329 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1330 [1/1] (0.00ns)   --->   "br i1 %icmp, label %1, label %__xcl_write_pipe.exit.i.i"   --->   Operation 1330 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 14)"   --->   Operation 1331 'write' <Predicate = (!exitcond_flatten & icmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 1332 [1/1] (0.00ns)   --->   "br label %__xcl_write_pipe.exit.i.i"   --->   Operation 1332 'br' <Predicate = (!exitcond_flatten & icmp)> <Delay = 0.00>
ST_3 : Operation 1333 [1/1] (0.00ns)   --->   "ret void" [gesummv_compute_unit:78]   --->   Operation 1333 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.65>
ST_4 : Operation 1334 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 1334 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 1335 [1/1] (0.65ns)   --->   "br label %2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16]   --->   Operation 1335 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 1336 [1/1] (0.00ns)   --->   "%i_0_reg2mem67_0_i_i = phi i15 [ 0, %__xcl_write_pipe.exit.i.i ], [ %p_reg2mem50_0_i_i, %BurstBB ]" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16]   --->   Operation 1336 'phi' 'i_0_reg2mem67_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1337 [1/1] (1.07ns)   --->   "%exitcond8 = icmp eq i15 %i_0_reg2mem67_0_i_i, -16384" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16]   --->   Operation 1337 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1338 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 1338 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1339 [1/1] (0.84ns)   --->   "%p_reg2mem50_0_i_i = add i15 %i_0_reg2mem67_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16]   --->   Operation 1339 'add' 'p_reg2mem50_0_i_i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1340 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader2.preheader, label %ReqCondBB" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16]   --->   Operation 1340 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_5 = zext i15 %i_0_reg2mem67_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:17]   --->   Operation 1341 'zext' 'tmp_5' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 1342 [1/1] (1.07ns)   --->   "%tmp_31 = icmp eq i15 %i_0_reg2mem67_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16]   --->   Operation 1342 'icmp' 'tmp_31' <Predicate = (!exitcond8)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1343 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %ReqBB, label %BurstBB" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16]   --->   Operation 1343 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 1344 [134/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1344 'readreq' 'gmem_addr_5_rd_req' <Predicate = (!exitcond8 & tmp_31)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 1345 [1/1] (0.65ns)   --->   "br label %.preheader2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:18]   --->   Operation 1345 'br' <Predicate = (exitcond8)> <Delay = 0.65>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 1346 [133/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1346 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 1347 [132/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1347 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 1348 [131/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1348 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 1349 [130/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1349 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 1350 [129/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1350 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 1351 [128/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1351 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 1352 [127/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1352 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 1353 [126/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1353 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 1354 [125/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1354 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 1355 [124/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1355 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 1356 [123/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1356 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 1357 [122/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1357 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 1358 [121/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1358 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 1359 [120/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1359 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 1360 [119/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1360 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 1361 [118/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1361 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 1362 [117/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1362 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 1363 [116/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1363 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 1364 [115/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1364 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 1365 [114/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1365 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 1366 [113/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1366 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 1367 [112/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1367 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 1368 [111/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1368 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 1369 [110/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1369 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 1370 [109/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1370 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1371 [108/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1371 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1372 [107/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1372 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 1373 [106/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1373 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 1374 [105/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1374 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 1375 [104/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1375 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1376 [103/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1376 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 1377 [102/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1377 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 1378 [101/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1378 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 1379 [100/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1379 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 1380 [99/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1380 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 1381 [98/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1381 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 1382 [97/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1382 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 1383 [96/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1383 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 1384 [95/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1384 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 1385 [94/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1385 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 1386 [93/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1386 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 1387 [92/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1387 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 1388 [91/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1388 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 1389 [90/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1389 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 1390 [89/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1390 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 1391 [88/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1391 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 1392 [87/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1392 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 1393 [86/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1393 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 1394 [85/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1394 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 1395 [84/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1395 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 1396 [83/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1396 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 1397 [82/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1397 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 1398 [81/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1398 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 1399 [80/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1399 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 1400 [79/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1400 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 1401 [78/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1401 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 1402 [77/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1402 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 1403 [76/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1403 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 1404 [75/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1404 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 1405 [74/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1405 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 1406 [73/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1406 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 1407 [72/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1407 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 1408 [71/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1408 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 1409 [70/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1409 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 1410 [69/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1410 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 1411 [68/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1411 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 1412 [67/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1412 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 1413 [66/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1413 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 1414 [65/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1414 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 1415 [64/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1415 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 1416 [63/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1416 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 1417 [62/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1417 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 1418 [61/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1418 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 1419 [60/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1419 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 1420 [59/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1420 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 1421 [58/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1421 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 1422 [57/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1422 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 1423 [56/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1423 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 1424 [55/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1424 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 1425 [54/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1425 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 1426 [53/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1426 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 1427 [52/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1427 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 1428 [51/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1428 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 1429 [50/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1429 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 1430 [49/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1430 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 1431 [48/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1431 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 1432 [47/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1432 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 1433 [46/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1433 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 1434 [45/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1434 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 1435 [44/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1435 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 1436 [43/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1436 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 1437 [42/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1437 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 1438 [41/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1438 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 1439 [40/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1439 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 1440 [39/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1440 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 1441 [38/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1441 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 1442 [37/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1442 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 1443 [36/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1443 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 1444 [35/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1444 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 1445 [34/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1445 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 1446 [33/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1446 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 1447 [32/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1447 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 1448 [31/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1448 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 1449 [30/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1449 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 1450 [29/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1450 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 1451 [28/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1451 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 1452 [27/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1452 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 1453 [26/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1453 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 1454 [25/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1454 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 1455 [24/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1455 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 1456 [23/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1456 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 1457 [22/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1457 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 1458 [21/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1458 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 1459 [20/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1459 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 1460 [19/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1460 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 1461 [18/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1461 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 1462 [17/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1462 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 1463 [16/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1463 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 1464 [15/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1464 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 1465 [14/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1465 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 1466 [13/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1466 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 1467 [12/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1467 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 1468 [11/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1468 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 1469 [10/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1469 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 1470 [9/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1470 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 1471 [8/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1471 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 1472 [7/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1472 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 1473 [6/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1473 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 1474 [5/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1474 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 1475 [4/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1475 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 1476 [3/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1476 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 1477 [2/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1477 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 1478 [1/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16384)" [gesummv_compute_unit:55]   --->   Operation 1478 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1479 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 1479 'br' <Predicate = true> <Delay = 0.00>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 1480 [1/1] (7.30ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr)" [gesummv_compute_unit:55]   --->   Operation 1480 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 1.23>
ST_140 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_10 = bitcast i32 %gmem_addr_read to float" [gesummv_compute_unit:55]   --->   Operation 1481 'bitcast' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1482 [1/1] (0.00ns)   --->   "%lA_addr = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:17]   --->   Operation 1482 'getelementptr' 'lA_addr' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1483 [1/1] (1.23ns)   --->   "store float %tmp_10, float* %lA_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:17]   --->   Operation 1483 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_140 : Operation 1484 [1/1] (0.00ns)   --->   "br label %2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16]   --->   Operation 1484 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 5> <Delay = 7.30>
ST_141 : Operation 1485 [1/1] (0.00ns)   --->   "%i1_0_reg2mem65_0_i_i = phi i15 [ %p_reg2mem45_0_i_i, %BurstBB141 ], [ 0, %.preheader2.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:18]   --->   Operation 1485 'phi' 'i1_0_reg2mem65_0_i_i' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1486 [1/1] (1.07ns)   --->   "%exitcond7 = icmp eq i15 %i1_0_reg2mem65_0_i_i, -16384" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:18]   --->   Operation 1486 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1487 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 1487 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1488 [1/1] (0.84ns)   --->   "%p_reg2mem45_0_i_i = add i15 %i1_0_reg2mem65_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:18]   --->   Operation 1488 'add' 'p_reg2mem45_0_i_i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1489 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader1.preheader, label %ReqCondBB142" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:18]   --->   Operation 1489 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_11 = zext i15 %i1_0_reg2mem65_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:19]   --->   Operation 1490 'zext' 'tmp_11' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_141 : Operation 1491 [1/1] (1.07ns)   --->   "%tmp_32 = icmp eq i15 %i1_0_reg2mem65_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:18]   --->   Operation 1491 'icmp' 'tmp_32' <Predicate = (!exitcond7)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1492 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %ReqBB143, label %BurstBB141" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:18]   --->   Operation 1492 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_141 : Operation 1493 [134/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1493 'readreq' 'gmem_addr_6_rd_req' <Predicate = (!exitcond7 & tmp_32)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1494 [1/1] (0.65ns)   --->   "br label %.preheader1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:20]   --->   Operation 1494 'br' <Predicate = (exitcond7)> <Delay = 0.65>

State 142 <SV = 6> <Delay = 7.30>
ST_142 : Operation 1495 [133/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1495 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 7> <Delay = 7.30>
ST_143 : Operation 1496 [132/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1496 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 8> <Delay = 7.30>
ST_144 : Operation 1497 [131/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1497 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 9> <Delay = 7.30>
ST_145 : Operation 1498 [130/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1498 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 10> <Delay = 7.30>
ST_146 : Operation 1499 [129/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1499 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 11> <Delay = 7.30>
ST_147 : Operation 1500 [128/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1500 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 12> <Delay = 7.30>
ST_148 : Operation 1501 [127/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1501 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 13> <Delay = 7.30>
ST_149 : Operation 1502 [126/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1502 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 14> <Delay = 7.30>
ST_150 : Operation 1503 [125/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1503 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 15> <Delay = 7.30>
ST_151 : Operation 1504 [124/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1504 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 16> <Delay = 7.30>
ST_152 : Operation 1505 [123/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1505 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 17> <Delay = 7.30>
ST_153 : Operation 1506 [122/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1506 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 18> <Delay = 7.30>
ST_154 : Operation 1507 [121/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1507 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 19> <Delay = 7.30>
ST_155 : Operation 1508 [120/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1508 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 20> <Delay = 7.30>
ST_156 : Operation 1509 [119/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1509 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 21> <Delay = 7.30>
ST_157 : Operation 1510 [118/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1510 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 22> <Delay = 7.30>
ST_158 : Operation 1511 [117/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1511 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 23> <Delay = 7.30>
ST_159 : Operation 1512 [116/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1512 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 24> <Delay = 7.30>
ST_160 : Operation 1513 [115/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1513 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 25> <Delay = 7.30>
ST_161 : Operation 1514 [114/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1514 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 26> <Delay = 7.30>
ST_162 : Operation 1515 [113/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1515 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 27> <Delay = 7.30>
ST_163 : Operation 1516 [112/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1516 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 28> <Delay = 7.30>
ST_164 : Operation 1517 [111/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1517 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 29> <Delay = 7.30>
ST_165 : Operation 1518 [110/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1518 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 30> <Delay = 7.30>
ST_166 : Operation 1519 [109/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1519 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 31> <Delay = 7.30>
ST_167 : Operation 1520 [108/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1520 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 32> <Delay = 7.30>
ST_168 : Operation 1521 [107/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1521 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 33> <Delay = 7.30>
ST_169 : Operation 1522 [106/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1522 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 34> <Delay = 7.30>
ST_170 : Operation 1523 [105/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1523 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 35> <Delay = 7.30>
ST_171 : Operation 1524 [104/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1524 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 36> <Delay = 7.30>
ST_172 : Operation 1525 [103/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1525 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 37> <Delay = 7.30>
ST_173 : Operation 1526 [102/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1526 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 38> <Delay = 7.30>
ST_174 : Operation 1527 [101/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1527 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 39> <Delay = 7.30>
ST_175 : Operation 1528 [100/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1528 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 40> <Delay = 7.30>
ST_176 : Operation 1529 [99/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1529 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 41> <Delay = 7.30>
ST_177 : Operation 1530 [98/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1530 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 42> <Delay = 7.30>
ST_178 : Operation 1531 [97/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1531 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 43> <Delay = 7.30>
ST_179 : Operation 1532 [96/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1532 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 44> <Delay = 7.30>
ST_180 : Operation 1533 [95/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1533 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 45> <Delay = 7.30>
ST_181 : Operation 1534 [94/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1534 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 46> <Delay = 7.30>
ST_182 : Operation 1535 [93/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1535 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 47> <Delay = 7.30>
ST_183 : Operation 1536 [92/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1536 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 48> <Delay = 7.30>
ST_184 : Operation 1537 [91/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1537 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 49> <Delay = 7.30>
ST_185 : Operation 1538 [90/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1538 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 50> <Delay = 7.30>
ST_186 : Operation 1539 [89/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1539 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 51> <Delay = 7.30>
ST_187 : Operation 1540 [88/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1540 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 52> <Delay = 7.30>
ST_188 : Operation 1541 [87/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1541 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 53> <Delay = 7.30>
ST_189 : Operation 1542 [86/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1542 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 54> <Delay = 7.30>
ST_190 : Operation 1543 [85/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1543 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 55> <Delay = 7.30>
ST_191 : Operation 1544 [84/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1544 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 56> <Delay = 7.30>
ST_192 : Operation 1545 [83/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1545 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 57> <Delay = 7.30>
ST_193 : Operation 1546 [82/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1546 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 58> <Delay = 7.30>
ST_194 : Operation 1547 [81/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1547 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 59> <Delay = 7.30>
ST_195 : Operation 1548 [80/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1548 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 60> <Delay = 7.30>
ST_196 : Operation 1549 [79/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1549 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 61> <Delay = 7.30>
ST_197 : Operation 1550 [78/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1550 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 62> <Delay = 7.30>
ST_198 : Operation 1551 [77/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1551 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 63> <Delay = 7.30>
ST_199 : Operation 1552 [76/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1552 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 64> <Delay = 7.30>
ST_200 : Operation 1553 [75/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1553 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 65> <Delay = 7.30>
ST_201 : Operation 1554 [74/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1554 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 66> <Delay = 7.30>
ST_202 : Operation 1555 [73/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1555 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 67> <Delay = 7.30>
ST_203 : Operation 1556 [72/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1556 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 68> <Delay = 7.30>
ST_204 : Operation 1557 [71/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1557 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 69> <Delay = 7.30>
ST_205 : Operation 1558 [70/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1558 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 70> <Delay = 7.30>
ST_206 : Operation 1559 [69/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1559 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 71> <Delay = 7.30>
ST_207 : Operation 1560 [68/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1560 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 72> <Delay = 7.30>
ST_208 : Operation 1561 [67/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1561 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 73> <Delay = 7.30>
ST_209 : Operation 1562 [66/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1562 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 74> <Delay = 7.30>
ST_210 : Operation 1563 [65/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1563 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 75> <Delay = 7.30>
ST_211 : Operation 1564 [64/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1564 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 76> <Delay = 7.30>
ST_212 : Operation 1565 [63/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1565 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 77> <Delay = 7.30>
ST_213 : Operation 1566 [62/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1566 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 78> <Delay = 7.30>
ST_214 : Operation 1567 [61/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1567 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 79> <Delay = 7.30>
ST_215 : Operation 1568 [60/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1568 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 80> <Delay = 7.30>
ST_216 : Operation 1569 [59/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1569 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 81> <Delay = 7.30>
ST_217 : Operation 1570 [58/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1570 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 82> <Delay = 7.30>
ST_218 : Operation 1571 [57/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1571 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 83> <Delay = 7.30>
ST_219 : Operation 1572 [56/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1572 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 84> <Delay = 7.30>
ST_220 : Operation 1573 [55/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1573 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 85> <Delay = 7.30>
ST_221 : Operation 1574 [54/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1574 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 86> <Delay = 7.30>
ST_222 : Operation 1575 [53/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1575 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 87> <Delay = 7.30>
ST_223 : Operation 1576 [52/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1576 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 88> <Delay = 7.30>
ST_224 : Operation 1577 [51/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1577 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 89> <Delay = 7.30>
ST_225 : Operation 1578 [50/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1578 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 90> <Delay = 7.30>
ST_226 : Operation 1579 [49/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1579 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 91> <Delay = 7.30>
ST_227 : Operation 1580 [48/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1580 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 92> <Delay = 7.30>
ST_228 : Operation 1581 [47/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1581 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 93> <Delay = 7.30>
ST_229 : Operation 1582 [46/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1582 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 94> <Delay = 7.30>
ST_230 : Operation 1583 [45/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1583 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 95> <Delay = 7.30>
ST_231 : Operation 1584 [44/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1584 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 96> <Delay = 7.30>
ST_232 : Operation 1585 [43/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1585 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 97> <Delay = 7.30>
ST_233 : Operation 1586 [42/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1586 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 98> <Delay = 7.30>
ST_234 : Operation 1587 [41/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1587 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 99> <Delay = 7.30>
ST_235 : Operation 1588 [40/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1588 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 100> <Delay = 7.30>
ST_236 : Operation 1589 [39/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1589 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 101> <Delay = 7.30>
ST_237 : Operation 1590 [38/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1590 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 102> <Delay = 7.30>
ST_238 : Operation 1591 [37/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1591 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 103> <Delay = 7.30>
ST_239 : Operation 1592 [36/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1592 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 104> <Delay = 7.30>
ST_240 : Operation 1593 [35/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1593 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 105> <Delay = 7.30>
ST_241 : Operation 1594 [34/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1594 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 106> <Delay = 7.30>
ST_242 : Operation 1595 [33/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1595 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 107> <Delay = 7.30>
ST_243 : Operation 1596 [32/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1596 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 108> <Delay = 7.30>
ST_244 : Operation 1597 [31/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1597 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 109> <Delay = 7.30>
ST_245 : Operation 1598 [30/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1598 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 110> <Delay = 7.30>
ST_246 : Operation 1599 [29/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1599 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 111> <Delay = 7.30>
ST_247 : Operation 1600 [28/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1600 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 112> <Delay = 7.30>
ST_248 : Operation 1601 [27/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1601 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 113> <Delay = 7.30>
ST_249 : Operation 1602 [26/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1602 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 114> <Delay = 7.30>
ST_250 : Operation 1603 [25/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1603 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 115> <Delay = 7.30>
ST_251 : Operation 1604 [24/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1604 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 116> <Delay = 7.30>
ST_252 : Operation 1605 [23/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1605 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 117> <Delay = 7.30>
ST_253 : Operation 1606 [22/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1606 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 118> <Delay = 7.30>
ST_254 : Operation 1607 [21/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1607 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 119> <Delay = 7.30>
ST_255 : Operation 1608 [20/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1608 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 120> <Delay = 7.30>
ST_256 : Operation 1609 [19/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1609 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 121> <Delay = 7.30>
ST_257 : Operation 1610 [18/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1610 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 122> <Delay = 7.30>
ST_258 : Operation 1611 [17/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1611 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 123> <Delay = 7.30>
ST_259 : Operation 1612 [16/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1612 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 124> <Delay = 7.30>
ST_260 : Operation 1613 [15/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1613 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 125> <Delay = 7.30>
ST_261 : Operation 1614 [14/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1614 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 126> <Delay = 7.30>
ST_262 : Operation 1615 [13/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1615 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 127> <Delay = 7.30>
ST_263 : Operation 1616 [12/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1616 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 128> <Delay = 7.30>
ST_264 : Operation 1617 [11/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1617 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 265 <SV = 129> <Delay = 7.30>
ST_265 : Operation 1618 [10/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1618 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 266 <SV = 130> <Delay = 7.30>
ST_266 : Operation 1619 [9/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1619 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 131> <Delay = 7.30>
ST_267 : Operation 1620 [8/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1620 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 132> <Delay = 7.30>
ST_268 : Operation 1621 [7/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1621 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 133> <Delay = 7.30>
ST_269 : Operation 1622 [6/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1622 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 134> <Delay = 7.30>
ST_270 : Operation 1623 [5/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1623 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 135> <Delay = 7.30>
ST_271 : Operation 1624 [4/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1624 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 272 <SV = 136> <Delay = 7.30>
ST_272 : Operation 1625 [3/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1625 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 273 <SV = 137> <Delay = 7.30>
ST_273 : Operation 1626 [2/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1626 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 274 <SV = 138> <Delay = 7.30>
ST_274 : Operation 1627 [1/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 16384)" [gesummv_compute_unit:56]   --->   Operation 1627 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 1628 [1/1] (0.00ns)   --->   "br label %BurstBB141"   --->   Operation 1628 'br' <Predicate = true> <Delay = 0.00>

State 275 <SV = 139> <Delay = 7.30>
ST_275 : Operation 1629 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [gesummv_compute_unit:56]   --->   Operation 1629 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 140> <Delay = 1.23>
ST_276 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_12 = bitcast i32 %gmem_addr_1_read to float" [gesummv_compute_unit:56]   --->   Operation 1630 'bitcast' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1631 [1/1] (0.00ns)   --->   "%lB_addr = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:19]   --->   Operation 1631 'getelementptr' 'lB_addr' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1632 [1/1] (1.23ns)   --->   "store float %tmp_12, float* %lB_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:19]   --->   Operation 1632 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_276 : Operation 1633 [1/1] (0.00ns)   --->   "br label %.preheader2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:18]   --->   Operation 1633 'br' <Predicate = true> <Delay = 0.00>

State 277 <SV = 6> <Delay = 7.30>
ST_277 : Operation 1634 [1/1] (0.00ns)   --->   "%i2_0_reg2mem63_0_i_i = phi i8 [ %p_reg2mem40_0_i_i, %BurstBB144 ], [ 0, %.preheader1.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:20]   --->   Operation 1634 'phi' 'i2_0_reg2mem63_0_i_i' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1635 [1/1] (0.84ns)   --->   "%exitcond6 = icmp eq i8 %i2_0_reg2mem63_0_i_i, -128" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:20]   --->   Operation 1635 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1636 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1636 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1637 [1/1] (0.76ns)   --->   "%p_reg2mem40_0_i_i = add i8 %i2_0_reg2mem63_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:20]   --->   Operation 1637 'add' 'p_reg2mem40_0_i_i' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1638 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %3, label %ReqCondBB145" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:20]   --->   Operation 1638 'br' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_14 = zext i8 %i2_0_reg2mem63_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:21]   --->   Operation 1639 'zext' 'tmp_14' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_277 : Operation 1640 [1/1] (0.84ns)   --->   "%tmp_33 = icmp eq i8 %i2_0_reg2mem63_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:20]   --->   Operation 1640 'icmp' 'tmp_33' <Predicate = (!exitcond6)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1641 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %ReqBB146, label %BurstBB144" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:20]   --->   Operation 1641 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_277 : Operation 1642 [134/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1642 'readreq' 'gmem_addr_7_rd_req' <Predicate = (!exitcond6 & tmp_33)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 1643 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 1643 'write' <Predicate = (exitcond6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_277 : Operation 1644 [2/2] (1.23ns)   --->   "%lx_load = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 0), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1644 'load' 'lx_load' <Predicate = (exitcond6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_277 : Operation 1645 [2/2] (1.23ns)   --->   "%lx_load_1 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 1), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1645 'load' 'lx_load_1' <Predicate = (exitcond6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 278 <SV = 7> <Delay = 7.30>
ST_278 : Operation 1646 [133/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1646 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 8> <Delay = 7.30>
ST_279 : Operation 1647 [132/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1647 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 9> <Delay = 7.30>
ST_280 : Operation 1648 [131/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1648 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 10> <Delay = 7.30>
ST_281 : Operation 1649 [130/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1649 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 11> <Delay = 7.30>
ST_282 : Operation 1650 [129/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1650 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 12> <Delay = 7.30>
ST_283 : Operation 1651 [128/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1651 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 13> <Delay = 7.30>
ST_284 : Operation 1652 [127/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1652 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 14> <Delay = 7.30>
ST_285 : Operation 1653 [126/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1653 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 15> <Delay = 7.30>
ST_286 : Operation 1654 [125/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1654 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 16> <Delay = 7.30>
ST_287 : Operation 1655 [124/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1655 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 17> <Delay = 7.30>
ST_288 : Operation 1656 [123/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1656 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 18> <Delay = 7.30>
ST_289 : Operation 1657 [122/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1657 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 19> <Delay = 7.30>
ST_290 : Operation 1658 [121/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1658 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 291 <SV = 20> <Delay = 7.30>
ST_291 : Operation 1659 [120/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1659 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 21> <Delay = 7.30>
ST_292 : Operation 1660 [119/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1660 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 22> <Delay = 7.30>
ST_293 : Operation 1661 [118/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1661 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 23> <Delay = 7.30>
ST_294 : Operation 1662 [117/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1662 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 24> <Delay = 7.30>
ST_295 : Operation 1663 [116/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1663 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 25> <Delay = 7.30>
ST_296 : Operation 1664 [115/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1664 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 26> <Delay = 7.30>
ST_297 : Operation 1665 [114/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1665 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 27> <Delay = 7.30>
ST_298 : Operation 1666 [113/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1666 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 28> <Delay = 7.30>
ST_299 : Operation 1667 [112/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1667 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 29> <Delay = 7.30>
ST_300 : Operation 1668 [111/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1668 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 30> <Delay = 7.30>
ST_301 : Operation 1669 [110/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1669 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 31> <Delay = 7.30>
ST_302 : Operation 1670 [109/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1670 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 32> <Delay = 7.30>
ST_303 : Operation 1671 [108/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1671 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 33> <Delay = 7.30>
ST_304 : Operation 1672 [107/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1672 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 34> <Delay = 7.30>
ST_305 : Operation 1673 [106/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1673 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 35> <Delay = 7.30>
ST_306 : Operation 1674 [105/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1674 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 36> <Delay = 7.30>
ST_307 : Operation 1675 [104/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1675 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 308 <SV = 37> <Delay = 7.30>
ST_308 : Operation 1676 [103/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1676 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 38> <Delay = 7.30>
ST_309 : Operation 1677 [102/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1677 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 39> <Delay = 7.30>
ST_310 : Operation 1678 [101/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1678 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 311 <SV = 40> <Delay = 7.30>
ST_311 : Operation 1679 [100/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1679 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 41> <Delay = 7.30>
ST_312 : Operation 1680 [99/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1680 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 42> <Delay = 7.30>
ST_313 : Operation 1681 [98/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1681 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 43> <Delay = 7.30>
ST_314 : Operation 1682 [97/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1682 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 44> <Delay = 7.30>
ST_315 : Operation 1683 [96/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1683 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 45> <Delay = 7.30>
ST_316 : Operation 1684 [95/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1684 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 46> <Delay = 7.30>
ST_317 : Operation 1685 [94/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1685 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 47> <Delay = 7.30>
ST_318 : Operation 1686 [93/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1686 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 48> <Delay = 7.30>
ST_319 : Operation 1687 [92/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1687 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 49> <Delay = 7.30>
ST_320 : Operation 1688 [91/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1688 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 50> <Delay = 7.30>
ST_321 : Operation 1689 [90/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1689 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 51> <Delay = 7.30>
ST_322 : Operation 1690 [89/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1690 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 52> <Delay = 7.30>
ST_323 : Operation 1691 [88/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1691 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 53> <Delay = 7.30>
ST_324 : Operation 1692 [87/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1692 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 325 <SV = 54> <Delay = 7.30>
ST_325 : Operation 1693 [86/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1693 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 55> <Delay = 7.30>
ST_326 : Operation 1694 [85/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1694 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 56> <Delay = 7.30>
ST_327 : Operation 1695 [84/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1695 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 57> <Delay = 7.30>
ST_328 : Operation 1696 [83/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1696 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 58> <Delay = 7.30>
ST_329 : Operation 1697 [82/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1697 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 59> <Delay = 7.30>
ST_330 : Operation 1698 [81/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1698 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 60> <Delay = 7.30>
ST_331 : Operation 1699 [80/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1699 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 61> <Delay = 7.30>
ST_332 : Operation 1700 [79/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1700 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 333 <SV = 62> <Delay = 7.30>
ST_333 : Operation 1701 [78/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1701 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 334 <SV = 63> <Delay = 7.30>
ST_334 : Operation 1702 [77/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1702 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 335 <SV = 64> <Delay = 7.30>
ST_335 : Operation 1703 [76/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1703 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 65> <Delay = 7.30>
ST_336 : Operation 1704 [75/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1704 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 66> <Delay = 7.30>
ST_337 : Operation 1705 [74/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1705 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 67> <Delay = 7.30>
ST_338 : Operation 1706 [73/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1706 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 68> <Delay = 7.30>
ST_339 : Operation 1707 [72/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1707 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 69> <Delay = 7.30>
ST_340 : Operation 1708 [71/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1708 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 70> <Delay = 7.30>
ST_341 : Operation 1709 [70/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1709 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 71> <Delay = 7.30>
ST_342 : Operation 1710 [69/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1710 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 72> <Delay = 7.30>
ST_343 : Operation 1711 [68/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1711 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 73> <Delay = 7.30>
ST_344 : Operation 1712 [67/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1712 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 345 <SV = 74> <Delay = 7.30>
ST_345 : Operation 1713 [66/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1713 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 346 <SV = 75> <Delay = 7.30>
ST_346 : Operation 1714 [65/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1714 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 347 <SV = 76> <Delay = 7.30>
ST_347 : Operation 1715 [64/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1715 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 348 <SV = 77> <Delay = 7.30>
ST_348 : Operation 1716 [63/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1716 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 349 <SV = 78> <Delay = 7.30>
ST_349 : Operation 1717 [62/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1717 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 350 <SV = 79> <Delay = 7.30>
ST_350 : Operation 1718 [61/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1718 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 351 <SV = 80> <Delay = 7.30>
ST_351 : Operation 1719 [60/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1719 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 352 <SV = 81> <Delay = 7.30>
ST_352 : Operation 1720 [59/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1720 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 353 <SV = 82> <Delay = 7.30>
ST_353 : Operation 1721 [58/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1721 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 354 <SV = 83> <Delay = 7.30>
ST_354 : Operation 1722 [57/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1722 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 355 <SV = 84> <Delay = 7.30>
ST_355 : Operation 1723 [56/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1723 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 356 <SV = 85> <Delay = 7.30>
ST_356 : Operation 1724 [55/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1724 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 357 <SV = 86> <Delay = 7.30>
ST_357 : Operation 1725 [54/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1725 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 358 <SV = 87> <Delay = 7.30>
ST_358 : Operation 1726 [53/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1726 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 359 <SV = 88> <Delay = 7.30>
ST_359 : Operation 1727 [52/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1727 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 360 <SV = 89> <Delay = 7.30>
ST_360 : Operation 1728 [51/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1728 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 361 <SV = 90> <Delay = 7.30>
ST_361 : Operation 1729 [50/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1729 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 362 <SV = 91> <Delay = 7.30>
ST_362 : Operation 1730 [49/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1730 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 363 <SV = 92> <Delay = 7.30>
ST_363 : Operation 1731 [48/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1731 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 364 <SV = 93> <Delay = 7.30>
ST_364 : Operation 1732 [47/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1732 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 94> <Delay = 7.30>
ST_365 : Operation 1733 [46/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1733 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 95> <Delay = 7.30>
ST_366 : Operation 1734 [45/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1734 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 367 <SV = 96> <Delay = 7.30>
ST_367 : Operation 1735 [44/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1735 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 368 <SV = 97> <Delay = 7.30>
ST_368 : Operation 1736 [43/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1736 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 369 <SV = 98> <Delay = 7.30>
ST_369 : Operation 1737 [42/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1737 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 370 <SV = 99> <Delay = 7.30>
ST_370 : Operation 1738 [41/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1738 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 371 <SV = 100> <Delay = 7.30>
ST_371 : Operation 1739 [40/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1739 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 101> <Delay = 7.30>
ST_372 : Operation 1740 [39/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1740 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 373 <SV = 102> <Delay = 7.30>
ST_373 : Operation 1741 [38/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1741 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 374 <SV = 103> <Delay = 7.30>
ST_374 : Operation 1742 [37/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1742 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 375 <SV = 104> <Delay = 7.30>
ST_375 : Operation 1743 [36/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1743 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 376 <SV = 105> <Delay = 7.30>
ST_376 : Operation 1744 [35/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1744 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 377 <SV = 106> <Delay = 7.30>
ST_377 : Operation 1745 [34/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1745 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 378 <SV = 107> <Delay = 7.30>
ST_378 : Operation 1746 [33/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1746 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 379 <SV = 108> <Delay = 7.30>
ST_379 : Operation 1747 [32/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1747 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 380 <SV = 109> <Delay = 7.30>
ST_380 : Operation 1748 [31/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1748 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 381 <SV = 110> <Delay = 7.30>
ST_381 : Operation 1749 [30/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1749 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 382 <SV = 111> <Delay = 7.30>
ST_382 : Operation 1750 [29/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1750 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 383 <SV = 112> <Delay = 7.30>
ST_383 : Operation 1751 [28/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1751 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 384 <SV = 113> <Delay = 7.30>
ST_384 : Operation 1752 [27/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1752 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 385 <SV = 114> <Delay = 7.30>
ST_385 : Operation 1753 [26/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1753 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 386 <SV = 115> <Delay = 7.30>
ST_386 : Operation 1754 [25/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1754 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 116> <Delay = 7.30>
ST_387 : Operation 1755 [24/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1755 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 388 <SV = 117> <Delay = 7.30>
ST_388 : Operation 1756 [23/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1756 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 389 <SV = 118> <Delay = 7.30>
ST_389 : Operation 1757 [22/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1757 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 390 <SV = 119> <Delay = 7.30>
ST_390 : Operation 1758 [21/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1758 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 391 <SV = 120> <Delay = 7.30>
ST_391 : Operation 1759 [20/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1759 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 392 <SV = 121> <Delay = 7.30>
ST_392 : Operation 1760 [19/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1760 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 393 <SV = 122> <Delay = 7.30>
ST_393 : Operation 1761 [18/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1761 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 394 <SV = 123> <Delay = 7.30>
ST_394 : Operation 1762 [17/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1762 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 395 <SV = 124> <Delay = 7.30>
ST_395 : Operation 1763 [16/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1763 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 396 <SV = 125> <Delay = 7.30>
ST_396 : Operation 1764 [15/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1764 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 397 <SV = 126> <Delay = 7.30>
ST_397 : Operation 1765 [14/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1765 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 398 <SV = 127> <Delay = 7.30>
ST_398 : Operation 1766 [13/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1766 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 399 <SV = 128> <Delay = 7.30>
ST_399 : Operation 1767 [12/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1767 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 400 <SV = 129> <Delay = 7.30>
ST_400 : Operation 1768 [11/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1768 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 401 <SV = 130> <Delay = 7.30>
ST_401 : Operation 1769 [10/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1769 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 402 <SV = 131> <Delay = 7.30>
ST_402 : Operation 1770 [9/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1770 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 403 <SV = 132> <Delay = 7.30>
ST_403 : Operation 1771 [8/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1771 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 404 <SV = 133> <Delay = 7.30>
ST_404 : Operation 1772 [7/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1772 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 405 <SV = 134> <Delay = 7.30>
ST_405 : Operation 1773 [6/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1773 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 406 <SV = 135> <Delay = 7.30>
ST_406 : Operation 1774 [5/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1774 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 407 <SV = 136> <Delay = 7.30>
ST_407 : Operation 1775 [4/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1775 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 137> <Delay = 7.30>
ST_408 : Operation 1776 [3/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1776 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 138> <Delay = 7.30>
ST_409 : Operation 1777 [2/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1777 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 410 <SV = 139> <Delay = 7.30>
ST_410 : Operation 1778 [1/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 128)" [gesummv_compute_unit:57]   --->   Operation 1778 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_410 : Operation 1779 [1/1] (0.00ns)   --->   "br label %BurstBB144"   --->   Operation 1779 'br' <Predicate = true> <Delay = 0.00>

State 411 <SV = 140> <Delay = 7.30>
ST_411 : Operation 1780 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2)" [gesummv_compute_unit:57]   --->   Operation 1780 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 141> <Delay = 1.23>
ST_412 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_15 = bitcast i32 %gmem_addr_2_read to float" [gesummv_compute_unit:57]   --->   Operation 1781 'bitcast' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 1782 [1/1] (0.00ns)   --->   "%lx_addr = getelementptr inbounds [128 x float]* @lx, i64 0, i64 %tmp_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:21]   --->   Operation 1782 'getelementptr' 'lx_addr' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 1783 [1/1] (1.23ns)   --->   "store float %tmp_15, float* %lx_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:21]   --->   Operation 1783 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_412 : Operation 1784 [1/1] (0.00ns)   --->   "br label %.preheader1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:20]   --->   Operation 1784 'br' <Predicate = true> <Delay = 0.00>

State 413 <SV = 7> <Delay = 1.23>
ST_413 : Operation 1785 [1/2] (1.23ns)   --->   "%lx_load = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 0), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1785 'load' 'lx_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_413 : Operation 1786 [1/2] (1.23ns)   --->   "%lx_load_1 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 1), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1786 'load' 'lx_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_413 : Operation 1787 [2/2] (1.23ns)   --->   "%lx_load_2 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 2), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1787 'load' 'lx_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_413 : Operation 1788 [2/2] (1.23ns)   --->   "%lx_load_3 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 3), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1788 'load' 'lx_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 414 <SV = 8> <Delay = 1.23>
ST_414 : Operation 1789 [1/2] (1.23ns)   --->   "%lx_load_2 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 2), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1789 'load' 'lx_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_414 : Operation 1790 [1/2] (1.23ns)   --->   "%lx_load_3 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 3), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1790 'load' 'lx_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_414 : Operation 1791 [2/2] (1.23ns)   --->   "%lx_load_4 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 4), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1791 'load' 'lx_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_414 : Operation 1792 [2/2] (1.23ns)   --->   "%lx_load_5 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 5), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1792 'load' 'lx_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 415 <SV = 9> <Delay = 1.23>
ST_415 : Operation 1793 [1/2] (1.23ns)   --->   "%lx_load_4 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 4), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1793 'load' 'lx_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_415 : Operation 1794 [1/2] (1.23ns)   --->   "%lx_load_5 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 5), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1794 'load' 'lx_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_415 : Operation 1795 [2/2] (1.23ns)   --->   "%lx_load_6 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 6), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1795 'load' 'lx_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_415 : Operation 1796 [2/2] (1.23ns)   --->   "%lx_load_7 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 7), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1796 'load' 'lx_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 416 <SV = 10> <Delay = 1.23>
ST_416 : Operation 1797 [1/2] (1.23ns)   --->   "%lx_load_6 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 6), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1797 'load' 'lx_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_416 : Operation 1798 [1/2] (1.23ns)   --->   "%lx_load_7 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 7), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1798 'load' 'lx_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_416 : Operation 1799 [2/2] (1.23ns)   --->   "%lx_load_8 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 8), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1799 'load' 'lx_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_416 : Operation 1800 [2/2] (1.23ns)   --->   "%lx_load_9 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 9), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1800 'load' 'lx_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 417 <SV = 11> <Delay = 1.23>
ST_417 : Operation 1801 [1/2] (1.23ns)   --->   "%lx_load_8 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 8), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1801 'load' 'lx_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_417 : Operation 1802 [1/2] (1.23ns)   --->   "%lx_load_9 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 9), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1802 'load' 'lx_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_417 : Operation 1803 [2/2] (1.23ns)   --->   "%lx_load_10 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 10), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1803 'load' 'lx_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_417 : Operation 1804 [2/2] (1.23ns)   --->   "%lx_load_11 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 11), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1804 'load' 'lx_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 418 <SV = 12> <Delay = 1.23>
ST_418 : Operation 1805 [1/2] (1.23ns)   --->   "%lx_load_10 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 10), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1805 'load' 'lx_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_418 : Operation 1806 [1/2] (1.23ns)   --->   "%lx_load_11 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 11), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1806 'load' 'lx_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_418 : Operation 1807 [2/2] (1.23ns)   --->   "%lx_load_12 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 12), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1807 'load' 'lx_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_418 : Operation 1808 [2/2] (1.23ns)   --->   "%lx_load_13 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 13), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1808 'load' 'lx_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 419 <SV = 13> <Delay = 1.23>
ST_419 : Operation 1809 [1/2] (1.23ns)   --->   "%lx_load_12 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 12), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1809 'load' 'lx_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_419 : Operation 1810 [1/2] (1.23ns)   --->   "%lx_load_13 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 13), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1810 'load' 'lx_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_419 : Operation 1811 [2/2] (1.23ns)   --->   "%lx_load_14 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 14), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1811 'load' 'lx_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_419 : Operation 1812 [2/2] (1.23ns)   --->   "%lx_load_15 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 15), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1812 'load' 'lx_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 420 <SV = 14> <Delay = 1.23>
ST_420 : Operation 1813 [1/2] (1.23ns)   --->   "%lx_load_14 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 14), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1813 'load' 'lx_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_420 : Operation 1814 [1/2] (1.23ns)   --->   "%lx_load_15 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 15), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1814 'load' 'lx_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_420 : Operation 1815 [2/2] (1.23ns)   --->   "%lx_load_16 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 16), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1815 'load' 'lx_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_420 : Operation 1816 [2/2] (1.23ns)   --->   "%lx_load_17 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 17), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1816 'load' 'lx_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 421 <SV = 15> <Delay = 1.23>
ST_421 : Operation 1817 [1/2] (1.23ns)   --->   "%lx_load_16 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 16), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1817 'load' 'lx_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_421 : Operation 1818 [1/2] (1.23ns)   --->   "%lx_load_17 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 17), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1818 'load' 'lx_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_421 : Operation 1819 [2/2] (1.23ns)   --->   "%lx_load_18 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 18), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1819 'load' 'lx_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_421 : Operation 1820 [2/2] (1.23ns)   --->   "%lx_load_19 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 19), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1820 'load' 'lx_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 422 <SV = 16> <Delay = 1.23>
ST_422 : Operation 1821 [1/2] (1.23ns)   --->   "%lx_load_18 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 18), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1821 'load' 'lx_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_422 : Operation 1822 [1/2] (1.23ns)   --->   "%lx_load_19 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 19), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1822 'load' 'lx_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_422 : Operation 1823 [2/2] (1.23ns)   --->   "%lx_load_20 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 20), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1823 'load' 'lx_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_422 : Operation 1824 [2/2] (1.23ns)   --->   "%lx_load_21 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 21), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1824 'load' 'lx_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 423 <SV = 17> <Delay = 1.23>
ST_423 : Operation 1825 [1/2] (1.23ns)   --->   "%lx_load_20 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 20), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1825 'load' 'lx_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_423 : Operation 1826 [1/2] (1.23ns)   --->   "%lx_load_21 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 21), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1826 'load' 'lx_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_423 : Operation 1827 [2/2] (1.23ns)   --->   "%lx_load_22 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 22), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1827 'load' 'lx_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_423 : Operation 1828 [2/2] (1.23ns)   --->   "%lx_load_23 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 23), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1828 'load' 'lx_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 424 <SV = 18> <Delay = 1.23>
ST_424 : Operation 1829 [1/2] (1.23ns)   --->   "%lx_load_22 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 22), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1829 'load' 'lx_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_424 : Operation 1830 [1/2] (1.23ns)   --->   "%lx_load_23 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 23), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1830 'load' 'lx_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_424 : Operation 1831 [2/2] (1.23ns)   --->   "%lx_load_24 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 24), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1831 'load' 'lx_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_424 : Operation 1832 [2/2] (1.23ns)   --->   "%lx_load_25 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 25), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1832 'load' 'lx_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 425 <SV = 19> <Delay = 1.23>
ST_425 : Operation 1833 [1/2] (1.23ns)   --->   "%lx_load_24 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 24), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1833 'load' 'lx_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_425 : Operation 1834 [1/2] (1.23ns)   --->   "%lx_load_25 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 25), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1834 'load' 'lx_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_425 : Operation 1835 [2/2] (1.23ns)   --->   "%lx_load_26 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 26), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1835 'load' 'lx_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_425 : Operation 1836 [2/2] (1.23ns)   --->   "%lx_load_27 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 27), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1836 'load' 'lx_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 426 <SV = 20> <Delay = 1.23>
ST_426 : Operation 1837 [1/2] (1.23ns)   --->   "%lx_load_26 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 26), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1837 'load' 'lx_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_426 : Operation 1838 [1/2] (1.23ns)   --->   "%lx_load_27 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 27), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1838 'load' 'lx_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_426 : Operation 1839 [2/2] (1.23ns)   --->   "%lx_load_28 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 28), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1839 'load' 'lx_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_426 : Operation 1840 [2/2] (1.23ns)   --->   "%lx_load_29 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 29), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1840 'load' 'lx_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 427 <SV = 21> <Delay = 1.23>
ST_427 : Operation 1841 [1/2] (1.23ns)   --->   "%lx_load_28 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 28), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1841 'load' 'lx_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_427 : Operation 1842 [1/2] (1.23ns)   --->   "%lx_load_29 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 29), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1842 'load' 'lx_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_427 : Operation 1843 [2/2] (1.23ns)   --->   "%lx_load_30 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 30), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1843 'load' 'lx_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_427 : Operation 1844 [2/2] (1.23ns)   --->   "%lx_load_31 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 31), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1844 'load' 'lx_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 428 <SV = 22> <Delay = 1.23>
ST_428 : Operation 1845 [1/2] (1.23ns)   --->   "%lx_load_30 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 30), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1845 'load' 'lx_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_428 : Operation 1846 [1/2] (1.23ns)   --->   "%lx_load_31 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 31), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1846 'load' 'lx_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_428 : Operation 1847 [2/2] (1.23ns)   --->   "%lx_load_32 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 32), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1847 'load' 'lx_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_428 : Operation 1848 [2/2] (1.23ns)   --->   "%lx_load_33 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 33), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1848 'load' 'lx_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 429 <SV = 23> <Delay = 1.23>
ST_429 : Operation 1849 [1/2] (1.23ns)   --->   "%lx_load_32 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 32), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1849 'load' 'lx_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_429 : Operation 1850 [1/2] (1.23ns)   --->   "%lx_load_33 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 33), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1850 'load' 'lx_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_429 : Operation 1851 [2/2] (1.23ns)   --->   "%lx_load_34 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 34), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1851 'load' 'lx_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_429 : Operation 1852 [2/2] (1.23ns)   --->   "%lx_load_35 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 35), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1852 'load' 'lx_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 430 <SV = 24> <Delay = 1.23>
ST_430 : Operation 1853 [1/2] (1.23ns)   --->   "%lx_load_34 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 34), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1853 'load' 'lx_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_430 : Operation 1854 [1/2] (1.23ns)   --->   "%lx_load_35 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 35), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1854 'load' 'lx_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_430 : Operation 1855 [2/2] (1.23ns)   --->   "%lx_load_36 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 36), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1855 'load' 'lx_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_430 : Operation 1856 [2/2] (1.23ns)   --->   "%lx_load_37 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 37), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1856 'load' 'lx_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 431 <SV = 25> <Delay = 1.23>
ST_431 : Operation 1857 [1/2] (1.23ns)   --->   "%lx_load_36 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 36), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1857 'load' 'lx_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_431 : Operation 1858 [1/2] (1.23ns)   --->   "%lx_load_37 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 37), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1858 'load' 'lx_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_431 : Operation 1859 [2/2] (1.23ns)   --->   "%lx_load_38 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 38), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1859 'load' 'lx_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_431 : Operation 1860 [2/2] (1.23ns)   --->   "%lx_load_39 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 39), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1860 'load' 'lx_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 432 <SV = 26> <Delay = 1.23>
ST_432 : Operation 1861 [1/2] (1.23ns)   --->   "%lx_load_38 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 38), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1861 'load' 'lx_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_432 : Operation 1862 [1/2] (1.23ns)   --->   "%lx_load_39 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 39), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1862 'load' 'lx_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_432 : Operation 1863 [2/2] (1.23ns)   --->   "%lx_load_40 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 40), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1863 'load' 'lx_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_432 : Operation 1864 [2/2] (1.23ns)   --->   "%lx_load_41 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 41), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1864 'load' 'lx_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 433 <SV = 27> <Delay = 1.23>
ST_433 : Operation 1865 [1/2] (1.23ns)   --->   "%lx_load_40 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 40), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1865 'load' 'lx_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_433 : Operation 1866 [1/2] (1.23ns)   --->   "%lx_load_41 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 41), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1866 'load' 'lx_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_433 : Operation 1867 [2/2] (1.23ns)   --->   "%lx_load_42 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 42), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1867 'load' 'lx_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_433 : Operation 1868 [2/2] (1.23ns)   --->   "%lx_load_43 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 43), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1868 'load' 'lx_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 434 <SV = 28> <Delay = 1.23>
ST_434 : Operation 1869 [1/2] (1.23ns)   --->   "%lx_load_42 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 42), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1869 'load' 'lx_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_434 : Operation 1870 [1/2] (1.23ns)   --->   "%lx_load_43 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 43), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1870 'load' 'lx_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_434 : Operation 1871 [2/2] (1.23ns)   --->   "%lx_load_44 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 44), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1871 'load' 'lx_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_434 : Operation 1872 [2/2] (1.23ns)   --->   "%lx_load_45 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 45), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1872 'load' 'lx_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 435 <SV = 29> <Delay = 1.23>
ST_435 : Operation 1873 [1/2] (1.23ns)   --->   "%lx_load_44 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 44), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1873 'load' 'lx_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_435 : Operation 1874 [1/2] (1.23ns)   --->   "%lx_load_45 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 45), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1874 'load' 'lx_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_435 : Operation 1875 [2/2] (1.23ns)   --->   "%lx_load_46 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 46), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1875 'load' 'lx_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_435 : Operation 1876 [2/2] (1.23ns)   --->   "%lx_load_47 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 47), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1876 'load' 'lx_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 436 <SV = 30> <Delay = 1.23>
ST_436 : Operation 1877 [1/2] (1.23ns)   --->   "%lx_load_46 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 46), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1877 'load' 'lx_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_436 : Operation 1878 [1/2] (1.23ns)   --->   "%lx_load_47 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 47), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1878 'load' 'lx_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_436 : Operation 1879 [2/2] (1.23ns)   --->   "%lx_load_48 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 48), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1879 'load' 'lx_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_436 : Operation 1880 [2/2] (1.23ns)   --->   "%lx_load_49 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 49), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1880 'load' 'lx_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 437 <SV = 31> <Delay = 1.23>
ST_437 : Operation 1881 [1/2] (1.23ns)   --->   "%lx_load_48 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 48), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1881 'load' 'lx_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_437 : Operation 1882 [1/2] (1.23ns)   --->   "%lx_load_49 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 49), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1882 'load' 'lx_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_437 : Operation 1883 [2/2] (1.23ns)   --->   "%lx_load_50 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 50), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1883 'load' 'lx_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_437 : Operation 1884 [2/2] (1.23ns)   --->   "%lx_load_51 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 51), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1884 'load' 'lx_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 438 <SV = 32> <Delay = 1.23>
ST_438 : Operation 1885 [1/2] (1.23ns)   --->   "%lx_load_50 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 50), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1885 'load' 'lx_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_438 : Operation 1886 [1/2] (1.23ns)   --->   "%lx_load_51 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 51), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1886 'load' 'lx_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_438 : Operation 1887 [2/2] (1.23ns)   --->   "%lx_load_52 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 52), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1887 'load' 'lx_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_438 : Operation 1888 [2/2] (1.23ns)   --->   "%lx_load_53 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 53), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1888 'load' 'lx_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 439 <SV = 33> <Delay = 1.23>
ST_439 : Operation 1889 [1/2] (1.23ns)   --->   "%lx_load_52 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 52), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1889 'load' 'lx_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_439 : Operation 1890 [1/2] (1.23ns)   --->   "%lx_load_53 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 53), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1890 'load' 'lx_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_439 : Operation 1891 [2/2] (1.23ns)   --->   "%lx_load_54 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 54), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1891 'load' 'lx_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_439 : Operation 1892 [2/2] (1.23ns)   --->   "%lx_load_55 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 55), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1892 'load' 'lx_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 440 <SV = 34> <Delay = 1.23>
ST_440 : Operation 1893 [1/2] (1.23ns)   --->   "%lx_load_54 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 54), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1893 'load' 'lx_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_440 : Operation 1894 [1/2] (1.23ns)   --->   "%lx_load_55 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 55), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1894 'load' 'lx_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_440 : Operation 1895 [2/2] (1.23ns)   --->   "%lx_load_56 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 56), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1895 'load' 'lx_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_440 : Operation 1896 [2/2] (1.23ns)   --->   "%lx_load_57 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 57), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1896 'load' 'lx_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 441 <SV = 35> <Delay = 1.23>
ST_441 : Operation 1897 [1/2] (1.23ns)   --->   "%lx_load_56 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 56), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1897 'load' 'lx_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_441 : Operation 1898 [1/2] (1.23ns)   --->   "%lx_load_57 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 57), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1898 'load' 'lx_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_441 : Operation 1899 [2/2] (1.23ns)   --->   "%lx_load_58 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 58), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1899 'load' 'lx_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_441 : Operation 1900 [2/2] (1.23ns)   --->   "%lx_load_59 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 59), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1900 'load' 'lx_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 442 <SV = 36> <Delay = 1.23>
ST_442 : Operation 1901 [1/2] (1.23ns)   --->   "%lx_load_58 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 58), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1901 'load' 'lx_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_442 : Operation 1902 [1/2] (1.23ns)   --->   "%lx_load_59 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 59), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1902 'load' 'lx_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_442 : Operation 1903 [2/2] (1.23ns)   --->   "%lx_load_60 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 60), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1903 'load' 'lx_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_442 : Operation 1904 [2/2] (1.23ns)   --->   "%lx_load_61 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 61), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1904 'load' 'lx_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 443 <SV = 37> <Delay = 1.23>
ST_443 : Operation 1905 [1/2] (1.23ns)   --->   "%lx_load_60 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 60), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1905 'load' 'lx_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_443 : Operation 1906 [1/2] (1.23ns)   --->   "%lx_load_61 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 61), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1906 'load' 'lx_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_443 : Operation 1907 [2/2] (1.23ns)   --->   "%lx_load_62 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 62), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1907 'load' 'lx_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_443 : Operation 1908 [2/2] (1.23ns)   --->   "%lx_load_63 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 63), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1908 'load' 'lx_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 444 <SV = 38> <Delay = 1.23>
ST_444 : Operation 1909 [1/2] (1.23ns)   --->   "%lx_load_62 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 62), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1909 'load' 'lx_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_444 : Operation 1910 [1/2] (1.23ns)   --->   "%lx_load_63 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 63), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1910 'load' 'lx_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_444 : Operation 1911 [2/2] (1.23ns)   --->   "%lx_load_64 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 64), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1911 'load' 'lx_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_444 : Operation 1912 [2/2] (1.23ns)   --->   "%lx_load_65 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 65), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1912 'load' 'lx_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 445 <SV = 39> <Delay = 1.23>
ST_445 : Operation 1913 [1/2] (1.23ns)   --->   "%lx_load_64 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 64), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1913 'load' 'lx_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_445 : Operation 1914 [1/2] (1.23ns)   --->   "%lx_load_65 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 65), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1914 'load' 'lx_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_445 : Operation 1915 [2/2] (1.23ns)   --->   "%lx_load_66 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 66), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1915 'load' 'lx_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_445 : Operation 1916 [2/2] (1.23ns)   --->   "%lx_load_67 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 67), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1916 'load' 'lx_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 446 <SV = 40> <Delay = 1.23>
ST_446 : Operation 1917 [1/2] (1.23ns)   --->   "%lx_load_66 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 66), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1917 'load' 'lx_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_446 : Operation 1918 [1/2] (1.23ns)   --->   "%lx_load_67 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 67), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1918 'load' 'lx_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_446 : Operation 1919 [2/2] (1.23ns)   --->   "%lx_load_68 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 68), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1919 'load' 'lx_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_446 : Operation 1920 [2/2] (1.23ns)   --->   "%lx_load_69 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 69), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1920 'load' 'lx_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 447 <SV = 41> <Delay = 1.23>
ST_447 : Operation 1921 [1/2] (1.23ns)   --->   "%lx_load_68 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 68), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1921 'load' 'lx_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_447 : Operation 1922 [1/2] (1.23ns)   --->   "%lx_load_69 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 69), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1922 'load' 'lx_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_447 : Operation 1923 [2/2] (1.23ns)   --->   "%lx_load_70 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 70), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1923 'load' 'lx_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_447 : Operation 1924 [2/2] (1.23ns)   --->   "%lx_load_71 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 71), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1924 'load' 'lx_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 448 <SV = 42> <Delay = 1.23>
ST_448 : Operation 1925 [1/2] (1.23ns)   --->   "%lx_load_70 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 70), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1925 'load' 'lx_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_448 : Operation 1926 [1/2] (1.23ns)   --->   "%lx_load_71 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 71), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1926 'load' 'lx_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_448 : Operation 1927 [2/2] (1.23ns)   --->   "%lx_load_72 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 72), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1927 'load' 'lx_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_448 : Operation 1928 [2/2] (1.23ns)   --->   "%lx_load_73 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 73), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1928 'load' 'lx_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 449 <SV = 43> <Delay = 1.23>
ST_449 : Operation 1929 [1/2] (1.23ns)   --->   "%lx_load_72 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 72), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1929 'load' 'lx_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_449 : Operation 1930 [1/2] (1.23ns)   --->   "%lx_load_73 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 73), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1930 'load' 'lx_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_449 : Operation 1931 [2/2] (1.23ns)   --->   "%lx_load_74 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 74), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1931 'load' 'lx_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_449 : Operation 1932 [2/2] (1.23ns)   --->   "%lx_load_75 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 75), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1932 'load' 'lx_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 450 <SV = 44> <Delay = 1.23>
ST_450 : Operation 1933 [1/2] (1.23ns)   --->   "%lx_load_74 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 74), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1933 'load' 'lx_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_450 : Operation 1934 [1/2] (1.23ns)   --->   "%lx_load_75 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 75), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1934 'load' 'lx_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_450 : Operation 1935 [2/2] (1.23ns)   --->   "%lx_load_76 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 76), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1935 'load' 'lx_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_450 : Operation 1936 [2/2] (1.23ns)   --->   "%lx_load_77 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 77), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1936 'load' 'lx_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 451 <SV = 45> <Delay = 1.23>
ST_451 : Operation 1937 [1/2] (1.23ns)   --->   "%lx_load_76 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 76), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1937 'load' 'lx_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_451 : Operation 1938 [1/2] (1.23ns)   --->   "%lx_load_77 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 77), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1938 'load' 'lx_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_451 : Operation 1939 [2/2] (1.23ns)   --->   "%lx_load_78 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 78), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1939 'load' 'lx_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_451 : Operation 1940 [2/2] (1.23ns)   --->   "%lx_load_79 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 79), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1940 'load' 'lx_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 452 <SV = 46> <Delay = 1.23>
ST_452 : Operation 1941 [1/2] (1.23ns)   --->   "%lx_load_78 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 78), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1941 'load' 'lx_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_452 : Operation 1942 [1/2] (1.23ns)   --->   "%lx_load_79 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 79), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1942 'load' 'lx_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_452 : Operation 1943 [2/2] (1.23ns)   --->   "%lx_load_80 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 80), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1943 'load' 'lx_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_452 : Operation 1944 [2/2] (1.23ns)   --->   "%lx_load_81 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 81), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1944 'load' 'lx_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 453 <SV = 47> <Delay = 1.23>
ST_453 : Operation 1945 [1/2] (1.23ns)   --->   "%lx_load_80 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 80), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1945 'load' 'lx_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_453 : Operation 1946 [1/2] (1.23ns)   --->   "%lx_load_81 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 81), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1946 'load' 'lx_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_453 : Operation 1947 [2/2] (1.23ns)   --->   "%lx_load_82 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 82), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1947 'load' 'lx_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_453 : Operation 1948 [2/2] (1.23ns)   --->   "%lx_load_83 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 83), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1948 'load' 'lx_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 454 <SV = 48> <Delay = 1.23>
ST_454 : Operation 1949 [1/2] (1.23ns)   --->   "%lx_load_82 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 82), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1949 'load' 'lx_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_454 : Operation 1950 [1/2] (1.23ns)   --->   "%lx_load_83 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 83), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1950 'load' 'lx_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_454 : Operation 1951 [2/2] (1.23ns)   --->   "%lx_load_84 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 84), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1951 'load' 'lx_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_454 : Operation 1952 [2/2] (1.23ns)   --->   "%lx_load_85 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 85), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1952 'load' 'lx_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 455 <SV = 49> <Delay = 1.23>
ST_455 : Operation 1953 [1/2] (1.23ns)   --->   "%lx_load_84 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 84), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1953 'load' 'lx_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_455 : Operation 1954 [1/2] (1.23ns)   --->   "%lx_load_85 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 85), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1954 'load' 'lx_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_455 : Operation 1955 [2/2] (1.23ns)   --->   "%lx_load_86 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 86), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1955 'load' 'lx_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_455 : Operation 1956 [2/2] (1.23ns)   --->   "%lx_load_87 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 87), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1956 'load' 'lx_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 456 <SV = 50> <Delay = 1.23>
ST_456 : Operation 1957 [1/2] (1.23ns)   --->   "%lx_load_86 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 86), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1957 'load' 'lx_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_456 : Operation 1958 [1/2] (1.23ns)   --->   "%lx_load_87 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 87), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1958 'load' 'lx_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_456 : Operation 1959 [2/2] (1.23ns)   --->   "%lx_load_88 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 88), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1959 'load' 'lx_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_456 : Operation 1960 [2/2] (1.23ns)   --->   "%lx_load_89 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 89), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1960 'load' 'lx_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 457 <SV = 51> <Delay = 1.23>
ST_457 : Operation 1961 [1/2] (1.23ns)   --->   "%lx_load_88 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 88), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1961 'load' 'lx_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_457 : Operation 1962 [1/2] (1.23ns)   --->   "%lx_load_89 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 89), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1962 'load' 'lx_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_457 : Operation 1963 [2/2] (1.23ns)   --->   "%lx_load_90 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 90), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1963 'load' 'lx_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_457 : Operation 1964 [2/2] (1.23ns)   --->   "%lx_load_91 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 91), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1964 'load' 'lx_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 458 <SV = 52> <Delay = 1.23>
ST_458 : Operation 1965 [1/2] (1.23ns)   --->   "%lx_load_90 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 90), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1965 'load' 'lx_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_458 : Operation 1966 [1/2] (1.23ns)   --->   "%lx_load_91 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 91), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1966 'load' 'lx_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_458 : Operation 1967 [2/2] (1.23ns)   --->   "%lx_load_92 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 92), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1967 'load' 'lx_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_458 : Operation 1968 [2/2] (1.23ns)   --->   "%lx_load_93 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 93), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1968 'load' 'lx_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 459 <SV = 53> <Delay = 1.23>
ST_459 : Operation 1969 [1/2] (1.23ns)   --->   "%lx_load_92 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 92), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1969 'load' 'lx_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_459 : Operation 1970 [1/2] (1.23ns)   --->   "%lx_load_93 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 93), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1970 'load' 'lx_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_459 : Operation 1971 [2/2] (1.23ns)   --->   "%lx_load_94 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 94), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1971 'load' 'lx_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_459 : Operation 1972 [2/2] (1.23ns)   --->   "%lx_load_95 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 95), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1972 'load' 'lx_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 460 <SV = 54> <Delay = 1.23>
ST_460 : Operation 1973 [1/2] (1.23ns)   --->   "%lx_load_94 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 94), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1973 'load' 'lx_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_460 : Operation 1974 [1/2] (1.23ns)   --->   "%lx_load_95 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 95), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1974 'load' 'lx_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_460 : Operation 1975 [2/2] (1.23ns)   --->   "%lx_load_96 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 96), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1975 'load' 'lx_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_460 : Operation 1976 [2/2] (1.23ns)   --->   "%lx_load_97 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 97), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1976 'load' 'lx_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 461 <SV = 55> <Delay = 1.23>
ST_461 : Operation 1977 [1/2] (1.23ns)   --->   "%lx_load_96 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 96), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1977 'load' 'lx_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_461 : Operation 1978 [1/2] (1.23ns)   --->   "%lx_load_97 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 97), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1978 'load' 'lx_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_461 : Operation 1979 [2/2] (1.23ns)   --->   "%lx_load_98 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 98), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1979 'load' 'lx_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_461 : Operation 1980 [2/2] (1.23ns)   --->   "%lx_load_99 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 99), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1980 'load' 'lx_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 462 <SV = 56> <Delay = 1.23>
ST_462 : Operation 1981 [1/2] (1.23ns)   --->   "%lx_load_98 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 98), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1981 'load' 'lx_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_462 : Operation 1982 [1/2] (1.23ns)   --->   "%lx_load_99 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 99), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1982 'load' 'lx_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_462 : Operation 1983 [2/2] (1.23ns)   --->   "%lx_load_100 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 100), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1983 'load' 'lx_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_462 : Operation 1984 [2/2] (1.23ns)   --->   "%lx_load_101 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 101), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1984 'load' 'lx_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 463 <SV = 57> <Delay = 1.23>
ST_463 : Operation 1985 [1/2] (1.23ns)   --->   "%lx_load_100 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 100), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1985 'load' 'lx_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_463 : Operation 1986 [1/2] (1.23ns)   --->   "%lx_load_101 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 101), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1986 'load' 'lx_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_463 : Operation 1987 [2/2] (1.23ns)   --->   "%lx_load_102 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 102), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1987 'load' 'lx_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_463 : Operation 1988 [2/2] (1.23ns)   --->   "%lx_load_103 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 103), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1988 'load' 'lx_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 464 <SV = 58> <Delay = 1.23>
ST_464 : Operation 1989 [1/2] (1.23ns)   --->   "%lx_load_102 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 102), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1989 'load' 'lx_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_464 : Operation 1990 [1/2] (1.23ns)   --->   "%lx_load_103 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 103), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1990 'load' 'lx_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_464 : Operation 1991 [2/2] (1.23ns)   --->   "%lx_load_104 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 104), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1991 'load' 'lx_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_464 : Operation 1992 [2/2] (1.23ns)   --->   "%lx_load_105 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 105), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1992 'load' 'lx_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 465 <SV = 59> <Delay = 1.23>
ST_465 : Operation 1993 [1/2] (1.23ns)   --->   "%lx_load_104 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 104), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1993 'load' 'lx_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_465 : Operation 1994 [1/2] (1.23ns)   --->   "%lx_load_105 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 105), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1994 'load' 'lx_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_465 : Operation 1995 [2/2] (1.23ns)   --->   "%lx_load_106 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 106), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1995 'load' 'lx_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_465 : Operation 1996 [2/2] (1.23ns)   --->   "%lx_load_107 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 107), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1996 'load' 'lx_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 466 <SV = 60> <Delay = 1.23>
ST_466 : Operation 1997 [1/2] (1.23ns)   --->   "%lx_load_106 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 106), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1997 'load' 'lx_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_466 : Operation 1998 [1/2] (1.23ns)   --->   "%lx_load_107 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 107), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1998 'load' 'lx_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_466 : Operation 1999 [2/2] (1.23ns)   --->   "%lx_load_108 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 108), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 1999 'load' 'lx_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_466 : Operation 2000 [2/2] (1.23ns)   --->   "%lx_load_109 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 109), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2000 'load' 'lx_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 467 <SV = 61> <Delay = 1.23>
ST_467 : Operation 2001 [1/2] (1.23ns)   --->   "%lx_load_108 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 108), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2001 'load' 'lx_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_467 : Operation 2002 [1/2] (1.23ns)   --->   "%lx_load_109 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 109), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2002 'load' 'lx_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_467 : Operation 2003 [2/2] (1.23ns)   --->   "%lx_load_110 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 110), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2003 'load' 'lx_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_467 : Operation 2004 [2/2] (1.23ns)   --->   "%lx_load_111 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 111), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2004 'load' 'lx_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 468 <SV = 62> <Delay = 1.23>
ST_468 : Operation 2005 [1/2] (1.23ns)   --->   "%lx_load_110 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 110), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2005 'load' 'lx_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_468 : Operation 2006 [1/2] (1.23ns)   --->   "%lx_load_111 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 111), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2006 'load' 'lx_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_468 : Operation 2007 [2/2] (1.23ns)   --->   "%lx_load_112 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 112), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2007 'load' 'lx_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_468 : Operation 2008 [2/2] (1.23ns)   --->   "%lx_load_113 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 113), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2008 'load' 'lx_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 469 <SV = 63> <Delay = 1.23>
ST_469 : Operation 2009 [1/2] (1.23ns)   --->   "%lx_load_112 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 112), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2009 'load' 'lx_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_469 : Operation 2010 [1/2] (1.23ns)   --->   "%lx_load_113 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 113), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2010 'load' 'lx_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_469 : Operation 2011 [2/2] (1.23ns)   --->   "%lx_load_114 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 114), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2011 'load' 'lx_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_469 : Operation 2012 [2/2] (1.23ns)   --->   "%lx_load_115 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 115), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2012 'load' 'lx_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 470 <SV = 64> <Delay = 1.23>
ST_470 : Operation 2013 [1/2] (1.23ns)   --->   "%lx_load_114 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 114), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2013 'load' 'lx_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_470 : Operation 2014 [1/2] (1.23ns)   --->   "%lx_load_115 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 115), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2014 'load' 'lx_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_470 : Operation 2015 [2/2] (1.23ns)   --->   "%lx_load_116 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 116), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2015 'load' 'lx_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_470 : Operation 2016 [2/2] (1.23ns)   --->   "%lx_load_117 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 117), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2016 'load' 'lx_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 471 <SV = 65> <Delay = 1.23>
ST_471 : Operation 2017 [1/2] (1.23ns)   --->   "%lx_load_116 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 116), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2017 'load' 'lx_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_471 : Operation 2018 [1/2] (1.23ns)   --->   "%lx_load_117 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 117), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2018 'load' 'lx_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_471 : Operation 2019 [2/2] (1.23ns)   --->   "%lx_load_118 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 118), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2019 'load' 'lx_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_471 : Operation 2020 [2/2] (1.23ns)   --->   "%lx_load_119 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 119), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2020 'load' 'lx_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 472 <SV = 66> <Delay = 1.23>
ST_472 : Operation 2021 [1/2] (1.23ns)   --->   "%lx_load_118 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 118), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2021 'load' 'lx_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_472 : Operation 2022 [1/2] (1.23ns)   --->   "%lx_load_119 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 119), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2022 'load' 'lx_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_472 : Operation 2023 [2/2] (1.23ns)   --->   "%lx_load_120 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 120), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2023 'load' 'lx_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_472 : Operation 2024 [2/2] (1.23ns)   --->   "%lx_load_121 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 121), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2024 'load' 'lx_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 473 <SV = 67> <Delay = 1.23>
ST_473 : Operation 2025 [1/2] (1.23ns)   --->   "%lx_load_120 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 120), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2025 'load' 'lx_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_473 : Operation 2026 [1/2] (1.23ns)   --->   "%lx_load_121 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 121), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2026 'load' 'lx_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_473 : Operation 2027 [2/2] (1.23ns)   --->   "%lx_load_122 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 122), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2027 'load' 'lx_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_473 : Operation 2028 [2/2] (1.23ns)   --->   "%lx_load_123 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 123), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2028 'load' 'lx_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 474 <SV = 68> <Delay = 1.23>
ST_474 : Operation 2029 [1/2] (1.23ns)   --->   "%lx_load_122 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 122), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2029 'load' 'lx_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_474 : Operation 2030 [1/2] (1.23ns)   --->   "%lx_load_123 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 123), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2030 'load' 'lx_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_474 : Operation 2031 [2/2] (1.23ns)   --->   "%lx_load_124 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 124), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2031 'load' 'lx_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_474 : Operation 2032 [2/2] (1.23ns)   --->   "%lx_load_125 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 125), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2032 'load' 'lx_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 475 <SV = 69> <Delay = 1.23>
ST_475 : Operation 2033 [1/2] (1.23ns)   --->   "%lx_load_124 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 124), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2033 'load' 'lx_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_475 : Operation 2034 [1/2] (1.23ns)   --->   "%lx_load_125 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 125), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2034 'load' 'lx_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_475 : Operation 2035 [2/2] (1.23ns)   --->   "%lx_load_126 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 126), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2035 'load' 'lx_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_475 : Operation 2036 [2/2] (1.23ns)   --->   "%lx_load_127 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 127), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2036 'load' 'lx_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 476 <SV = 70> <Delay = 1.23>
ST_476 : Operation 2037 [1/2] (1.23ns)   --->   "%lx_load_126 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 126), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2037 'load' 'lx_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_476 : Operation 2038 [1/2] (1.23ns)   --->   "%lx_load_127 = load float* getelementptr inbounds ([128 x float]* @lx, i64 0, i64 127), align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2038 'load' 'lx_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_476 : Operation 2039 [1/1] (0.65ns)   --->   "br label %4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:25]   --->   Operation 2039 'br' <Predicate = true> <Delay = 0.65>

State 477 <SV = 71> <Delay = 1.23>
ST_477 : Operation 2040 [1/1] (0.00ns)   --->   "%i3_0_reg2mem61_0_i_i = phi i8 [ 0, %3 ], [ %p_reg2mem19_0_i_i, %5 ]" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:25]   --->   Operation 2040 'phi' 'i3_0_reg2mem61_0_i_i' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 2041 [1/1] (0.84ns)   --->   "%exitcond5 = icmp eq i8 %i3_0_reg2mem61_0_i_i, -128" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:25]   --->   Operation 2041 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 2042 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 2042 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 2043 [1/1] (0.76ns)   --->   "%p_reg2mem19_0_i_i = add i8 %i3_0_reg2mem61_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:25]   --->   Operation 2043 'add' 'p_reg2mem19_0_i_i' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 2044 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %6, label %5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:25]   --->   Operation 2044 'br' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i8 %i3_0_reg2mem61_0_i_i to i7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:25]   --->   Operation 2045 'trunc' 'tmp_34' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_477 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp_18 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp_34, i7 0)" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2046 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_477 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp_24 = zext i14 %tmp_18 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2047 'zext' 'tmp_24' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_477 : Operation 2048 [1/1] (0.00ns)   --->   "%lA_addr_1 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2048 'getelementptr' 'lA_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_477 : Operation 2049 [2/2] (1.23ns)   --->   "%lA_load = load float* %lA_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2049 'load' 'lA_load' <Predicate = (!exitcond5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_477 : Operation 2050 [1/1] (0.00ns)   --->   "%lB_addr_1 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2050 'getelementptr' 'lB_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_477 : Operation 2051 [2/2] (1.23ns)   --->   "%lB_load = load float* %lB_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2051 'load' 'lB_load' <Predicate = (!exitcond5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_477 : Operation 2052 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 2052 'write' <Predicate = (exitcond5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_477 : Operation 2053 [1/1] (0.65ns)   --->   "br label %7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 2053 'br' <Predicate = (exitcond5)> <Delay = 0.65>

State 478 <SV = 72> <Delay = 1.23>
ST_478 : Operation 2054 [1/2] (1.23ns)   --->   "%lA_load = load float* %lA_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2054 'load' 'lA_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_478 : Operation 2055 [1/2] (1.23ns)   --->   "%lB_load = load float* %lB_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2055 'load' 'lB_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 479 <SV = 73> <Delay = 7.01>
ST_479 : Operation 2056 [3/3] (7.01ns)   --->   "%tmp_25 = fmul float %lA_load, %lx_load" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2056 'fmul' 'tmp_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 2057 [3/3] (7.01ns)   --->   "%tmp_27 = fmul float %lB_load, %lx_load" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2057 'fmul' 'tmp_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 74> <Delay = 7.01>
ST_480 : Operation 2058 [2/3] (7.01ns)   --->   "%tmp_25 = fmul float %lA_load, %lx_load" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2058 'fmul' 'tmp_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 2059 [2/3] (7.01ns)   --->   "%tmp_27 = fmul float %lB_load, %lx_load" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2059 'fmul' 'tmp_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 75> <Delay = 7.01>
ST_481 : Operation 2060 [1/3] (7.01ns)   --->   "%tmp_25 = fmul float %lA_load, %lx_load" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2060 'fmul' 'tmp_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 2061 [1/3] (7.01ns)   --->   "%tmp_27 = fmul float %lB_load, %lx_load" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2061 'fmul' 'tmp_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_24_s = or i14 %tmp_18, 1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2062 'or' 'tmp_24_s' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 2063 [1/1] (0.00ns)   --->   "%tmp_25_1 = zext i14 %tmp_24_s to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2063 'zext' 'tmp_25_1' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 2064 [1/1] (0.00ns)   --->   "%lA_addr_2 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2064 'getelementptr' 'lA_addr_2' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 2065 [2/2] (1.23ns)   --->   "%lA_load_1 = load float* %lA_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2065 'load' 'lA_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_481 : Operation 2066 [1/1] (0.00ns)   --->   "%lB_addr_2 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2066 'getelementptr' 'lB_addr_2' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 2067 [2/2] (1.23ns)   --->   "%lB_load_1 = load float* %lB_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2067 'load' 'lB_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 482 <SV = 76> <Delay = 6.43>
ST_482 : Operation 2068 [4/4] (6.43ns)   --->   "%tmp_26 = fadd float %tmp_25, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2068 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 2069 [4/4] (6.43ns)   --->   "%tmp_28 = fadd float %tmp_27, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2069 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 2070 [1/2] (1.23ns)   --->   "%lA_load_1 = load float* %lA_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2070 'load' 'lA_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_482 : Operation 2071 [1/2] (1.23ns)   --->   "%lB_load_1 = load float* %lB_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2071 'load' 'lB_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 483 <SV = 77> <Delay = 7.01>
ST_483 : Operation 2072 [3/4] (6.43ns)   --->   "%tmp_26 = fadd float %tmp_25, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2072 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 2073 [3/4] (6.43ns)   --->   "%tmp_28 = fadd float %tmp_27, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2073 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 2074 [3/3] (7.01ns)   --->   "%tmp_27_1 = fmul float %lA_load_1, %lx_load_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2074 'fmul' 'tmp_27_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 2075 [3/3] (7.01ns)   --->   "%tmp_29_1 = fmul float %lB_load_1, %lx_load_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2075 'fmul' 'tmp_29_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 78> <Delay = 7.01>
ST_484 : Operation 2076 [2/4] (6.43ns)   --->   "%tmp_26 = fadd float %tmp_25, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2076 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 2077 [2/4] (6.43ns)   --->   "%tmp_28 = fadd float %tmp_27, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2077 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 2078 [2/3] (7.01ns)   --->   "%tmp_27_1 = fmul float %lA_load_1, %lx_load_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2078 'fmul' 'tmp_27_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 2079 [2/3] (7.01ns)   --->   "%tmp_29_1 = fmul float %lB_load_1, %lx_load_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2079 'fmul' 'tmp_29_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 79> <Delay = 7.01>
ST_485 : Operation 2080 [1/4] (6.43ns)   --->   "%tmp_26 = fadd float %tmp_25, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2080 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2081 [1/4] (6.43ns)   --->   "%tmp_28 = fadd float %tmp_27, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2081 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2082 [1/3] (7.01ns)   --->   "%tmp_27_1 = fmul float %lA_load_1, %lx_load_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2082 'fmul' 'tmp_27_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2083 [1/3] (7.01ns)   --->   "%tmp_29_1 = fmul float %lB_load_1, %lx_load_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2083 'fmul' 'tmp_29_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_24_1 = or i14 %tmp_18, 2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2084 'or' 'tmp_24_1' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 2085 [1/1] (0.00ns)   --->   "%tmp_25_2 = zext i14 %tmp_24_1 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2085 'zext' 'tmp_25_2' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 2086 [1/1] (0.00ns)   --->   "%lA_addr_3 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2086 'getelementptr' 'lA_addr_3' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 2087 [2/2] (1.23ns)   --->   "%lA_load_2 = load float* %lA_addr_3, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2087 'load' 'lA_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_485 : Operation 2088 [1/1] (0.00ns)   --->   "%lB_addr_3 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2088 'getelementptr' 'lB_addr_3' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 2089 [2/2] (1.23ns)   --->   "%lB_load_2 = load float* %lB_addr_3, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2089 'load' 'lB_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 486 <SV = 80> <Delay = 6.43>
ST_486 : Operation 2090 [4/4] (6.43ns)   --->   "%tmp_28_1 = fadd float %tmp_27_1, %tmp_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2090 'fadd' 'tmp_28_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 2091 [4/4] (6.43ns)   --->   "%tmp_30_1 = fadd float %tmp_29_1, %tmp_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2091 'fadd' 'tmp_30_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 2092 [1/2] (1.23ns)   --->   "%lA_load_2 = load float* %lA_addr_3, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2092 'load' 'lA_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_486 : Operation 2093 [1/2] (1.23ns)   --->   "%lB_load_2 = load float* %lB_addr_3, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2093 'load' 'lB_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 487 <SV = 81> <Delay = 7.01>
ST_487 : Operation 2094 [3/4] (6.43ns)   --->   "%tmp_28_1 = fadd float %tmp_27_1, %tmp_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2094 'fadd' 'tmp_28_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_487 : Operation 2095 [3/4] (6.43ns)   --->   "%tmp_30_1 = fadd float %tmp_29_1, %tmp_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2095 'fadd' 'tmp_30_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_487 : Operation 2096 [3/3] (7.01ns)   --->   "%tmp_27_2 = fmul float %lA_load_2, %lx_load_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2096 'fmul' 'tmp_27_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_487 : Operation 2097 [3/3] (7.01ns)   --->   "%tmp_29_2 = fmul float %lB_load_2, %lx_load_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2097 'fmul' 'tmp_29_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 82> <Delay = 7.01>
ST_488 : Operation 2098 [2/4] (6.43ns)   --->   "%tmp_28_1 = fadd float %tmp_27_1, %tmp_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2098 'fadd' 'tmp_28_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 2099 [2/4] (6.43ns)   --->   "%tmp_30_1 = fadd float %tmp_29_1, %tmp_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2099 'fadd' 'tmp_30_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 2100 [2/3] (7.01ns)   --->   "%tmp_27_2 = fmul float %lA_load_2, %lx_load_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2100 'fmul' 'tmp_27_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 2101 [2/3] (7.01ns)   --->   "%tmp_29_2 = fmul float %lB_load_2, %lx_load_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2101 'fmul' 'tmp_29_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 83> <Delay = 7.01>
ST_489 : Operation 2102 [1/4] (6.43ns)   --->   "%tmp_28_1 = fadd float %tmp_27_1, %tmp_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2102 'fadd' 'tmp_28_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 2103 [1/4] (6.43ns)   --->   "%tmp_30_1 = fadd float %tmp_29_1, %tmp_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2103 'fadd' 'tmp_30_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 2104 [1/3] (7.01ns)   --->   "%tmp_27_2 = fmul float %lA_load_2, %lx_load_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2104 'fmul' 'tmp_27_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 2105 [1/3] (7.01ns)   --->   "%tmp_29_2 = fmul float %lB_load_2, %lx_load_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2105 'fmul' 'tmp_29_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_24_2 = or i14 %tmp_18, 3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2106 'or' 'tmp_24_2' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp_25_3 = zext i14 %tmp_24_2 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2107 'zext' 'tmp_25_3' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 2108 [1/1] (0.00ns)   --->   "%lA_addr_4 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2108 'getelementptr' 'lA_addr_4' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 2109 [2/2] (1.23ns)   --->   "%lA_load_3 = load float* %lA_addr_4, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2109 'load' 'lA_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_489 : Operation 2110 [1/1] (0.00ns)   --->   "%lB_addr_4 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2110 'getelementptr' 'lB_addr_4' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 2111 [2/2] (1.23ns)   --->   "%lB_load_3 = load float* %lB_addr_4, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2111 'load' 'lB_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 490 <SV = 84> <Delay = 6.43>
ST_490 : Operation 2112 [4/4] (6.43ns)   --->   "%tmp_28_2 = fadd float %tmp_27_2, %tmp_28_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2112 'fadd' 'tmp_28_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 2113 [4/4] (6.43ns)   --->   "%tmp_30_2 = fadd float %tmp_29_2, %tmp_30_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2113 'fadd' 'tmp_30_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 2114 [1/2] (1.23ns)   --->   "%lA_load_3 = load float* %lA_addr_4, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2114 'load' 'lA_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_490 : Operation 2115 [1/2] (1.23ns)   --->   "%lB_load_3 = load float* %lB_addr_4, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2115 'load' 'lB_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 491 <SV = 85> <Delay = 7.01>
ST_491 : Operation 2116 [3/4] (6.43ns)   --->   "%tmp_28_2 = fadd float %tmp_27_2, %tmp_28_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2116 'fadd' 'tmp_28_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 2117 [3/4] (6.43ns)   --->   "%tmp_30_2 = fadd float %tmp_29_2, %tmp_30_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2117 'fadd' 'tmp_30_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 2118 [3/3] (7.01ns)   --->   "%tmp_27_3 = fmul float %lA_load_3, %lx_load_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2118 'fmul' 'tmp_27_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 2119 [3/3] (7.01ns)   --->   "%tmp_29_3 = fmul float %lB_load_3, %lx_load_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2119 'fmul' 'tmp_29_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 86> <Delay = 7.01>
ST_492 : Operation 2120 [2/4] (6.43ns)   --->   "%tmp_28_2 = fadd float %tmp_27_2, %tmp_28_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2120 'fadd' 'tmp_28_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 2121 [2/4] (6.43ns)   --->   "%tmp_30_2 = fadd float %tmp_29_2, %tmp_30_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2121 'fadd' 'tmp_30_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 2122 [2/3] (7.01ns)   --->   "%tmp_27_3 = fmul float %lA_load_3, %lx_load_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2122 'fmul' 'tmp_27_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 2123 [2/3] (7.01ns)   --->   "%tmp_29_3 = fmul float %lB_load_3, %lx_load_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2123 'fmul' 'tmp_29_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 87> <Delay = 7.01>
ST_493 : Operation 2124 [1/4] (6.43ns)   --->   "%tmp_28_2 = fadd float %tmp_27_2, %tmp_28_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2124 'fadd' 'tmp_28_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 2125 [1/4] (6.43ns)   --->   "%tmp_30_2 = fadd float %tmp_29_2, %tmp_30_1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2125 'fadd' 'tmp_30_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 2126 [1/3] (7.01ns)   --->   "%tmp_27_3 = fmul float %lA_load_3, %lx_load_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2126 'fmul' 'tmp_27_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 2127 [1/3] (7.01ns)   --->   "%tmp_29_3 = fmul float %lB_load_3, %lx_load_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2127 'fmul' 'tmp_29_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 2128 [1/1] (0.00ns)   --->   "%tmp_24_3 = or i14 %tmp_18, 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2128 'or' 'tmp_24_3' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_25_4 = zext i14 %tmp_24_3 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2129 'zext' 'tmp_25_4' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 2130 [1/1] (0.00ns)   --->   "%lA_addr_5 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2130 'getelementptr' 'lA_addr_5' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 2131 [2/2] (1.23ns)   --->   "%lA_load_4 = load float* %lA_addr_5, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2131 'load' 'lA_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_493 : Operation 2132 [1/1] (0.00ns)   --->   "%lB_addr_5 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2132 'getelementptr' 'lB_addr_5' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 2133 [2/2] (1.23ns)   --->   "%lB_load_4 = load float* %lB_addr_5, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2133 'load' 'lB_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 494 <SV = 88> <Delay = 6.43>
ST_494 : Operation 2134 [4/4] (6.43ns)   --->   "%tmp_28_3 = fadd float %tmp_27_3, %tmp_28_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2134 'fadd' 'tmp_28_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 2135 [4/4] (6.43ns)   --->   "%tmp_30_3 = fadd float %tmp_29_3, %tmp_30_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2135 'fadd' 'tmp_30_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 2136 [1/2] (1.23ns)   --->   "%lA_load_4 = load float* %lA_addr_5, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2136 'load' 'lA_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_494 : Operation 2137 [1/2] (1.23ns)   --->   "%lB_load_4 = load float* %lB_addr_5, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2137 'load' 'lB_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 495 <SV = 89> <Delay = 7.01>
ST_495 : Operation 2138 [3/4] (6.43ns)   --->   "%tmp_28_3 = fadd float %tmp_27_3, %tmp_28_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2138 'fadd' 'tmp_28_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 2139 [3/4] (6.43ns)   --->   "%tmp_30_3 = fadd float %tmp_29_3, %tmp_30_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2139 'fadd' 'tmp_30_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 2140 [3/3] (7.01ns)   --->   "%tmp_27_4 = fmul float %lA_load_4, %lx_load_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2140 'fmul' 'tmp_27_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 2141 [3/3] (7.01ns)   --->   "%tmp_29_4 = fmul float %lB_load_4, %lx_load_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2141 'fmul' 'tmp_29_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 90> <Delay = 7.01>
ST_496 : Operation 2142 [2/4] (6.43ns)   --->   "%tmp_28_3 = fadd float %tmp_27_3, %tmp_28_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2142 'fadd' 'tmp_28_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 2143 [2/4] (6.43ns)   --->   "%tmp_30_3 = fadd float %tmp_29_3, %tmp_30_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2143 'fadd' 'tmp_30_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 2144 [2/3] (7.01ns)   --->   "%tmp_27_4 = fmul float %lA_load_4, %lx_load_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2144 'fmul' 'tmp_27_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 2145 [2/3] (7.01ns)   --->   "%tmp_29_4 = fmul float %lB_load_4, %lx_load_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2145 'fmul' 'tmp_29_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 91> <Delay = 7.01>
ST_497 : Operation 2146 [1/4] (6.43ns)   --->   "%tmp_28_3 = fadd float %tmp_27_3, %tmp_28_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2146 'fadd' 'tmp_28_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 2147 [1/4] (6.43ns)   --->   "%tmp_30_3 = fadd float %tmp_29_3, %tmp_30_2" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2147 'fadd' 'tmp_30_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 2148 [1/3] (7.01ns)   --->   "%tmp_27_4 = fmul float %lA_load_4, %lx_load_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2148 'fmul' 'tmp_27_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 2149 [1/3] (7.01ns)   --->   "%tmp_29_4 = fmul float %lB_load_4, %lx_load_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2149 'fmul' 'tmp_29_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_24_4 = or i14 %tmp_18, 5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2150 'or' 'tmp_24_4' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp_25_5 = zext i14 %tmp_24_4 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2151 'zext' 'tmp_25_5' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 2152 [1/1] (0.00ns)   --->   "%lA_addr_6 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2152 'getelementptr' 'lA_addr_6' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 2153 [2/2] (1.23ns)   --->   "%lA_load_5 = load float* %lA_addr_6, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2153 'load' 'lA_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_497 : Operation 2154 [1/1] (0.00ns)   --->   "%lB_addr_6 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2154 'getelementptr' 'lB_addr_6' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 2155 [2/2] (1.23ns)   --->   "%lB_load_5 = load float* %lB_addr_6, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2155 'load' 'lB_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 498 <SV = 92> <Delay = 6.43>
ST_498 : Operation 2156 [4/4] (6.43ns)   --->   "%tmp_28_4 = fadd float %tmp_27_4, %tmp_28_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2156 'fadd' 'tmp_28_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 2157 [4/4] (6.43ns)   --->   "%tmp_30_4 = fadd float %tmp_29_4, %tmp_30_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2157 'fadd' 'tmp_30_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 2158 [1/2] (1.23ns)   --->   "%lA_load_5 = load float* %lA_addr_6, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2158 'load' 'lA_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_498 : Operation 2159 [1/2] (1.23ns)   --->   "%lB_load_5 = load float* %lB_addr_6, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2159 'load' 'lB_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 499 <SV = 93> <Delay = 7.01>
ST_499 : Operation 2160 [3/4] (6.43ns)   --->   "%tmp_28_4 = fadd float %tmp_27_4, %tmp_28_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2160 'fadd' 'tmp_28_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 2161 [3/4] (6.43ns)   --->   "%tmp_30_4 = fadd float %tmp_29_4, %tmp_30_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2161 'fadd' 'tmp_30_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 2162 [3/3] (7.01ns)   --->   "%tmp_27_5 = fmul float %lA_load_5, %lx_load_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2162 'fmul' 'tmp_27_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 2163 [3/3] (7.01ns)   --->   "%tmp_29_5 = fmul float %lB_load_5, %lx_load_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2163 'fmul' 'tmp_29_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 94> <Delay = 7.01>
ST_500 : Operation 2164 [2/4] (6.43ns)   --->   "%tmp_28_4 = fadd float %tmp_27_4, %tmp_28_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2164 'fadd' 'tmp_28_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 2165 [2/4] (6.43ns)   --->   "%tmp_30_4 = fadd float %tmp_29_4, %tmp_30_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2165 'fadd' 'tmp_30_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 2166 [2/3] (7.01ns)   --->   "%tmp_27_5 = fmul float %lA_load_5, %lx_load_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2166 'fmul' 'tmp_27_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 2167 [2/3] (7.01ns)   --->   "%tmp_29_5 = fmul float %lB_load_5, %lx_load_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2167 'fmul' 'tmp_29_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 95> <Delay = 7.01>
ST_501 : Operation 2168 [1/4] (6.43ns)   --->   "%tmp_28_4 = fadd float %tmp_27_4, %tmp_28_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2168 'fadd' 'tmp_28_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 2169 [1/4] (6.43ns)   --->   "%tmp_30_4 = fadd float %tmp_29_4, %tmp_30_3" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2169 'fadd' 'tmp_30_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 2170 [1/3] (7.01ns)   --->   "%tmp_27_5 = fmul float %lA_load_5, %lx_load_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2170 'fmul' 'tmp_27_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 2171 [1/3] (7.01ns)   --->   "%tmp_29_5 = fmul float %lB_load_5, %lx_load_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2171 'fmul' 'tmp_29_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 2172 [1/1] (0.00ns)   --->   "%tmp_24_5 = or i14 %tmp_18, 6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2172 'or' 'tmp_24_5' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 2173 [1/1] (0.00ns)   --->   "%tmp_25_6 = zext i14 %tmp_24_5 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2173 'zext' 'tmp_25_6' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 2174 [1/1] (0.00ns)   --->   "%lA_addr_7 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2174 'getelementptr' 'lA_addr_7' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 2175 [2/2] (1.23ns)   --->   "%lA_load_6 = load float* %lA_addr_7, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2175 'load' 'lA_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_501 : Operation 2176 [1/1] (0.00ns)   --->   "%lB_addr_7 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2176 'getelementptr' 'lB_addr_7' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 2177 [2/2] (1.23ns)   --->   "%lB_load_6 = load float* %lB_addr_7, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2177 'load' 'lB_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 502 <SV = 96> <Delay = 6.43>
ST_502 : Operation 2178 [4/4] (6.43ns)   --->   "%tmp_28_5 = fadd float %tmp_27_5, %tmp_28_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2178 'fadd' 'tmp_28_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 2179 [4/4] (6.43ns)   --->   "%tmp_30_5 = fadd float %tmp_29_5, %tmp_30_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2179 'fadd' 'tmp_30_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 2180 [1/2] (1.23ns)   --->   "%lA_load_6 = load float* %lA_addr_7, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2180 'load' 'lA_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_502 : Operation 2181 [1/2] (1.23ns)   --->   "%lB_load_6 = load float* %lB_addr_7, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2181 'load' 'lB_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 503 <SV = 97> <Delay = 7.01>
ST_503 : Operation 2182 [3/4] (6.43ns)   --->   "%tmp_28_5 = fadd float %tmp_27_5, %tmp_28_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2182 'fadd' 'tmp_28_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 2183 [3/4] (6.43ns)   --->   "%tmp_30_5 = fadd float %tmp_29_5, %tmp_30_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2183 'fadd' 'tmp_30_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 2184 [3/3] (7.01ns)   --->   "%tmp_27_6 = fmul float %lA_load_6, %lx_load_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2184 'fmul' 'tmp_27_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 2185 [3/3] (7.01ns)   --->   "%tmp_29_6 = fmul float %lB_load_6, %lx_load_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2185 'fmul' 'tmp_29_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 98> <Delay = 7.01>
ST_504 : Operation 2186 [2/4] (6.43ns)   --->   "%tmp_28_5 = fadd float %tmp_27_5, %tmp_28_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2186 'fadd' 'tmp_28_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 2187 [2/4] (6.43ns)   --->   "%tmp_30_5 = fadd float %tmp_29_5, %tmp_30_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2187 'fadd' 'tmp_30_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 2188 [2/3] (7.01ns)   --->   "%tmp_27_6 = fmul float %lA_load_6, %lx_load_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2188 'fmul' 'tmp_27_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 2189 [2/3] (7.01ns)   --->   "%tmp_29_6 = fmul float %lB_load_6, %lx_load_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2189 'fmul' 'tmp_29_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 99> <Delay = 7.01>
ST_505 : Operation 2190 [1/4] (6.43ns)   --->   "%tmp_28_5 = fadd float %tmp_27_5, %tmp_28_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2190 'fadd' 'tmp_28_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2191 [1/4] (6.43ns)   --->   "%tmp_30_5 = fadd float %tmp_29_5, %tmp_30_4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2191 'fadd' 'tmp_30_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2192 [1/3] (7.01ns)   --->   "%tmp_27_6 = fmul float %lA_load_6, %lx_load_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2192 'fmul' 'tmp_27_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2193 [1/3] (7.01ns)   --->   "%tmp_29_6 = fmul float %lB_load_6, %lx_load_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2193 'fmul' 'tmp_29_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_24_6 = or i14 %tmp_18, 7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2194 'or' 'tmp_24_6' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_25_7 = zext i14 %tmp_24_6 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2195 'zext' 'tmp_25_7' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2196 [1/1] (0.00ns)   --->   "%lA_addr_8 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2196 'getelementptr' 'lA_addr_8' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2197 [2/2] (1.23ns)   --->   "%lA_load_7 = load float* %lA_addr_8, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2197 'load' 'lA_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_505 : Operation 2198 [1/1] (0.00ns)   --->   "%lB_addr_8 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2198 'getelementptr' 'lB_addr_8' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2199 [2/2] (1.23ns)   --->   "%lB_load_7 = load float* %lB_addr_8, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2199 'load' 'lB_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 506 <SV = 100> <Delay = 6.43>
ST_506 : Operation 2200 [4/4] (6.43ns)   --->   "%tmp_28_6 = fadd float %tmp_27_6, %tmp_28_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2200 'fadd' 'tmp_28_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 2201 [4/4] (6.43ns)   --->   "%tmp_30_6 = fadd float %tmp_29_6, %tmp_30_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2201 'fadd' 'tmp_30_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 2202 [1/2] (1.23ns)   --->   "%lA_load_7 = load float* %lA_addr_8, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2202 'load' 'lA_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_506 : Operation 2203 [1/2] (1.23ns)   --->   "%lB_load_7 = load float* %lB_addr_8, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2203 'load' 'lB_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 507 <SV = 101> <Delay = 7.01>
ST_507 : Operation 2204 [3/4] (6.43ns)   --->   "%tmp_28_6 = fadd float %tmp_27_6, %tmp_28_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2204 'fadd' 'tmp_28_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2205 [3/4] (6.43ns)   --->   "%tmp_30_6 = fadd float %tmp_29_6, %tmp_30_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2205 'fadd' 'tmp_30_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2206 [3/3] (7.01ns)   --->   "%tmp_27_7 = fmul float %lA_load_7, %lx_load_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2206 'fmul' 'tmp_27_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2207 [3/3] (7.01ns)   --->   "%tmp_29_7 = fmul float %lB_load_7, %lx_load_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2207 'fmul' 'tmp_29_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 102> <Delay = 7.01>
ST_508 : Operation 2208 [2/4] (6.43ns)   --->   "%tmp_28_6 = fadd float %tmp_27_6, %tmp_28_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2208 'fadd' 'tmp_28_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 2209 [2/4] (6.43ns)   --->   "%tmp_30_6 = fadd float %tmp_29_6, %tmp_30_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2209 'fadd' 'tmp_30_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 2210 [2/3] (7.01ns)   --->   "%tmp_27_7 = fmul float %lA_load_7, %lx_load_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2210 'fmul' 'tmp_27_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 2211 [2/3] (7.01ns)   --->   "%tmp_29_7 = fmul float %lB_load_7, %lx_load_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2211 'fmul' 'tmp_29_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 103> <Delay = 7.01>
ST_509 : Operation 2212 [1/4] (6.43ns)   --->   "%tmp_28_6 = fadd float %tmp_27_6, %tmp_28_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2212 'fadd' 'tmp_28_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 2213 [1/4] (6.43ns)   --->   "%tmp_30_6 = fadd float %tmp_29_6, %tmp_30_5" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2213 'fadd' 'tmp_30_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 2214 [1/3] (7.01ns)   --->   "%tmp_27_7 = fmul float %lA_load_7, %lx_load_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2214 'fmul' 'tmp_27_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 2215 [1/3] (7.01ns)   --->   "%tmp_29_7 = fmul float %lB_load_7, %lx_load_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2215 'fmul' 'tmp_29_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_24_7 = or i14 %tmp_18, 8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2216 'or' 'tmp_24_7' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_25_8 = zext i14 %tmp_24_7 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2217 'zext' 'tmp_25_8' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 2218 [1/1] (0.00ns)   --->   "%lA_addr_9 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2218 'getelementptr' 'lA_addr_9' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 2219 [2/2] (1.23ns)   --->   "%lA_load_8 = load float* %lA_addr_9, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2219 'load' 'lA_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_509 : Operation 2220 [1/1] (0.00ns)   --->   "%lB_addr_9 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2220 'getelementptr' 'lB_addr_9' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 2221 [2/2] (1.23ns)   --->   "%lB_load_8 = load float* %lB_addr_9, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2221 'load' 'lB_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 510 <SV = 104> <Delay = 6.43>
ST_510 : Operation 2222 [4/4] (6.43ns)   --->   "%tmp_28_7 = fadd float %tmp_27_7, %tmp_28_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2222 'fadd' 'tmp_28_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 2223 [4/4] (6.43ns)   --->   "%tmp_30_7 = fadd float %tmp_29_7, %tmp_30_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2223 'fadd' 'tmp_30_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 2224 [1/2] (1.23ns)   --->   "%lA_load_8 = load float* %lA_addr_9, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2224 'load' 'lA_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_510 : Operation 2225 [1/2] (1.23ns)   --->   "%lB_load_8 = load float* %lB_addr_9, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2225 'load' 'lB_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 511 <SV = 105> <Delay = 7.01>
ST_511 : Operation 2226 [3/4] (6.43ns)   --->   "%tmp_28_7 = fadd float %tmp_27_7, %tmp_28_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2226 'fadd' 'tmp_28_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 2227 [3/4] (6.43ns)   --->   "%tmp_30_7 = fadd float %tmp_29_7, %tmp_30_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2227 'fadd' 'tmp_30_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 2228 [3/3] (7.01ns)   --->   "%tmp_27_8 = fmul float %lA_load_8, %lx_load_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2228 'fmul' 'tmp_27_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 2229 [3/3] (7.01ns)   --->   "%tmp_29_8 = fmul float %lB_load_8, %lx_load_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2229 'fmul' 'tmp_29_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 106> <Delay = 7.01>
ST_512 : Operation 2230 [2/4] (6.43ns)   --->   "%tmp_28_7 = fadd float %tmp_27_7, %tmp_28_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2230 'fadd' 'tmp_28_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 2231 [2/4] (6.43ns)   --->   "%tmp_30_7 = fadd float %tmp_29_7, %tmp_30_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2231 'fadd' 'tmp_30_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 2232 [2/3] (7.01ns)   --->   "%tmp_27_8 = fmul float %lA_load_8, %lx_load_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2232 'fmul' 'tmp_27_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 2233 [2/3] (7.01ns)   --->   "%tmp_29_8 = fmul float %lB_load_8, %lx_load_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2233 'fmul' 'tmp_29_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 107> <Delay = 7.01>
ST_513 : Operation 2234 [1/4] (6.43ns)   --->   "%tmp_28_7 = fadd float %tmp_27_7, %tmp_28_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2234 'fadd' 'tmp_28_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 2235 [1/4] (6.43ns)   --->   "%tmp_30_7 = fadd float %tmp_29_7, %tmp_30_6" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2235 'fadd' 'tmp_30_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 2236 [1/3] (7.01ns)   --->   "%tmp_27_8 = fmul float %lA_load_8, %lx_load_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2236 'fmul' 'tmp_27_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 2237 [1/3] (7.01ns)   --->   "%tmp_29_8 = fmul float %lB_load_8, %lx_load_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2237 'fmul' 'tmp_29_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_24_8 = or i14 %tmp_18, 9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2238 'or' 'tmp_24_8' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp_25_9 = zext i14 %tmp_24_8 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2239 'zext' 'tmp_25_9' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 2240 [1/1] (0.00ns)   --->   "%lA_addr_10 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2240 'getelementptr' 'lA_addr_10' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 2241 [2/2] (1.23ns)   --->   "%lA_load_9 = load float* %lA_addr_10, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2241 'load' 'lA_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_513 : Operation 2242 [1/1] (0.00ns)   --->   "%lB_addr_10 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2242 'getelementptr' 'lB_addr_10' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 2243 [2/2] (1.23ns)   --->   "%lB_load_9 = load float* %lB_addr_10, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2243 'load' 'lB_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 514 <SV = 108> <Delay = 6.43>
ST_514 : Operation 2244 [4/4] (6.43ns)   --->   "%tmp_28_8 = fadd float %tmp_27_8, %tmp_28_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2244 'fadd' 'tmp_28_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_514 : Operation 2245 [4/4] (6.43ns)   --->   "%tmp_30_8 = fadd float %tmp_29_8, %tmp_30_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2245 'fadd' 'tmp_30_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_514 : Operation 2246 [1/2] (1.23ns)   --->   "%lA_load_9 = load float* %lA_addr_10, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2246 'load' 'lA_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_514 : Operation 2247 [1/2] (1.23ns)   --->   "%lB_load_9 = load float* %lB_addr_10, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2247 'load' 'lB_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 515 <SV = 109> <Delay = 7.01>
ST_515 : Operation 2248 [3/4] (6.43ns)   --->   "%tmp_28_8 = fadd float %tmp_27_8, %tmp_28_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2248 'fadd' 'tmp_28_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_515 : Operation 2249 [3/4] (6.43ns)   --->   "%tmp_30_8 = fadd float %tmp_29_8, %tmp_30_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2249 'fadd' 'tmp_30_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_515 : Operation 2250 [3/3] (7.01ns)   --->   "%tmp_27_9 = fmul float %lA_load_9, %lx_load_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2250 'fmul' 'tmp_27_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_515 : Operation 2251 [3/3] (7.01ns)   --->   "%tmp_29_9 = fmul float %lB_load_9, %lx_load_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2251 'fmul' 'tmp_29_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 110> <Delay = 7.01>
ST_516 : Operation 2252 [2/4] (6.43ns)   --->   "%tmp_28_8 = fadd float %tmp_27_8, %tmp_28_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2252 'fadd' 'tmp_28_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 2253 [2/4] (6.43ns)   --->   "%tmp_30_8 = fadd float %tmp_29_8, %tmp_30_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2253 'fadd' 'tmp_30_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 2254 [2/3] (7.01ns)   --->   "%tmp_27_9 = fmul float %lA_load_9, %lx_load_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2254 'fmul' 'tmp_27_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 2255 [2/3] (7.01ns)   --->   "%tmp_29_9 = fmul float %lB_load_9, %lx_load_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2255 'fmul' 'tmp_29_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 111> <Delay = 7.01>
ST_517 : Operation 2256 [1/4] (6.43ns)   --->   "%tmp_28_8 = fadd float %tmp_27_8, %tmp_28_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2256 'fadd' 'tmp_28_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 2257 [1/4] (6.43ns)   --->   "%tmp_30_8 = fadd float %tmp_29_8, %tmp_30_7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2257 'fadd' 'tmp_30_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 2258 [1/3] (7.01ns)   --->   "%tmp_27_9 = fmul float %lA_load_9, %lx_load_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2258 'fmul' 'tmp_27_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 2259 [1/3] (7.01ns)   --->   "%tmp_29_9 = fmul float %lB_load_9, %lx_load_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2259 'fmul' 'tmp_29_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_24_9 = or i14 %tmp_18, 10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2260 'or' 'tmp_24_9' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_25_s = zext i14 %tmp_24_9 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2261 'zext' 'tmp_25_s' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 2262 [1/1] (0.00ns)   --->   "%lA_addr_11 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2262 'getelementptr' 'lA_addr_11' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 2263 [2/2] (1.23ns)   --->   "%lA_load_10 = load float* %lA_addr_11, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2263 'load' 'lA_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_517 : Operation 2264 [1/1] (0.00ns)   --->   "%lB_addr_11 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2264 'getelementptr' 'lB_addr_11' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 2265 [2/2] (1.23ns)   --->   "%lB_load_10 = load float* %lB_addr_11, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2265 'load' 'lB_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 518 <SV = 112> <Delay = 6.43>
ST_518 : Operation 2266 [4/4] (6.43ns)   --->   "%tmp_28_9 = fadd float %tmp_27_9, %tmp_28_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2266 'fadd' 'tmp_28_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 2267 [4/4] (6.43ns)   --->   "%tmp_30_9 = fadd float %tmp_29_9, %tmp_30_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2267 'fadd' 'tmp_30_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 2268 [1/2] (1.23ns)   --->   "%lA_load_10 = load float* %lA_addr_11, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2268 'load' 'lA_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_518 : Operation 2269 [1/2] (1.23ns)   --->   "%lB_load_10 = load float* %lB_addr_11, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2269 'load' 'lB_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 519 <SV = 113> <Delay = 7.01>
ST_519 : Operation 2270 [3/4] (6.43ns)   --->   "%tmp_28_9 = fadd float %tmp_27_9, %tmp_28_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2270 'fadd' 'tmp_28_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 2271 [3/4] (6.43ns)   --->   "%tmp_30_9 = fadd float %tmp_29_9, %tmp_30_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2271 'fadd' 'tmp_30_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 2272 [3/3] (7.01ns)   --->   "%tmp_27_s = fmul float %lA_load_10, %lx_load_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2272 'fmul' 'tmp_27_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 2273 [3/3] (7.01ns)   --->   "%tmp_29_s = fmul float %lB_load_10, %lx_load_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2273 'fmul' 'tmp_29_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 114> <Delay = 7.01>
ST_520 : Operation 2274 [2/4] (6.43ns)   --->   "%tmp_28_9 = fadd float %tmp_27_9, %tmp_28_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2274 'fadd' 'tmp_28_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 2275 [2/4] (6.43ns)   --->   "%tmp_30_9 = fadd float %tmp_29_9, %tmp_30_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2275 'fadd' 'tmp_30_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 2276 [2/3] (7.01ns)   --->   "%tmp_27_s = fmul float %lA_load_10, %lx_load_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2276 'fmul' 'tmp_27_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 2277 [2/3] (7.01ns)   --->   "%tmp_29_s = fmul float %lB_load_10, %lx_load_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2277 'fmul' 'tmp_29_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 115> <Delay = 7.01>
ST_521 : Operation 2278 [1/4] (6.43ns)   --->   "%tmp_28_9 = fadd float %tmp_27_9, %tmp_28_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2278 'fadd' 'tmp_28_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 2279 [1/4] (6.43ns)   --->   "%tmp_30_9 = fadd float %tmp_29_9, %tmp_30_8" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2279 'fadd' 'tmp_30_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 2280 [1/3] (7.01ns)   --->   "%tmp_27_s = fmul float %lA_load_10, %lx_load_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2280 'fmul' 'tmp_27_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 2281 [1/3] (7.01ns)   --->   "%tmp_29_s = fmul float %lB_load_10, %lx_load_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2281 'fmul' 'tmp_29_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 2282 [1/1] (0.00ns)   --->   "%tmp_24_10 = or i14 %tmp_18, 11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2282 'or' 'tmp_24_10' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_25_10 = zext i14 %tmp_24_10 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2283 'zext' 'tmp_25_10' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 2284 [1/1] (0.00ns)   --->   "%lA_addr_12 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2284 'getelementptr' 'lA_addr_12' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 2285 [2/2] (1.23ns)   --->   "%lA_load_11 = load float* %lA_addr_12, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2285 'load' 'lA_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_521 : Operation 2286 [1/1] (0.00ns)   --->   "%lB_addr_12 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2286 'getelementptr' 'lB_addr_12' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 2287 [2/2] (1.23ns)   --->   "%lB_load_11 = load float* %lB_addr_12, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2287 'load' 'lB_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 522 <SV = 116> <Delay = 6.43>
ST_522 : Operation 2288 [4/4] (6.43ns)   --->   "%tmp_28_s = fadd float %tmp_27_s, %tmp_28_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2288 'fadd' 'tmp_28_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 2289 [4/4] (6.43ns)   --->   "%tmp_30_s = fadd float %tmp_29_s, %tmp_30_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2289 'fadd' 'tmp_30_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 2290 [1/2] (1.23ns)   --->   "%lA_load_11 = load float* %lA_addr_12, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2290 'load' 'lA_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_522 : Operation 2291 [1/2] (1.23ns)   --->   "%lB_load_11 = load float* %lB_addr_12, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2291 'load' 'lB_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 523 <SV = 117> <Delay = 7.01>
ST_523 : Operation 2292 [3/4] (6.43ns)   --->   "%tmp_28_s = fadd float %tmp_27_s, %tmp_28_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2292 'fadd' 'tmp_28_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 2293 [3/4] (6.43ns)   --->   "%tmp_30_s = fadd float %tmp_29_s, %tmp_30_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2293 'fadd' 'tmp_30_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 2294 [3/3] (7.01ns)   --->   "%tmp_27_10 = fmul float %lA_load_11, %lx_load_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2294 'fmul' 'tmp_27_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 2295 [3/3] (7.01ns)   --->   "%tmp_29_10 = fmul float %lB_load_11, %lx_load_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2295 'fmul' 'tmp_29_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 118> <Delay = 7.01>
ST_524 : Operation 2296 [2/4] (6.43ns)   --->   "%tmp_28_s = fadd float %tmp_27_s, %tmp_28_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2296 'fadd' 'tmp_28_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 2297 [2/4] (6.43ns)   --->   "%tmp_30_s = fadd float %tmp_29_s, %tmp_30_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2297 'fadd' 'tmp_30_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 2298 [2/3] (7.01ns)   --->   "%tmp_27_10 = fmul float %lA_load_11, %lx_load_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2298 'fmul' 'tmp_27_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 2299 [2/3] (7.01ns)   --->   "%tmp_29_10 = fmul float %lB_load_11, %lx_load_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2299 'fmul' 'tmp_29_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 119> <Delay = 7.01>
ST_525 : Operation 2300 [1/4] (6.43ns)   --->   "%tmp_28_s = fadd float %tmp_27_s, %tmp_28_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2300 'fadd' 'tmp_28_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 2301 [1/4] (6.43ns)   --->   "%tmp_30_s = fadd float %tmp_29_s, %tmp_30_9" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2301 'fadd' 'tmp_30_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 2302 [1/3] (7.01ns)   --->   "%tmp_27_10 = fmul float %lA_load_11, %lx_load_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2302 'fmul' 'tmp_27_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 2303 [1/3] (7.01ns)   --->   "%tmp_29_10 = fmul float %lB_load_11, %lx_load_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2303 'fmul' 'tmp_29_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 2304 [1/1] (0.00ns)   --->   "%tmp_24_11 = or i14 %tmp_18, 12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2304 'or' 'tmp_24_11' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 2305 [1/1] (0.00ns)   --->   "%tmp_25_11 = zext i14 %tmp_24_11 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2305 'zext' 'tmp_25_11' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 2306 [1/1] (0.00ns)   --->   "%lA_addr_13 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2306 'getelementptr' 'lA_addr_13' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 2307 [2/2] (1.23ns)   --->   "%lA_load_12 = load float* %lA_addr_13, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2307 'load' 'lA_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_525 : Operation 2308 [1/1] (0.00ns)   --->   "%lB_addr_13 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2308 'getelementptr' 'lB_addr_13' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 2309 [2/2] (1.23ns)   --->   "%lB_load_12 = load float* %lB_addr_13, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2309 'load' 'lB_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 526 <SV = 120> <Delay = 6.43>
ST_526 : Operation 2310 [4/4] (6.43ns)   --->   "%tmp_28_10 = fadd float %tmp_27_10, %tmp_28_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2310 'fadd' 'tmp_28_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 2311 [4/4] (6.43ns)   --->   "%tmp_30_10 = fadd float %tmp_29_10, %tmp_30_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2311 'fadd' 'tmp_30_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 2312 [1/2] (1.23ns)   --->   "%lA_load_12 = load float* %lA_addr_13, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2312 'load' 'lA_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_526 : Operation 2313 [1/2] (1.23ns)   --->   "%lB_load_12 = load float* %lB_addr_13, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2313 'load' 'lB_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 527 <SV = 121> <Delay = 7.01>
ST_527 : Operation 2314 [3/4] (6.43ns)   --->   "%tmp_28_10 = fadd float %tmp_27_10, %tmp_28_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2314 'fadd' 'tmp_28_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_527 : Operation 2315 [3/4] (6.43ns)   --->   "%tmp_30_10 = fadd float %tmp_29_10, %tmp_30_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2315 'fadd' 'tmp_30_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_527 : Operation 2316 [3/3] (7.01ns)   --->   "%tmp_27_11 = fmul float %lA_load_12, %lx_load_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2316 'fmul' 'tmp_27_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_527 : Operation 2317 [3/3] (7.01ns)   --->   "%tmp_29_11 = fmul float %lB_load_12, %lx_load_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2317 'fmul' 'tmp_29_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 122> <Delay = 7.01>
ST_528 : Operation 2318 [2/4] (6.43ns)   --->   "%tmp_28_10 = fadd float %tmp_27_10, %tmp_28_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2318 'fadd' 'tmp_28_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 2319 [2/4] (6.43ns)   --->   "%tmp_30_10 = fadd float %tmp_29_10, %tmp_30_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2319 'fadd' 'tmp_30_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 2320 [2/3] (7.01ns)   --->   "%tmp_27_11 = fmul float %lA_load_12, %lx_load_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2320 'fmul' 'tmp_27_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 2321 [2/3] (7.01ns)   --->   "%tmp_29_11 = fmul float %lB_load_12, %lx_load_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2321 'fmul' 'tmp_29_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 123> <Delay = 7.01>
ST_529 : Operation 2322 [1/4] (6.43ns)   --->   "%tmp_28_10 = fadd float %tmp_27_10, %tmp_28_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2322 'fadd' 'tmp_28_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 2323 [1/4] (6.43ns)   --->   "%tmp_30_10 = fadd float %tmp_29_10, %tmp_30_s" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2323 'fadd' 'tmp_30_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 2324 [1/3] (7.01ns)   --->   "%tmp_27_11 = fmul float %lA_load_12, %lx_load_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2324 'fmul' 'tmp_27_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 2325 [1/3] (7.01ns)   --->   "%tmp_29_11 = fmul float %lB_load_12, %lx_load_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2325 'fmul' 'tmp_29_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 2326 [1/1] (0.00ns)   --->   "%tmp_24_12 = or i14 %tmp_18, 13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2326 'or' 'tmp_24_12' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 2327 [1/1] (0.00ns)   --->   "%tmp_25_12 = zext i14 %tmp_24_12 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2327 'zext' 'tmp_25_12' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 2328 [1/1] (0.00ns)   --->   "%lA_addr_14 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2328 'getelementptr' 'lA_addr_14' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 2329 [2/2] (1.23ns)   --->   "%lA_load_13 = load float* %lA_addr_14, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2329 'load' 'lA_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_529 : Operation 2330 [1/1] (0.00ns)   --->   "%lB_addr_14 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2330 'getelementptr' 'lB_addr_14' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 2331 [2/2] (1.23ns)   --->   "%lB_load_13 = load float* %lB_addr_14, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2331 'load' 'lB_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 530 <SV = 124> <Delay = 6.43>
ST_530 : Operation 2332 [4/4] (6.43ns)   --->   "%tmp_28_11 = fadd float %tmp_27_11, %tmp_28_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2332 'fadd' 'tmp_28_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 2333 [4/4] (6.43ns)   --->   "%tmp_30_11 = fadd float %tmp_29_11, %tmp_30_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2333 'fadd' 'tmp_30_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 2334 [1/2] (1.23ns)   --->   "%lA_load_13 = load float* %lA_addr_14, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2334 'load' 'lA_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_530 : Operation 2335 [1/2] (1.23ns)   --->   "%lB_load_13 = load float* %lB_addr_14, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2335 'load' 'lB_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 531 <SV = 125> <Delay = 7.01>
ST_531 : Operation 2336 [3/4] (6.43ns)   --->   "%tmp_28_11 = fadd float %tmp_27_11, %tmp_28_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2336 'fadd' 'tmp_28_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_531 : Operation 2337 [3/4] (6.43ns)   --->   "%tmp_30_11 = fadd float %tmp_29_11, %tmp_30_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2337 'fadd' 'tmp_30_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_531 : Operation 2338 [3/3] (7.01ns)   --->   "%tmp_27_12 = fmul float %lA_load_13, %lx_load_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2338 'fmul' 'tmp_27_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_531 : Operation 2339 [3/3] (7.01ns)   --->   "%tmp_29_12 = fmul float %lB_load_13, %lx_load_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2339 'fmul' 'tmp_29_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 126> <Delay = 7.01>
ST_532 : Operation 2340 [2/4] (6.43ns)   --->   "%tmp_28_11 = fadd float %tmp_27_11, %tmp_28_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2340 'fadd' 'tmp_28_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_532 : Operation 2341 [2/4] (6.43ns)   --->   "%tmp_30_11 = fadd float %tmp_29_11, %tmp_30_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2341 'fadd' 'tmp_30_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_532 : Operation 2342 [2/3] (7.01ns)   --->   "%tmp_27_12 = fmul float %lA_load_13, %lx_load_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2342 'fmul' 'tmp_27_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_532 : Operation 2343 [2/3] (7.01ns)   --->   "%tmp_29_12 = fmul float %lB_load_13, %lx_load_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2343 'fmul' 'tmp_29_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 127> <Delay = 7.01>
ST_533 : Operation 2344 [1/4] (6.43ns)   --->   "%tmp_28_11 = fadd float %tmp_27_11, %tmp_28_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2344 'fadd' 'tmp_28_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 2345 [1/4] (6.43ns)   --->   "%tmp_30_11 = fadd float %tmp_29_11, %tmp_30_10" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2345 'fadd' 'tmp_30_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 2346 [1/3] (7.01ns)   --->   "%tmp_27_12 = fmul float %lA_load_13, %lx_load_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2346 'fmul' 'tmp_27_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 2347 [1/3] (7.01ns)   --->   "%tmp_29_12 = fmul float %lB_load_13, %lx_load_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2347 'fmul' 'tmp_29_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 2348 [1/1] (0.00ns)   --->   "%tmp_24_13 = or i14 %tmp_18, 14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2348 'or' 'tmp_24_13' <Predicate = true> <Delay = 0.00>
ST_533 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_25_13 = zext i14 %tmp_24_13 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2349 'zext' 'tmp_25_13' <Predicate = true> <Delay = 0.00>
ST_533 : Operation 2350 [1/1] (0.00ns)   --->   "%lA_addr_15 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2350 'getelementptr' 'lA_addr_15' <Predicate = true> <Delay = 0.00>
ST_533 : Operation 2351 [2/2] (1.23ns)   --->   "%lA_load_14 = load float* %lA_addr_15, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2351 'load' 'lA_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_533 : Operation 2352 [1/1] (0.00ns)   --->   "%lB_addr_15 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2352 'getelementptr' 'lB_addr_15' <Predicate = true> <Delay = 0.00>
ST_533 : Operation 2353 [2/2] (1.23ns)   --->   "%lB_load_14 = load float* %lB_addr_15, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2353 'load' 'lB_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 534 <SV = 128> <Delay = 6.43>
ST_534 : Operation 2354 [4/4] (6.43ns)   --->   "%tmp_28_12 = fadd float %tmp_27_12, %tmp_28_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2354 'fadd' 'tmp_28_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_534 : Operation 2355 [4/4] (6.43ns)   --->   "%tmp_30_12 = fadd float %tmp_29_12, %tmp_30_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2355 'fadd' 'tmp_30_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_534 : Operation 2356 [1/2] (1.23ns)   --->   "%lA_load_14 = load float* %lA_addr_15, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2356 'load' 'lA_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_534 : Operation 2357 [1/2] (1.23ns)   --->   "%lB_load_14 = load float* %lB_addr_15, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2357 'load' 'lB_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 535 <SV = 129> <Delay = 7.01>
ST_535 : Operation 2358 [3/4] (6.43ns)   --->   "%tmp_28_12 = fadd float %tmp_27_12, %tmp_28_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2358 'fadd' 'tmp_28_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_535 : Operation 2359 [3/4] (6.43ns)   --->   "%tmp_30_12 = fadd float %tmp_29_12, %tmp_30_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2359 'fadd' 'tmp_30_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_535 : Operation 2360 [3/3] (7.01ns)   --->   "%tmp_27_13 = fmul float %lA_load_14, %lx_load_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2360 'fmul' 'tmp_27_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_535 : Operation 2361 [3/3] (7.01ns)   --->   "%tmp_29_13 = fmul float %lB_load_14, %lx_load_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2361 'fmul' 'tmp_29_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 130> <Delay = 7.01>
ST_536 : Operation 2362 [2/4] (6.43ns)   --->   "%tmp_28_12 = fadd float %tmp_27_12, %tmp_28_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2362 'fadd' 'tmp_28_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 2363 [2/4] (6.43ns)   --->   "%tmp_30_12 = fadd float %tmp_29_12, %tmp_30_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2363 'fadd' 'tmp_30_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 2364 [2/3] (7.01ns)   --->   "%tmp_27_13 = fmul float %lA_load_14, %lx_load_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2364 'fmul' 'tmp_27_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 2365 [2/3] (7.01ns)   --->   "%tmp_29_13 = fmul float %lB_load_14, %lx_load_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2365 'fmul' 'tmp_29_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 131> <Delay = 7.01>
ST_537 : Operation 2366 [1/4] (6.43ns)   --->   "%tmp_28_12 = fadd float %tmp_27_12, %tmp_28_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2366 'fadd' 'tmp_28_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 2367 [1/4] (6.43ns)   --->   "%tmp_30_12 = fadd float %tmp_29_12, %tmp_30_11" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2367 'fadd' 'tmp_30_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 2368 [1/3] (7.01ns)   --->   "%tmp_27_13 = fmul float %lA_load_14, %lx_load_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2368 'fmul' 'tmp_27_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 2369 [1/3] (7.01ns)   --->   "%tmp_29_13 = fmul float %lB_load_14, %lx_load_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2369 'fmul' 'tmp_29_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_24_14 = or i14 %tmp_18, 15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2370 'or' 'tmp_24_14' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2371 [1/1] (0.00ns)   --->   "%tmp_25_14 = zext i14 %tmp_24_14 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2371 'zext' 'tmp_25_14' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2372 [1/1] (0.00ns)   --->   "%lA_addr_16 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2372 'getelementptr' 'lA_addr_16' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2373 [2/2] (1.23ns)   --->   "%lA_load_15 = load float* %lA_addr_16, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2373 'load' 'lA_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_537 : Operation 2374 [1/1] (0.00ns)   --->   "%lB_addr_16 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2374 'getelementptr' 'lB_addr_16' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2375 [2/2] (1.23ns)   --->   "%lB_load_15 = load float* %lB_addr_16, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2375 'load' 'lB_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 538 <SV = 132> <Delay = 6.43>
ST_538 : Operation 2376 [4/4] (6.43ns)   --->   "%tmp_28_13 = fadd float %tmp_27_13, %tmp_28_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2376 'fadd' 'tmp_28_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 2377 [4/4] (6.43ns)   --->   "%tmp_30_13 = fadd float %tmp_29_13, %tmp_30_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2377 'fadd' 'tmp_30_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 2378 [1/2] (1.23ns)   --->   "%lA_load_15 = load float* %lA_addr_16, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2378 'load' 'lA_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_538 : Operation 2379 [1/2] (1.23ns)   --->   "%lB_load_15 = load float* %lB_addr_16, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2379 'load' 'lB_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 539 <SV = 133> <Delay = 7.01>
ST_539 : Operation 2380 [3/4] (6.43ns)   --->   "%tmp_28_13 = fadd float %tmp_27_13, %tmp_28_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2380 'fadd' 'tmp_28_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2381 [3/4] (6.43ns)   --->   "%tmp_30_13 = fadd float %tmp_29_13, %tmp_30_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2381 'fadd' 'tmp_30_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2382 [3/3] (7.01ns)   --->   "%tmp_27_14 = fmul float %lA_load_15, %lx_load_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2382 'fmul' 'tmp_27_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2383 [3/3] (7.01ns)   --->   "%tmp_29_14 = fmul float %lB_load_15, %lx_load_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2383 'fmul' 'tmp_29_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 134> <Delay = 7.01>
ST_540 : Operation 2384 [2/4] (6.43ns)   --->   "%tmp_28_13 = fadd float %tmp_27_13, %tmp_28_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2384 'fadd' 'tmp_28_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2385 [2/4] (6.43ns)   --->   "%tmp_30_13 = fadd float %tmp_29_13, %tmp_30_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2385 'fadd' 'tmp_30_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2386 [2/3] (7.01ns)   --->   "%tmp_27_14 = fmul float %lA_load_15, %lx_load_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2386 'fmul' 'tmp_27_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2387 [2/3] (7.01ns)   --->   "%tmp_29_14 = fmul float %lB_load_15, %lx_load_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2387 'fmul' 'tmp_29_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 541 <SV = 135> <Delay = 7.01>
ST_541 : Operation 2388 [1/4] (6.43ns)   --->   "%tmp_28_13 = fadd float %tmp_27_13, %tmp_28_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2388 'fadd' 'tmp_28_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2389 [1/4] (6.43ns)   --->   "%tmp_30_13 = fadd float %tmp_29_13, %tmp_30_12" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2389 'fadd' 'tmp_30_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2390 [1/3] (7.01ns)   --->   "%tmp_27_14 = fmul float %lA_load_15, %lx_load_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2390 'fmul' 'tmp_27_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2391 [1/3] (7.01ns)   --->   "%tmp_29_14 = fmul float %lB_load_15, %lx_load_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2391 'fmul' 'tmp_29_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_24_15 = or i14 %tmp_18, 16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2392 'or' 'tmp_24_15' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2393 [1/1] (0.00ns)   --->   "%tmp_25_15 = zext i14 %tmp_24_15 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2393 'zext' 'tmp_25_15' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2394 [1/1] (0.00ns)   --->   "%lA_addr_17 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2394 'getelementptr' 'lA_addr_17' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2395 [2/2] (1.23ns)   --->   "%lA_load_16 = load float* %lA_addr_17, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2395 'load' 'lA_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_541 : Operation 2396 [1/1] (0.00ns)   --->   "%lB_addr_17 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2396 'getelementptr' 'lB_addr_17' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2397 [2/2] (1.23ns)   --->   "%lB_load_16 = load float* %lB_addr_17, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2397 'load' 'lB_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 542 <SV = 136> <Delay = 6.43>
ST_542 : Operation 2398 [4/4] (6.43ns)   --->   "%tmp_28_14 = fadd float %tmp_27_14, %tmp_28_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2398 'fadd' 'tmp_28_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2399 [4/4] (6.43ns)   --->   "%tmp_30_14 = fadd float %tmp_29_14, %tmp_30_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2399 'fadd' 'tmp_30_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2400 [1/2] (1.23ns)   --->   "%lA_load_16 = load float* %lA_addr_17, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2400 'load' 'lA_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_542 : Operation 2401 [1/2] (1.23ns)   --->   "%lB_load_16 = load float* %lB_addr_17, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2401 'load' 'lB_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 543 <SV = 137> <Delay = 7.01>
ST_543 : Operation 2402 [3/4] (6.43ns)   --->   "%tmp_28_14 = fadd float %tmp_27_14, %tmp_28_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2402 'fadd' 'tmp_28_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2403 [3/4] (6.43ns)   --->   "%tmp_30_14 = fadd float %tmp_29_14, %tmp_30_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2403 'fadd' 'tmp_30_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2404 [3/3] (7.01ns)   --->   "%tmp_27_15 = fmul float %lA_load_16, %lx_load_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2404 'fmul' 'tmp_27_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2405 [3/3] (7.01ns)   --->   "%tmp_29_15 = fmul float %lB_load_16, %lx_load_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2405 'fmul' 'tmp_29_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 138> <Delay = 7.01>
ST_544 : Operation 2406 [2/4] (6.43ns)   --->   "%tmp_28_14 = fadd float %tmp_27_14, %tmp_28_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2406 'fadd' 'tmp_28_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 2407 [2/4] (6.43ns)   --->   "%tmp_30_14 = fadd float %tmp_29_14, %tmp_30_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2407 'fadd' 'tmp_30_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 2408 [2/3] (7.01ns)   --->   "%tmp_27_15 = fmul float %lA_load_16, %lx_load_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2408 'fmul' 'tmp_27_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 2409 [2/3] (7.01ns)   --->   "%tmp_29_15 = fmul float %lB_load_16, %lx_load_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2409 'fmul' 'tmp_29_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 139> <Delay = 7.01>
ST_545 : Operation 2410 [1/4] (6.43ns)   --->   "%tmp_28_14 = fadd float %tmp_27_14, %tmp_28_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2410 'fadd' 'tmp_28_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 2411 [1/4] (6.43ns)   --->   "%tmp_30_14 = fadd float %tmp_29_14, %tmp_30_13" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2411 'fadd' 'tmp_30_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 2412 [1/3] (7.01ns)   --->   "%tmp_27_15 = fmul float %lA_load_16, %lx_load_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2412 'fmul' 'tmp_27_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 2413 [1/3] (7.01ns)   --->   "%tmp_29_15 = fmul float %lB_load_16, %lx_load_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2413 'fmul' 'tmp_29_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_24_16 = or i14 %tmp_18, 17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2414 'or' 'tmp_24_16' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_25_16 = zext i14 %tmp_24_16 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2415 'zext' 'tmp_25_16' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 2416 [1/1] (0.00ns)   --->   "%lA_addr_18 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2416 'getelementptr' 'lA_addr_18' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 2417 [2/2] (1.23ns)   --->   "%lA_load_17 = load float* %lA_addr_18, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2417 'load' 'lA_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_545 : Operation 2418 [1/1] (0.00ns)   --->   "%lB_addr_18 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2418 'getelementptr' 'lB_addr_18' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 2419 [2/2] (1.23ns)   --->   "%lB_load_17 = load float* %lB_addr_18, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2419 'load' 'lB_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 546 <SV = 140> <Delay = 6.43>
ST_546 : Operation 2420 [4/4] (6.43ns)   --->   "%tmp_28_15 = fadd float %tmp_27_15, %tmp_28_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2420 'fadd' 'tmp_28_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 2421 [4/4] (6.43ns)   --->   "%tmp_30_15 = fadd float %tmp_29_15, %tmp_30_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2421 'fadd' 'tmp_30_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 2422 [1/2] (1.23ns)   --->   "%lA_load_17 = load float* %lA_addr_18, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2422 'load' 'lA_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_546 : Operation 2423 [1/2] (1.23ns)   --->   "%lB_load_17 = load float* %lB_addr_18, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2423 'load' 'lB_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 547 <SV = 141> <Delay = 7.01>
ST_547 : Operation 2424 [3/4] (6.43ns)   --->   "%tmp_28_15 = fadd float %tmp_27_15, %tmp_28_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2424 'fadd' 'tmp_28_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 2425 [3/4] (6.43ns)   --->   "%tmp_30_15 = fadd float %tmp_29_15, %tmp_30_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2425 'fadd' 'tmp_30_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 2426 [3/3] (7.01ns)   --->   "%tmp_27_16 = fmul float %lA_load_17, %lx_load_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2426 'fmul' 'tmp_27_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 2427 [3/3] (7.01ns)   --->   "%tmp_29_16 = fmul float %lB_load_17, %lx_load_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2427 'fmul' 'tmp_29_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 142> <Delay = 7.01>
ST_548 : Operation 2428 [2/4] (6.43ns)   --->   "%tmp_28_15 = fadd float %tmp_27_15, %tmp_28_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2428 'fadd' 'tmp_28_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 2429 [2/4] (6.43ns)   --->   "%tmp_30_15 = fadd float %tmp_29_15, %tmp_30_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2429 'fadd' 'tmp_30_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 2430 [2/3] (7.01ns)   --->   "%tmp_27_16 = fmul float %lA_load_17, %lx_load_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2430 'fmul' 'tmp_27_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 2431 [2/3] (7.01ns)   --->   "%tmp_29_16 = fmul float %lB_load_17, %lx_load_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2431 'fmul' 'tmp_29_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 143> <Delay = 7.01>
ST_549 : Operation 2432 [1/4] (6.43ns)   --->   "%tmp_28_15 = fadd float %tmp_27_15, %tmp_28_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2432 'fadd' 'tmp_28_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 2433 [1/4] (6.43ns)   --->   "%tmp_30_15 = fadd float %tmp_29_15, %tmp_30_14" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2433 'fadd' 'tmp_30_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 2434 [1/3] (7.01ns)   --->   "%tmp_27_16 = fmul float %lA_load_17, %lx_load_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2434 'fmul' 'tmp_27_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 2435 [1/3] (7.01ns)   --->   "%tmp_29_16 = fmul float %lB_load_17, %lx_load_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2435 'fmul' 'tmp_29_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_24_17 = or i14 %tmp_18, 18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2436 'or' 'tmp_24_17' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 2437 [1/1] (0.00ns)   --->   "%tmp_25_17 = zext i14 %tmp_24_17 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2437 'zext' 'tmp_25_17' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 2438 [1/1] (0.00ns)   --->   "%lA_addr_19 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2438 'getelementptr' 'lA_addr_19' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 2439 [2/2] (1.23ns)   --->   "%lA_load_18 = load float* %lA_addr_19, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2439 'load' 'lA_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_549 : Operation 2440 [1/1] (0.00ns)   --->   "%lB_addr_19 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2440 'getelementptr' 'lB_addr_19' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 2441 [2/2] (1.23ns)   --->   "%lB_load_18 = load float* %lB_addr_19, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2441 'load' 'lB_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 550 <SV = 144> <Delay = 6.43>
ST_550 : Operation 2442 [4/4] (6.43ns)   --->   "%tmp_28_16 = fadd float %tmp_27_16, %tmp_28_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2442 'fadd' 'tmp_28_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 2443 [4/4] (6.43ns)   --->   "%tmp_30_16 = fadd float %tmp_29_16, %tmp_30_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2443 'fadd' 'tmp_30_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 2444 [1/2] (1.23ns)   --->   "%lA_load_18 = load float* %lA_addr_19, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2444 'load' 'lA_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_550 : Operation 2445 [1/2] (1.23ns)   --->   "%lB_load_18 = load float* %lB_addr_19, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2445 'load' 'lB_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 551 <SV = 145> <Delay = 7.01>
ST_551 : Operation 2446 [3/4] (6.43ns)   --->   "%tmp_28_16 = fadd float %tmp_27_16, %tmp_28_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2446 'fadd' 'tmp_28_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2447 [3/4] (6.43ns)   --->   "%tmp_30_16 = fadd float %tmp_29_16, %tmp_30_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2447 'fadd' 'tmp_30_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2448 [3/3] (7.01ns)   --->   "%tmp_27_17 = fmul float %lA_load_18, %lx_load_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2448 'fmul' 'tmp_27_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2449 [3/3] (7.01ns)   --->   "%tmp_29_17 = fmul float %lB_load_18, %lx_load_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2449 'fmul' 'tmp_29_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 146> <Delay = 7.01>
ST_552 : Operation 2450 [2/4] (6.43ns)   --->   "%tmp_28_16 = fadd float %tmp_27_16, %tmp_28_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2450 'fadd' 'tmp_28_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 2451 [2/4] (6.43ns)   --->   "%tmp_30_16 = fadd float %tmp_29_16, %tmp_30_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2451 'fadd' 'tmp_30_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 2452 [2/3] (7.01ns)   --->   "%tmp_27_17 = fmul float %lA_load_18, %lx_load_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2452 'fmul' 'tmp_27_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 2453 [2/3] (7.01ns)   --->   "%tmp_29_17 = fmul float %lB_load_18, %lx_load_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2453 'fmul' 'tmp_29_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 147> <Delay = 7.01>
ST_553 : Operation 2454 [1/4] (6.43ns)   --->   "%tmp_28_16 = fadd float %tmp_27_16, %tmp_28_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2454 'fadd' 'tmp_28_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2455 [1/4] (6.43ns)   --->   "%tmp_30_16 = fadd float %tmp_29_16, %tmp_30_15" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2455 'fadd' 'tmp_30_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2456 [1/3] (7.01ns)   --->   "%tmp_27_17 = fmul float %lA_load_18, %lx_load_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2456 'fmul' 'tmp_27_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2457 [1/3] (7.01ns)   --->   "%tmp_29_17 = fmul float %lB_load_18, %lx_load_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2457 'fmul' 'tmp_29_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_24_18 = or i14 %tmp_18, 19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2458 'or' 'tmp_24_18' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 2459 [1/1] (0.00ns)   --->   "%tmp_25_18 = zext i14 %tmp_24_18 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2459 'zext' 'tmp_25_18' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 2460 [1/1] (0.00ns)   --->   "%lA_addr_20 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2460 'getelementptr' 'lA_addr_20' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 2461 [2/2] (1.23ns)   --->   "%lA_load_19 = load float* %lA_addr_20, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2461 'load' 'lA_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_553 : Operation 2462 [1/1] (0.00ns)   --->   "%lB_addr_20 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2462 'getelementptr' 'lB_addr_20' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 2463 [2/2] (1.23ns)   --->   "%lB_load_19 = load float* %lB_addr_20, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2463 'load' 'lB_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 554 <SV = 148> <Delay = 6.43>
ST_554 : Operation 2464 [4/4] (6.43ns)   --->   "%tmp_28_17 = fadd float %tmp_27_17, %tmp_28_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2464 'fadd' 'tmp_28_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 2465 [4/4] (6.43ns)   --->   "%tmp_30_17 = fadd float %tmp_29_17, %tmp_30_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2465 'fadd' 'tmp_30_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 2466 [1/2] (1.23ns)   --->   "%lA_load_19 = load float* %lA_addr_20, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2466 'load' 'lA_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_554 : Operation 2467 [1/2] (1.23ns)   --->   "%lB_load_19 = load float* %lB_addr_20, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2467 'load' 'lB_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 555 <SV = 149> <Delay = 7.01>
ST_555 : Operation 2468 [3/4] (6.43ns)   --->   "%tmp_28_17 = fadd float %tmp_27_17, %tmp_28_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2468 'fadd' 'tmp_28_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 2469 [3/4] (6.43ns)   --->   "%tmp_30_17 = fadd float %tmp_29_17, %tmp_30_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2469 'fadd' 'tmp_30_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 2470 [3/3] (7.01ns)   --->   "%tmp_27_18 = fmul float %lA_load_19, %lx_load_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2470 'fmul' 'tmp_27_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 2471 [3/3] (7.01ns)   --->   "%tmp_29_18 = fmul float %lB_load_19, %lx_load_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2471 'fmul' 'tmp_29_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 150> <Delay = 7.01>
ST_556 : Operation 2472 [2/4] (6.43ns)   --->   "%tmp_28_17 = fadd float %tmp_27_17, %tmp_28_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2472 'fadd' 'tmp_28_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 2473 [2/4] (6.43ns)   --->   "%tmp_30_17 = fadd float %tmp_29_17, %tmp_30_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2473 'fadd' 'tmp_30_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 2474 [2/3] (7.01ns)   --->   "%tmp_27_18 = fmul float %lA_load_19, %lx_load_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2474 'fmul' 'tmp_27_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 2475 [2/3] (7.01ns)   --->   "%tmp_29_18 = fmul float %lB_load_19, %lx_load_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2475 'fmul' 'tmp_29_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 151> <Delay = 7.01>
ST_557 : Operation 2476 [1/4] (6.43ns)   --->   "%tmp_28_17 = fadd float %tmp_27_17, %tmp_28_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2476 'fadd' 'tmp_28_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 2477 [1/4] (6.43ns)   --->   "%tmp_30_17 = fadd float %tmp_29_17, %tmp_30_16" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2477 'fadd' 'tmp_30_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 2478 [1/3] (7.01ns)   --->   "%tmp_27_18 = fmul float %lA_load_19, %lx_load_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2478 'fmul' 'tmp_27_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 2479 [1/3] (7.01ns)   --->   "%tmp_29_18 = fmul float %lB_load_19, %lx_load_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2479 'fmul' 'tmp_29_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_24_19 = or i14 %tmp_18, 20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2480 'or' 'tmp_24_19' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 2481 [1/1] (0.00ns)   --->   "%tmp_25_19 = zext i14 %tmp_24_19 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2481 'zext' 'tmp_25_19' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 2482 [1/1] (0.00ns)   --->   "%lA_addr_21 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2482 'getelementptr' 'lA_addr_21' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 2483 [2/2] (1.23ns)   --->   "%lA_load_20 = load float* %lA_addr_21, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2483 'load' 'lA_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_557 : Operation 2484 [1/1] (0.00ns)   --->   "%lB_addr_21 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2484 'getelementptr' 'lB_addr_21' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 2485 [2/2] (1.23ns)   --->   "%lB_load_20 = load float* %lB_addr_21, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2485 'load' 'lB_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 558 <SV = 152> <Delay = 6.43>
ST_558 : Operation 2486 [4/4] (6.43ns)   --->   "%tmp_28_18 = fadd float %tmp_27_18, %tmp_28_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2486 'fadd' 'tmp_28_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 2487 [4/4] (6.43ns)   --->   "%tmp_30_18 = fadd float %tmp_29_18, %tmp_30_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2487 'fadd' 'tmp_30_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 2488 [1/2] (1.23ns)   --->   "%lA_load_20 = load float* %lA_addr_21, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2488 'load' 'lA_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_558 : Operation 2489 [1/2] (1.23ns)   --->   "%lB_load_20 = load float* %lB_addr_21, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2489 'load' 'lB_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 559 <SV = 153> <Delay = 7.01>
ST_559 : Operation 2490 [3/4] (6.43ns)   --->   "%tmp_28_18 = fadd float %tmp_27_18, %tmp_28_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2490 'fadd' 'tmp_28_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 2491 [3/4] (6.43ns)   --->   "%tmp_30_18 = fadd float %tmp_29_18, %tmp_30_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2491 'fadd' 'tmp_30_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 2492 [3/3] (7.01ns)   --->   "%tmp_27_19 = fmul float %lA_load_20, %lx_load_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2492 'fmul' 'tmp_27_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 2493 [3/3] (7.01ns)   --->   "%tmp_29_19 = fmul float %lB_load_20, %lx_load_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2493 'fmul' 'tmp_29_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 154> <Delay = 7.01>
ST_560 : Operation 2494 [2/4] (6.43ns)   --->   "%tmp_28_18 = fadd float %tmp_27_18, %tmp_28_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2494 'fadd' 'tmp_28_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 2495 [2/4] (6.43ns)   --->   "%tmp_30_18 = fadd float %tmp_29_18, %tmp_30_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2495 'fadd' 'tmp_30_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 2496 [2/3] (7.01ns)   --->   "%tmp_27_19 = fmul float %lA_load_20, %lx_load_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2496 'fmul' 'tmp_27_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 2497 [2/3] (7.01ns)   --->   "%tmp_29_19 = fmul float %lB_load_20, %lx_load_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2497 'fmul' 'tmp_29_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 155> <Delay = 7.01>
ST_561 : Operation 2498 [1/4] (6.43ns)   --->   "%tmp_28_18 = fadd float %tmp_27_18, %tmp_28_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2498 'fadd' 'tmp_28_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 2499 [1/4] (6.43ns)   --->   "%tmp_30_18 = fadd float %tmp_29_18, %tmp_30_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2499 'fadd' 'tmp_30_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 2500 [1/3] (7.01ns)   --->   "%tmp_27_19 = fmul float %lA_load_20, %lx_load_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2500 'fmul' 'tmp_27_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 2501 [1/3] (7.01ns)   --->   "%tmp_29_19 = fmul float %lB_load_20, %lx_load_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2501 'fmul' 'tmp_29_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_24_20 = or i14 %tmp_18, 21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2502 'or' 'tmp_24_20' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2503 [1/1] (0.00ns)   --->   "%tmp_25_20 = zext i14 %tmp_24_20 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2503 'zext' 'tmp_25_20' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2504 [1/1] (0.00ns)   --->   "%lA_addr_22 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2504 'getelementptr' 'lA_addr_22' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2505 [2/2] (1.23ns)   --->   "%lA_load_21 = load float* %lA_addr_22, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2505 'load' 'lA_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_561 : Operation 2506 [1/1] (0.00ns)   --->   "%lB_addr_22 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2506 'getelementptr' 'lB_addr_22' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2507 [2/2] (1.23ns)   --->   "%lB_load_21 = load float* %lB_addr_22, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2507 'load' 'lB_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 562 <SV = 156> <Delay = 6.43>
ST_562 : Operation 2508 [4/4] (6.43ns)   --->   "%tmp_28_19 = fadd float %tmp_27_19, %tmp_28_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2508 'fadd' 'tmp_28_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 2509 [4/4] (6.43ns)   --->   "%tmp_30_19 = fadd float %tmp_29_19, %tmp_30_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2509 'fadd' 'tmp_30_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 2510 [1/2] (1.23ns)   --->   "%lA_load_21 = load float* %lA_addr_22, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2510 'load' 'lA_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_562 : Operation 2511 [1/2] (1.23ns)   --->   "%lB_load_21 = load float* %lB_addr_22, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2511 'load' 'lB_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 563 <SV = 157> <Delay = 7.01>
ST_563 : Operation 2512 [3/4] (6.43ns)   --->   "%tmp_28_19 = fadd float %tmp_27_19, %tmp_28_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2512 'fadd' 'tmp_28_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 2513 [3/4] (6.43ns)   --->   "%tmp_30_19 = fadd float %tmp_29_19, %tmp_30_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2513 'fadd' 'tmp_30_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 2514 [3/3] (7.01ns)   --->   "%tmp_27_20 = fmul float %lA_load_21, %lx_load_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2514 'fmul' 'tmp_27_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 2515 [3/3] (7.01ns)   --->   "%tmp_29_20 = fmul float %lB_load_21, %lx_load_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2515 'fmul' 'tmp_29_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 158> <Delay = 7.01>
ST_564 : Operation 2516 [2/4] (6.43ns)   --->   "%tmp_28_19 = fadd float %tmp_27_19, %tmp_28_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2516 'fadd' 'tmp_28_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 2517 [2/4] (6.43ns)   --->   "%tmp_30_19 = fadd float %tmp_29_19, %tmp_30_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2517 'fadd' 'tmp_30_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 2518 [2/3] (7.01ns)   --->   "%tmp_27_20 = fmul float %lA_load_21, %lx_load_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2518 'fmul' 'tmp_27_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 2519 [2/3] (7.01ns)   --->   "%tmp_29_20 = fmul float %lB_load_21, %lx_load_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2519 'fmul' 'tmp_29_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 159> <Delay = 7.01>
ST_565 : Operation 2520 [1/4] (6.43ns)   --->   "%tmp_28_19 = fadd float %tmp_27_19, %tmp_28_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2520 'fadd' 'tmp_28_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 2521 [1/4] (6.43ns)   --->   "%tmp_30_19 = fadd float %tmp_29_19, %tmp_30_18" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2521 'fadd' 'tmp_30_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 2522 [1/3] (7.01ns)   --->   "%tmp_27_20 = fmul float %lA_load_21, %lx_load_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2522 'fmul' 'tmp_27_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 2523 [1/3] (7.01ns)   --->   "%tmp_29_20 = fmul float %lB_load_21, %lx_load_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2523 'fmul' 'tmp_29_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 2524 [1/1] (0.00ns)   --->   "%tmp_24_21 = or i14 %tmp_18, 22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2524 'or' 'tmp_24_21' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_25_21 = zext i14 %tmp_24_21 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2525 'zext' 'tmp_25_21' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 2526 [1/1] (0.00ns)   --->   "%lA_addr_23 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2526 'getelementptr' 'lA_addr_23' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 2527 [2/2] (1.23ns)   --->   "%lA_load_22 = load float* %lA_addr_23, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2527 'load' 'lA_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_565 : Operation 2528 [1/1] (0.00ns)   --->   "%lB_addr_23 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2528 'getelementptr' 'lB_addr_23' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 2529 [2/2] (1.23ns)   --->   "%lB_load_22 = load float* %lB_addr_23, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2529 'load' 'lB_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 566 <SV = 160> <Delay = 6.43>
ST_566 : Operation 2530 [4/4] (6.43ns)   --->   "%tmp_28_20 = fadd float %tmp_27_20, %tmp_28_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2530 'fadd' 'tmp_28_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 2531 [4/4] (6.43ns)   --->   "%tmp_30_20 = fadd float %tmp_29_20, %tmp_30_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2531 'fadd' 'tmp_30_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 2532 [1/2] (1.23ns)   --->   "%lA_load_22 = load float* %lA_addr_23, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2532 'load' 'lA_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_566 : Operation 2533 [1/2] (1.23ns)   --->   "%lB_load_22 = load float* %lB_addr_23, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2533 'load' 'lB_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 567 <SV = 161> <Delay = 7.01>
ST_567 : Operation 2534 [3/4] (6.43ns)   --->   "%tmp_28_20 = fadd float %tmp_27_20, %tmp_28_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2534 'fadd' 'tmp_28_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_567 : Operation 2535 [3/4] (6.43ns)   --->   "%tmp_30_20 = fadd float %tmp_29_20, %tmp_30_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2535 'fadd' 'tmp_30_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_567 : Operation 2536 [3/3] (7.01ns)   --->   "%tmp_27_21 = fmul float %lA_load_22, %lx_load_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2536 'fmul' 'tmp_27_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_567 : Operation 2537 [3/3] (7.01ns)   --->   "%tmp_29_21 = fmul float %lB_load_22, %lx_load_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2537 'fmul' 'tmp_29_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 162> <Delay = 7.01>
ST_568 : Operation 2538 [2/4] (6.43ns)   --->   "%tmp_28_20 = fadd float %tmp_27_20, %tmp_28_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2538 'fadd' 'tmp_28_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 2539 [2/4] (6.43ns)   --->   "%tmp_30_20 = fadd float %tmp_29_20, %tmp_30_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2539 'fadd' 'tmp_30_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 2540 [2/3] (7.01ns)   --->   "%tmp_27_21 = fmul float %lA_load_22, %lx_load_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2540 'fmul' 'tmp_27_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 2541 [2/3] (7.01ns)   --->   "%tmp_29_21 = fmul float %lB_load_22, %lx_load_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2541 'fmul' 'tmp_29_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 163> <Delay = 7.01>
ST_569 : Operation 2542 [1/4] (6.43ns)   --->   "%tmp_28_20 = fadd float %tmp_27_20, %tmp_28_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2542 'fadd' 'tmp_28_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 2543 [1/4] (6.43ns)   --->   "%tmp_30_20 = fadd float %tmp_29_20, %tmp_30_19" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2543 'fadd' 'tmp_30_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 2544 [1/3] (7.01ns)   --->   "%tmp_27_21 = fmul float %lA_load_22, %lx_load_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2544 'fmul' 'tmp_27_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 2545 [1/3] (7.01ns)   --->   "%tmp_29_21 = fmul float %lB_load_22, %lx_load_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2545 'fmul' 'tmp_29_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 2546 [1/1] (0.00ns)   --->   "%tmp_24_22 = or i14 %tmp_18, 23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2546 'or' 'tmp_24_22' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 2547 [1/1] (0.00ns)   --->   "%tmp_25_22 = zext i14 %tmp_24_22 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2547 'zext' 'tmp_25_22' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 2548 [1/1] (0.00ns)   --->   "%lA_addr_24 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2548 'getelementptr' 'lA_addr_24' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 2549 [2/2] (1.23ns)   --->   "%lA_load_23 = load float* %lA_addr_24, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2549 'load' 'lA_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_569 : Operation 2550 [1/1] (0.00ns)   --->   "%lB_addr_24 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2550 'getelementptr' 'lB_addr_24' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 2551 [2/2] (1.23ns)   --->   "%lB_load_23 = load float* %lB_addr_24, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2551 'load' 'lB_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 570 <SV = 164> <Delay = 6.43>
ST_570 : Operation 2552 [4/4] (6.43ns)   --->   "%tmp_28_21 = fadd float %tmp_27_21, %tmp_28_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2552 'fadd' 'tmp_28_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 2553 [4/4] (6.43ns)   --->   "%tmp_30_21 = fadd float %tmp_29_21, %tmp_30_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2553 'fadd' 'tmp_30_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 2554 [1/2] (1.23ns)   --->   "%lA_load_23 = load float* %lA_addr_24, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2554 'load' 'lA_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_570 : Operation 2555 [1/2] (1.23ns)   --->   "%lB_load_23 = load float* %lB_addr_24, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2555 'load' 'lB_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 571 <SV = 165> <Delay = 7.01>
ST_571 : Operation 2556 [3/4] (6.43ns)   --->   "%tmp_28_21 = fadd float %tmp_27_21, %tmp_28_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2556 'fadd' 'tmp_28_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_571 : Operation 2557 [3/4] (6.43ns)   --->   "%tmp_30_21 = fadd float %tmp_29_21, %tmp_30_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2557 'fadd' 'tmp_30_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_571 : Operation 2558 [3/3] (7.01ns)   --->   "%tmp_27_22 = fmul float %lA_load_23, %lx_load_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2558 'fmul' 'tmp_27_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_571 : Operation 2559 [3/3] (7.01ns)   --->   "%tmp_29_22 = fmul float %lB_load_23, %lx_load_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2559 'fmul' 'tmp_29_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 166> <Delay = 7.01>
ST_572 : Operation 2560 [2/4] (6.43ns)   --->   "%tmp_28_21 = fadd float %tmp_27_21, %tmp_28_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2560 'fadd' 'tmp_28_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 2561 [2/4] (6.43ns)   --->   "%tmp_30_21 = fadd float %tmp_29_21, %tmp_30_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2561 'fadd' 'tmp_30_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 2562 [2/3] (7.01ns)   --->   "%tmp_27_22 = fmul float %lA_load_23, %lx_load_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2562 'fmul' 'tmp_27_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 2563 [2/3] (7.01ns)   --->   "%tmp_29_22 = fmul float %lB_load_23, %lx_load_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2563 'fmul' 'tmp_29_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 167> <Delay = 7.01>
ST_573 : Operation 2564 [1/4] (6.43ns)   --->   "%tmp_28_21 = fadd float %tmp_27_21, %tmp_28_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2564 'fadd' 'tmp_28_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 2565 [1/4] (6.43ns)   --->   "%tmp_30_21 = fadd float %tmp_29_21, %tmp_30_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2565 'fadd' 'tmp_30_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 2566 [1/3] (7.01ns)   --->   "%tmp_27_22 = fmul float %lA_load_23, %lx_load_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2566 'fmul' 'tmp_27_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 2567 [1/3] (7.01ns)   --->   "%tmp_29_22 = fmul float %lB_load_23, %lx_load_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2567 'fmul' 'tmp_29_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 2568 [1/1] (0.00ns)   --->   "%tmp_24_23 = or i14 %tmp_18, 24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2568 'or' 'tmp_24_23' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_25_23 = zext i14 %tmp_24_23 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2569 'zext' 'tmp_25_23' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 2570 [1/1] (0.00ns)   --->   "%lA_addr_25 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2570 'getelementptr' 'lA_addr_25' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 2571 [2/2] (1.23ns)   --->   "%lA_load_24 = load float* %lA_addr_25, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2571 'load' 'lA_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_573 : Operation 2572 [1/1] (0.00ns)   --->   "%lB_addr_25 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2572 'getelementptr' 'lB_addr_25' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 2573 [2/2] (1.23ns)   --->   "%lB_load_24 = load float* %lB_addr_25, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2573 'load' 'lB_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 574 <SV = 168> <Delay = 6.43>
ST_574 : Operation 2574 [4/4] (6.43ns)   --->   "%tmp_28_22 = fadd float %tmp_27_22, %tmp_28_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2574 'fadd' 'tmp_28_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 2575 [4/4] (6.43ns)   --->   "%tmp_30_22 = fadd float %tmp_29_22, %tmp_30_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2575 'fadd' 'tmp_30_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 2576 [1/2] (1.23ns)   --->   "%lA_load_24 = load float* %lA_addr_25, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2576 'load' 'lA_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_574 : Operation 2577 [1/2] (1.23ns)   --->   "%lB_load_24 = load float* %lB_addr_25, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2577 'load' 'lB_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 575 <SV = 169> <Delay = 7.01>
ST_575 : Operation 2578 [3/4] (6.43ns)   --->   "%tmp_28_22 = fadd float %tmp_27_22, %tmp_28_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2578 'fadd' 'tmp_28_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_575 : Operation 2579 [3/4] (6.43ns)   --->   "%tmp_30_22 = fadd float %tmp_29_22, %tmp_30_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2579 'fadd' 'tmp_30_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_575 : Operation 2580 [3/3] (7.01ns)   --->   "%tmp_27_23 = fmul float %lA_load_24, %lx_load_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2580 'fmul' 'tmp_27_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_575 : Operation 2581 [3/3] (7.01ns)   --->   "%tmp_29_23 = fmul float %lB_load_24, %lx_load_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2581 'fmul' 'tmp_29_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 170> <Delay = 7.01>
ST_576 : Operation 2582 [2/4] (6.43ns)   --->   "%tmp_28_22 = fadd float %tmp_27_22, %tmp_28_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2582 'fadd' 'tmp_28_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 2583 [2/4] (6.43ns)   --->   "%tmp_30_22 = fadd float %tmp_29_22, %tmp_30_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2583 'fadd' 'tmp_30_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 2584 [2/3] (7.01ns)   --->   "%tmp_27_23 = fmul float %lA_load_24, %lx_load_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2584 'fmul' 'tmp_27_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 2585 [2/3] (7.01ns)   --->   "%tmp_29_23 = fmul float %lB_load_24, %lx_load_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2585 'fmul' 'tmp_29_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 171> <Delay = 7.01>
ST_577 : Operation 2586 [1/4] (6.43ns)   --->   "%tmp_28_22 = fadd float %tmp_27_22, %tmp_28_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2586 'fadd' 'tmp_28_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 2587 [1/4] (6.43ns)   --->   "%tmp_30_22 = fadd float %tmp_29_22, %tmp_30_21" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2587 'fadd' 'tmp_30_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 2588 [1/3] (7.01ns)   --->   "%tmp_27_23 = fmul float %lA_load_24, %lx_load_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2588 'fmul' 'tmp_27_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 2589 [1/3] (7.01ns)   --->   "%tmp_29_23 = fmul float %lB_load_24, %lx_load_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2589 'fmul' 'tmp_29_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 2590 [1/1] (0.00ns)   --->   "%tmp_24_24 = or i14 %tmp_18, 25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2590 'or' 'tmp_24_24' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 2591 [1/1] (0.00ns)   --->   "%tmp_25_24 = zext i14 %tmp_24_24 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2591 'zext' 'tmp_25_24' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 2592 [1/1] (0.00ns)   --->   "%lA_addr_26 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2592 'getelementptr' 'lA_addr_26' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 2593 [2/2] (1.23ns)   --->   "%lA_load_25 = load float* %lA_addr_26, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2593 'load' 'lA_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_577 : Operation 2594 [1/1] (0.00ns)   --->   "%lB_addr_26 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2594 'getelementptr' 'lB_addr_26' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 2595 [2/2] (1.23ns)   --->   "%lB_load_25 = load float* %lB_addr_26, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2595 'load' 'lB_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 578 <SV = 172> <Delay = 6.43>
ST_578 : Operation 2596 [4/4] (6.43ns)   --->   "%tmp_28_23 = fadd float %tmp_27_23, %tmp_28_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2596 'fadd' 'tmp_28_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 2597 [4/4] (6.43ns)   --->   "%tmp_30_23 = fadd float %tmp_29_23, %tmp_30_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2597 'fadd' 'tmp_30_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 2598 [1/2] (1.23ns)   --->   "%lA_load_25 = load float* %lA_addr_26, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2598 'load' 'lA_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_578 : Operation 2599 [1/2] (1.23ns)   --->   "%lB_load_25 = load float* %lB_addr_26, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2599 'load' 'lB_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 579 <SV = 173> <Delay = 7.01>
ST_579 : Operation 2600 [3/4] (6.43ns)   --->   "%tmp_28_23 = fadd float %tmp_27_23, %tmp_28_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2600 'fadd' 'tmp_28_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 2601 [3/4] (6.43ns)   --->   "%tmp_30_23 = fadd float %tmp_29_23, %tmp_30_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2601 'fadd' 'tmp_30_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 2602 [3/3] (7.01ns)   --->   "%tmp_27_24 = fmul float %lA_load_25, %lx_load_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2602 'fmul' 'tmp_27_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 2603 [3/3] (7.01ns)   --->   "%tmp_29_24 = fmul float %lB_load_25, %lx_load_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2603 'fmul' 'tmp_29_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 174> <Delay = 7.01>
ST_580 : Operation 2604 [2/4] (6.43ns)   --->   "%tmp_28_23 = fadd float %tmp_27_23, %tmp_28_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2604 'fadd' 'tmp_28_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 2605 [2/4] (6.43ns)   --->   "%tmp_30_23 = fadd float %tmp_29_23, %tmp_30_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2605 'fadd' 'tmp_30_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 2606 [2/3] (7.01ns)   --->   "%tmp_27_24 = fmul float %lA_load_25, %lx_load_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2606 'fmul' 'tmp_27_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 2607 [2/3] (7.01ns)   --->   "%tmp_29_24 = fmul float %lB_load_25, %lx_load_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2607 'fmul' 'tmp_29_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 175> <Delay = 7.01>
ST_581 : Operation 2608 [1/4] (6.43ns)   --->   "%tmp_28_23 = fadd float %tmp_27_23, %tmp_28_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2608 'fadd' 'tmp_28_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 2609 [1/4] (6.43ns)   --->   "%tmp_30_23 = fadd float %tmp_29_23, %tmp_30_22" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2609 'fadd' 'tmp_30_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 2610 [1/3] (7.01ns)   --->   "%tmp_27_24 = fmul float %lA_load_25, %lx_load_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2610 'fmul' 'tmp_27_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 2611 [1/3] (7.01ns)   --->   "%tmp_29_24 = fmul float %lB_load_25, %lx_load_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2611 'fmul' 'tmp_29_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_24_25 = or i14 %tmp_18, 26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2612 'or' 'tmp_24_25' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 2613 [1/1] (0.00ns)   --->   "%tmp_25_25 = zext i14 %tmp_24_25 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2613 'zext' 'tmp_25_25' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 2614 [1/1] (0.00ns)   --->   "%lA_addr_27 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2614 'getelementptr' 'lA_addr_27' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 2615 [2/2] (1.23ns)   --->   "%lA_load_26 = load float* %lA_addr_27, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2615 'load' 'lA_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_581 : Operation 2616 [1/1] (0.00ns)   --->   "%lB_addr_27 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2616 'getelementptr' 'lB_addr_27' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 2617 [2/2] (1.23ns)   --->   "%lB_load_26 = load float* %lB_addr_27, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2617 'load' 'lB_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 582 <SV = 176> <Delay = 6.43>
ST_582 : Operation 2618 [4/4] (6.43ns)   --->   "%tmp_28_24 = fadd float %tmp_27_24, %tmp_28_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2618 'fadd' 'tmp_28_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 2619 [4/4] (6.43ns)   --->   "%tmp_30_24 = fadd float %tmp_29_24, %tmp_30_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2619 'fadd' 'tmp_30_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 2620 [1/2] (1.23ns)   --->   "%lA_load_26 = load float* %lA_addr_27, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2620 'load' 'lA_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_582 : Operation 2621 [1/2] (1.23ns)   --->   "%lB_load_26 = load float* %lB_addr_27, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2621 'load' 'lB_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 583 <SV = 177> <Delay = 7.01>
ST_583 : Operation 2622 [3/4] (6.43ns)   --->   "%tmp_28_24 = fadd float %tmp_27_24, %tmp_28_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2622 'fadd' 'tmp_28_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 2623 [3/4] (6.43ns)   --->   "%tmp_30_24 = fadd float %tmp_29_24, %tmp_30_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2623 'fadd' 'tmp_30_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 2624 [3/3] (7.01ns)   --->   "%tmp_27_25 = fmul float %lA_load_26, %lx_load_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2624 'fmul' 'tmp_27_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 2625 [3/3] (7.01ns)   --->   "%tmp_29_25 = fmul float %lB_load_26, %lx_load_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2625 'fmul' 'tmp_29_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 178> <Delay = 7.01>
ST_584 : Operation 2626 [2/4] (6.43ns)   --->   "%tmp_28_24 = fadd float %tmp_27_24, %tmp_28_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2626 'fadd' 'tmp_28_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 2627 [2/4] (6.43ns)   --->   "%tmp_30_24 = fadd float %tmp_29_24, %tmp_30_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2627 'fadd' 'tmp_30_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 2628 [2/3] (7.01ns)   --->   "%tmp_27_25 = fmul float %lA_load_26, %lx_load_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2628 'fmul' 'tmp_27_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 2629 [2/3] (7.01ns)   --->   "%tmp_29_25 = fmul float %lB_load_26, %lx_load_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2629 'fmul' 'tmp_29_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 179> <Delay = 7.01>
ST_585 : Operation 2630 [1/4] (6.43ns)   --->   "%tmp_28_24 = fadd float %tmp_27_24, %tmp_28_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2630 'fadd' 'tmp_28_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 2631 [1/4] (6.43ns)   --->   "%tmp_30_24 = fadd float %tmp_29_24, %tmp_30_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2631 'fadd' 'tmp_30_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 2632 [1/3] (7.01ns)   --->   "%tmp_27_25 = fmul float %lA_load_26, %lx_load_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2632 'fmul' 'tmp_27_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 2633 [1/3] (7.01ns)   --->   "%tmp_29_25 = fmul float %lB_load_26, %lx_load_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2633 'fmul' 'tmp_29_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 2634 [1/1] (0.00ns)   --->   "%tmp_24_26 = or i14 %tmp_18, 27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2634 'or' 'tmp_24_26' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 2635 [1/1] (0.00ns)   --->   "%tmp_25_26 = zext i14 %tmp_24_26 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2635 'zext' 'tmp_25_26' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 2636 [1/1] (0.00ns)   --->   "%lA_addr_28 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2636 'getelementptr' 'lA_addr_28' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 2637 [2/2] (1.23ns)   --->   "%lA_load_27 = load float* %lA_addr_28, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2637 'load' 'lA_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_585 : Operation 2638 [1/1] (0.00ns)   --->   "%lB_addr_28 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2638 'getelementptr' 'lB_addr_28' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 2639 [2/2] (1.23ns)   --->   "%lB_load_27 = load float* %lB_addr_28, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2639 'load' 'lB_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 586 <SV = 180> <Delay = 6.43>
ST_586 : Operation 2640 [4/4] (6.43ns)   --->   "%tmp_28_25 = fadd float %tmp_27_25, %tmp_28_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2640 'fadd' 'tmp_28_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 2641 [4/4] (6.43ns)   --->   "%tmp_30_25 = fadd float %tmp_29_25, %tmp_30_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2641 'fadd' 'tmp_30_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 2642 [1/2] (1.23ns)   --->   "%lA_load_27 = load float* %lA_addr_28, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2642 'load' 'lA_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_586 : Operation 2643 [1/2] (1.23ns)   --->   "%lB_load_27 = load float* %lB_addr_28, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2643 'load' 'lB_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 587 <SV = 181> <Delay = 7.01>
ST_587 : Operation 2644 [3/4] (6.43ns)   --->   "%tmp_28_25 = fadd float %tmp_27_25, %tmp_28_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2644 'fadd' 'tmp_28_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_587 : Operation 2645 [3/4] (6.43ns)   --->   "%tmp_30_25 = fadd float %tmp_29_25, %tmp_30_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2645 'fadd' 'tmp_30_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_587 : Operation 2646 [3/3] (7.01ns)   --->   "%tmp_27_26 = fmul float %lA_load_27, %lx_load_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2646 'fmul' 'tmp_27_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_587 : Operation 2647 [3/3] (7.01ns)   --->   "%tmp_29_26 = fmul float %lB_load_27, %lx_load_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2647 'fmul' 'tmp_29_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 182> <Delay = 7.01>
ST_588 : Operation 2648 [2/4] (6.43ns)   --->   "%tmp_28_25 = fadd float %tmp_27_25, %tmp_28_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2648 'fadd' 'tmp_28_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 2649 [2/4] (6.43ns)   --->   "%tmp_30_25 = fadd float %tmp_29_25, %tmp_30_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2649 'fadd' 'tmp_30_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 2650 [2/3] (7.01ns)   --->   "%tmp_27_26 = fmul float %lA_load_27, %lx_load_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2650 'fmul' 'tmp_27_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 2651 [2/3] (7.01ns)   --->   "%tmp_29_26 = fmul float %lB_load_27, %lx_load_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2651 'fmul' 'tmp_29_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 183> <Delay = 7.01>
ST_589 : Operation 2652 [1/4] (6.43ns)   --->   "%tmp_28_25 = fadd float %tmp_27_25, %tmp_28_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2652 'fadd' 'tmp_28_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 2653 [1/4] (6.43ns)   --->   "%tmp_30_25 = fadd float %tmp_29_25, %tmp_30_24" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2653 'fadd' 'tmp_30_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 2654 [1/3] (7.01ns)   --->   "%tmp_27_26 = fmul float %lA_load_27, %lx_load_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2654 'fmul' 'tmp_27_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 2655 [1/3] (7.01ns)   --->   "%tmp_29_26 = fmul float %lB_load_27, %lx_load_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2655 'fmul' 'tmp_29_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 2656 [1/1] (0.00ns)   --->   "%tmp_24_27 = or i14 %tmp_18, 28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2656 'or' 'tmp_24_27' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 2657 [1/1] (0.00ns)   --->   "%tmp_25_27 = zext i14 %tmp_24_27 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2657 'zext' 'tmp_25_27' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 2658 [1/1] (0.00ns)   --->   "%lA_addr_29 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2658 'getelementptr' 'lA_addr_29' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 2659 [2/2] (1.23ns)   --->   "%lA_load_28 = load float* %lA_addr_29, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2659 'load' 'lA_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_589 : Operation 2660 [1/1] (0.00ns)   --->   "%lB_addr_29 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2660 'getelementptr' 'lB_addr_29' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 2661 [2/2] (1.23ns)   --->   "%lB_load_28 = load float* %lB_addr_29, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2661 'load' 'lB_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 590 <SV = 184> <Delay = 6.43>
ST_590 : Operation 2662 [4/4] (6.43ns)   --->   "%tmp_28_26 = fadd float %tmp_27_26, %tmp_28_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2662 'fadd' 'tmp_28_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 2663 [4/4] (6.43ns)   --->   "%tmp_30_26 = fadd float %tmp_29_26, %tmp_30_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2663 'fadd' 'tmp_30_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 2664 [1/2] (1.23ns)   --->   "%lA_load_28 = load float* %lA_addr_29, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2664 'load' 'lA_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_590 : Operation 2665 [1/2] (1.23ns)   --->   "%lB_load_28 = load float* %lB_addr_29, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2665 'load' 'lB_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 591 <SV = 185> <Delay = 7.01>
ST_591 : Operation 2666 [3/4] (6.43ns)   --->   "%tmp_28_26 = fadd float %tmp_27_26, %tmp_28_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2666 'fadd' 'tmp_28_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 2667 [3/4] (6.43ns)   --->   "%tmp_30_26 = fadd float %tmp_29_26, %tmp_30_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2667 'fadd' 'tmp_30_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 2668 [3/3] (7.01ns)   --->   "%tmp_27_27 = fmul float %lA_load_28, %lx_load_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2668 'fmul' 'tmp_27_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 2669 [3/3] (7.01ns)   --->   "%tmp_29_27 = fmul float %lB_load_28, %lx_load_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2669 'fmul' 'tmp_29_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 186> <Delay = 7.01>
ST_592 : Operation 2670 [2/4] (6.43ns)   --->   "%tmp_28_26 = fadd float %tmp_27_26, %tmp_28_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2670 'fadd' 'tmp_28_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 2671 [2/4] (6.43ns)   --->   "%tmp_30_26 = fadd float %tmp_29_26, %tmp_30_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2671 'fadd' 'tmp_30_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 2672 [2/3] (7.01ns)   --->   "%tmp_27_27 = fmul float %lA_load_28, %lx_load_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2672 'fmul' 'tmp_27_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 2673 [2/3] (7.01ns)   --->   "%tmp_29_27 = fmul float %lB_load_28, %lx_load_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2673 'fmul' 'tmp_29_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 187> <Delay = 7.01>
ST_593 : Operation 2674 [1/4] (6.43ns)   --->   "%tmp_28_26 = fadd float %tmp_27_26, %tmp_28_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2674 'fadd' 'tmp_28_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 2675 [1/4] (6.43ns)   --->   "%tmp_30_26 = fadd float %tmp_29_26, %tmp_30_25" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2675 'fadd' 'tmp_30_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 2676 [1/3] (7.01ns)   --->   "%tmp_27_27 = fmul float %lA_load_28, %lx_load_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2676 'fmul' 'tmp_27_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 2677 [1/3] (7.01ns)   --->   "%tmp_29_27 = fmul float %lB_load_28, %lx_load_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2677 'fmul' 'tmp_29_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 2678 [1/1] (0.00ns)   --->   "%tmp_24_28 = or i14 %tmp_18, 29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2678 'or' 'tmp_24_28' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 2679 [1/1] (0.00ns)   --->   "%tmp_25_28 = zext i14 %tmp_24_28 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2679 'zext' 'tmp_25_28' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 2680 [1/1] (0.00ns)   --->   "%lA_addr_30 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2680 'getelementptr' 'lA_addr_30' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 2681 [2/2] (1.23ns)   --->   "%lA_load_29 = load float* %lA_addr_30, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2681 'load' 'lA_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_593 : Operation 2682 [1/1] (0.00ns)   --->   "%lB_addr_30 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2682 'getelementptr' 'lB_addr_30' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 2683 [2/2] (1.23ns)   --->   "%lB_load_29 = load float* %lB_addr_30, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2683 'load' 'lB_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 594 <SV = 188> <Delay = 6.43>
ST_594 : Operation 2684 [4/4] (6.43ns)   --->   "%tmp_28_27 = fadd float %tmp_27_27, %tmp_28_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2684 'fadd' 'tmp_28_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 2685 [4/4] (6.43ns)   --->   "%tmp_30_27 = fadd float %tmp_29_27, %tmp_30_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2685 'fadd' 'tmp_30_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 2686 [1/2] (1.23ns)   --->   "%lA_load_29 = load float* %lA_addr_30, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2686 'load' 'lA_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_594 : Operation 2687 [1/2] (1.23ns)   --->   "%lB_load_29 = load float* %lB_addr_30, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2687 'load' 'lB_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 595 <SV = 189> <Delay = 7.01>
ST_595 : Operation 2688 [3/4] (6.43ns)   --->   "%tmp_28_27 = fadd float %tmp_27_27, %tmp_28_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2688 'fadd' 'tmp_28_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 2689 [3/4] (6.43ns)   --->   "%tmp_30_27 = fadd float %tmp_29_27, %tmp_30_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2689 'fadd' 'tmp_30_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 2690 [3/3] (7.01ns)   --->   "%tmp_27_28 = fmul float %lA_load_29, %lx_load_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2690 'fmul' 'tmp_27_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 2691 [3/3] (7.01ns)   --->   "%tmp_29_28 = fmul float %lB_load_29, %lx_load_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2691 'fmul' 'tmp_29_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 190> <Delay = 7.01>
ST_596 : Operation 2692 [2/4] (6.43ns)   --->   "%tmp_28_27 = fadd float %tmp_27_27, %tmp_28_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2692 'fadd' 'tmp_28_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 2693 [2/4] (6.43ns)   --->   "%tmp_30_27 = fadd float %tmp_29_27, %tmp_30_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2693 'fadd' 'tmp_30_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 2694 [2/3] (7.01ns)   --->   "%tmp_27_28 = fmul float %lA_load_29, %lx_load_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2694 'fmul' 'tmp_27_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 2695 [2/3] (7.01ns)   --->   "%tmp_29_28 = fmul float %lB_load_29, %lx_load_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2695 'fmul' 'tmp_29_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 191> <Delay = 7.01>
ST_597 : Operation 2696 [1/4] (6.43ns)   --->   "%tmp_28_27 = fadd float %tmp_27_27, %tmp_28_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2696 'fadd' 'tmp_28_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 2697 [1/4] (6.43ns)   --->   "%tmp_30_27 = fadd float %tmp_29_27, %tmp_30_26" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2697 'fadd' 'tmp_30_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 2698 [1/3] (7.01ns)   --->   "%tmp_27_28 = fmul float %lA_load_29, %lx_load_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2698 'fmul' 'tmp_27_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 2699 [1/3] (7.01ns)   --->   "%tmp_29_28 = fmul float %lB_load_29, %lx_load_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2699 'fmul' 'tmp_29_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 2700 [1/1] (0.00ns)   --->   "%tmp_24_29 = or i14 %tmp_18, 30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2700 'or' 'tmp_24_29' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2701 [1/1] (0.00ns)   --->   "%tmp_25_29 = zext i14 %tmp_24_29 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2701 'zext' 'tmp_25_29' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2702 [1/1] (0.00ns)   --->   "%lA_addr_31 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2702 'getelementptr' 'lA_addr_31' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2703 [2/2] (1.23ns)   --->   "%lA_load_30 = load float* %lA_addr_31, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2703 'load' 'lA_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_597 : Operation 2704 [1/1] (0.00ns)   --->   "%lB_addr_31 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2704 'getelementptr' 'lB_addr_31' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2705 [2/2] (1.23ns)   --->   "%lB_load_30 = load float* %lB_addr_31, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2705 'load' 'lB_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 598 <SV = 192> <Delay = 6.43>
ST_598 : Operation 2706 [4/4] (6.43ns)   --->   "%tmp_28_28 = fadd float %tmp_27_28, %tmp_28_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2706 'fadd' 'tmp_28_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 2707 [4/4] (6.43ns)   --->   "%tmp_30_28 = fadd float %tmp_29_28, %tmp_30_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2707 'fadd' 'tmp_30_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 2708 [1/2] (1.23ns)   --->   "%lA_load_30 = load float* %lA_addr_31, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2708 'load' 'lA_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_598 : Operation 2709 [1/2] (1.23ns)   --->   "%lB_load_30 = load float* %lB_addr_31, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2709 'load' 'lB_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 599 <SV = 193> <Delay = 7.01>
ST_599 : Operation 2710 [3/4] (6.43ns)   --->   "%tmp_28_28 = fadd float %tmp_27_28, %tmp_28_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2710 'fadd' 'tmp_28_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 2711 [3/4] (6.43ns)   --->   "%tmp_30_28 = fadd float %tmp_29_28, %tmp_30_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2711 'fadd' 'tmp_30_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 2712 [3/3] (7.01ns)   --->   "%tmp_27_29 = fmul float %lA_load_30, %lx_load_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2712 'fmul' 'tmp_27_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 2713 [3/3] (7.01ns)   --->   "%tmp_29_29 = fmul float %lB_load_30, %lx_load_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2713 'fmul' 'tmp_29_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 194> <Delay = 7.01>
ST_600 : Operation 2714 [2/4] (6.43ns)   --->   "%tmp_28_28 = fadd float %tmp_27_28, %tmp_28_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2714 'fadd' 'tmp_28_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 2715 [2/4] (6.43ns)   --->   "%tmp_30_28 = fadd float %tmp_29_28, %tmp_30_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2715 'fadd' 'tmp_30_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 2716 [2/3] (7.01ns)   --->   "%tmp_27_29 = fmul float %lA_load_30, %lx_load_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2716 'fmul' 'tmp_27_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 2717 [2/3] (7.01ns)   --->   "%tmp_29_29 = fmul float %lB_load_30, %lx_load_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2717 'fmul' 'tmp_29_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 195> <Delay = 7.01>
ST_601 : Operation 2718 [1/4] (6.43ns)   --->   "%tmp_28_28 = fadd float %tmp_27_28, %tmp_28_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2718 'fadd' 'tmp_28_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 2719 [1/4] (6.43ns)   --->   "%tmp_30_28 = fadd float %tmp_29_28, %tmp_30_27" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2719 'fadd' 'tmp_30_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 2720 [1/3] (7.01ns)   --->   "%tmp_27_29 = fmul float %lA_load_30, %lx_load_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2720 'fmul' 'tmp_27_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 2721 [1/3] (7.01ns)   --->   "%tmp_29_29 = fmul float %lB_load_30, %lx_load_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2721 'fmul' 'tmp_29_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 2722 [1/1] (0.00ns)   --->   "%tmp_24_30 = or i14 %tmp_18, 31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2722 'or' 'tmp_24_30' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 2723 [1/1] (0.00ns)   --->   "%tmp_25_30 = zext i14 %tmp_24_30 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2723 'zext' 'tmp_25_30' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 2724 [1/1] (0.00ns)   --->   "%lA_addr_32 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2724 'getelementptr' 'lA_addr_32' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 2725 [2/2] (1.23ns)   --->   "%lA_load_31 = load float* %lA_addr_32, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2725 'load' 'lA_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_601 : Operation 2726 [1/1] (0.00ns)   --->   "%lB_addr_32 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2726 'getelementptr' 'lB_addr_32' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 2727 [2/2] (1.23ns)   --->   "%lB_load_31 = load float* %lB_addr_32, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2727 'load' 'lB_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 602 <SV = 196> <Delay = 6.43>
ST_602 : Operation 2728 [4/4] (6.43ns)   --->   "%tmp_28_29 = fadd float %tmp_27_29, %tmp_28_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2728 'fadd' 'tmp_28_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 2729 [4/4] (6.43ns)   --->   "%tmp_30_29 = fadd float %tmp_29_29, %tmp_30_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2729 'fadd' 'tmp_30_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 2730 [1/2] (1.23ns)   --->   "%lA_load_31 = load float* %lA_addr_32, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2730 'load' 'lA_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_602 : Operation 2731 [1/2] (1.23ns)   --->   "%lB_load_31 = load float* %lB_addr_32, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2731 'load' 'lB_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 603 <SV = 197> <Delay = 7.01>
ST_603 : Operation 2732 [3/4] (6.43ns)   --->   "%tmp_28_29 = fadd float %tmp_27_29, %tmp_28_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2732 'fadd' 'tmp_28_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 2733 [3/4] (6.43ns)   --->   "%tmp_30_29 = fadd float %tmp_29_29, %tmp_30_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2733 'fadd' 'tmp_30_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 2734 [3/3] (7.01ns)   --->   "%tmp_27_30 = fmul float %lA_load_31, %lx_load_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2734 'fmul' 'tmp_27_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 2735 [3/3] (7.01ns)   --->   "%tmp_29_30 = fmul float %lB_load_31, %lx_load_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2735 'fmul' 'tmp_29_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 198> <Delay = 7.01>
ST_604 : Operation 2736 [2/4] (6.43ns)   --->   "%tmp_28_29 = fadd float %tmp_27_29, %tmp_28_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2736 'fadd' 'tmp_28_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 2737 [2/4] (6.43ns)   --->   "%tmp_30_29 = fadd float %tmp_29_29, %tmp_30_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2737 'fadd' 'tmp_30_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 2738 [2/3] (7.01ns)   --->   "%tmp_27_30 = fmul float %lA_load_31, %lx_load_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2738 'fmul' 'tmp_27_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 2739 [2/3] (7.01ns)   --->   "%tmp_29_30 = fmul float %lB_load_31, %lx_load_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2739 'fmul' 'tmp_29_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 199> <Delay = 7.01>
ST_605 : Operation 2740 [1/4] (6.43ns)   --->   "%tmp_28_29 = fadd float %tmp_27_29, %tmp_28_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2740 'fadd' 'tmp_28_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 2741 [1/4] (6.43ns)   --->   "%tmp_30_29 = fadd float %tmp_29_29, %tmp_30_28" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2741 'fadd' 'tmp_30_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 2742 [1/3] (7.01ns)   --->   "%tmp_27_30 = fmul float %lA_load_31, %lx_load_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2742 'fmul' 'tmp_27_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 2743 [1/3] (7.01ns)   --->   "%tmp_29_30 = fmul float %lB_load_31, %lx_load_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2743 'fmul' 'tmp_29_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 2744 [1/1] (0.00ns)   --->   "%tmp_24_31 = or i14 %tmp_18, 32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2744 'or' 'tmp_24_31' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 2745 [1/1] (0.00ns)   --->   "%tmp_25_31 = zext i14 %tmp_24_31 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2745 'zext' 'tmp_25_31' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 2746 [1/1] (0.00ns)   --->   "%lA_addr_33 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2746 'getelementptr' 'lA_addr_33' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 2747 [2/2] (1.23ns)   --->   "%lA_load_32 = load float* %lA_addr_33, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2747 'load' 'lA_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_605 : Operation 2748 [1/1] (0.00ns)   --->   "%lB_addr_33 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2748 'getelementptr' 'lB_addr_33' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 2749 [2/2] (1.23ns)   --->   "%lB_load_32 = load float* %lB_addr_33, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2749 'load' 'lB_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 606 <SV = 200> <Delay = 6.43>
ST_606 : Operation 2750 [4/4] (6.43ns)   --->   "%tmp_28_30 = fadd float %tmp_27_30, %tmp_28_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2750 'fadd' 'tmp_28_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 2751 [4/4] (6.43ns)   --->   "%tmp_30_30 = fadd float %tmp_29_30, %tmp_30_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2751 'fadd' 'tmp_30_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 2752 [1/2] (1.23ns)   --->   "%lA_load_32 = load float* %lA_addr_33, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2752 'load' 'lA_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_606 : Operation 2753 [1/2] (1.23ns)   --->   "%lB_load_32 = load float* %lB_addr_33, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2753 'load' 'lB_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 607 <SV = 201> <Delay = 7.01>
ST_607 : Operation 2754 [3/4] (6.43ns)   --->   "%tmp_28_30 = fadd float %tmp_27_30, %tmp_28_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2754 'fadd' 'tmp_28_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 2755 [3/4] (6.43ns)   --->   "%tmp_30_30 = fadd float %tmp_29_30, %tmp_30_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2755 'fadd' 'tmp_30_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 2756 [3/3] (7.01ns)   --->   "%tmp_27_31 = fmul float %lA_load_32, %lx_load_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2756 'fmul' 'tmp_27_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 2757 [3/3] (7.01ns)   --->   "%tmp_29_31 = fmul float %lB_load_32, %lx_load_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2757 'fmul' 'tmp_29_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 202> <Delay = 7.01>
ST_608 : Operation 2758 [2/4] (6.43ns)   --->   "%tmp_28_30 = fadd float %tmp_27_30, %tmp_28_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2758 'fadd' 'tmp_28_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 2759 [2/4] (6.43ns)   --->   "%tmp_30_30 = fadd float %tmp_29_30, %tmp_30_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2759 'fadd' 'tmp_30_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 2760 [2/3] (7.01ns)   --->   "%tmp_27_31 = fmul float %lA_load_32, %lx_load_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2760 'fmul' 'tmp_27_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 2761 [2/3] (7.01ns)   --->   "%tmp_29_31 = fmul float %lB_load_32, %lx_load_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2761 'fmul' 'tmp_29_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 203> <Delay = 7.01>
ST_609 : Operation 2762 [1/4] (6.43ns)   --->   "%tmp_28_30 = fadd float %tmp_27_30, %tmp_28_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2762 'fadd' 'tmp_28_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 2763 [1/4] (6.43ns)   --->   "%tmp_30_30 = fadd float %tmp_29_30, %tmp_30_29" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2763 'fadd' 'tmp_30_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 2764 [1/3] (7.01ns)   --->   "%tmp_27_31 = fmul float %lA_load_32, %lx_load_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2764 'fmul' 'tmp_27_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 2765 [1/3] (7.01ns)   --->   "%tmp_29_31 = fmul float %lB_load_32, %lx_load_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2765 'fmul' 'tmp_29_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 2766 [1/1] (0.00ns)   --->   "%tmp_24_32 = or i14 %tmp_18, 33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2766 'or' 'tmp_24_32' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_25_32 = zext i14 %tmp_24_32 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2767 'zext' 'tmp_25_32' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 2768 [1/1] (0.00ns)   --->   "%lA_addr_34 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2768 'getelementptr' 'lA_addr_34' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 2769 [2/2] (1.23ns)   --->   "%lA_load_33 = load float* %lA_addr_34, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2769 'load' 'lA_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_609 : Operation 2770 [1/1] (0.00ns)   --->   "%lB_addr_34 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2770 'getelementptr' 'lB_addr_34' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 2771 [2/2] (1.23ns)   --->   "%lB_load_33 = load float* %lB_addr_34, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2771 'load' 'lB_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 610 <SV = 204> <Delay = 6.43>
ST_610 : Operation 2772 [4/4] (6.43ns)   --->   "%tmp_28_31 = fadd float %tmp_27_31, %tmp_28_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2772 'fadd' 'tmp_28_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 2773 [4/4] (6.43ns)   --->   "%tmp_30_31 = fadd float %tmp_29_31, %tmp_30_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2773 'fadd' 'tmp_30_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 2774 [1/2] (1.23ns)   --->   "%lA_load_33 = load float* %lA_addr_34, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2774 'load' 'lA_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_610 : Operation 2775 [1/2] (1.23ns)   --->   "%lB_load_33 = load float* %lB_addr_34, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2775 'load' 'lB_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 611 <SV = 205> <Delay = 7.01>
ST_611 : Operation 2776 [3/4] (6.43ns)   --->   "%tmp_28_31 = fadd float %tmp_27_31, %tmp_28_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2776 'fadd' 'tmp_28_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 2777 [3/4] (6.43ns)   --->   "%tmp_30_31 = fadd float %tmp_29_31, %tmp_30_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2777 'fadd' 'tmp_30_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 2778 [3/3] (7.01ns)   --->   "%tmp_27_32 = fmul float %lA_load_33, %lx_load_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2778 'fmul' 'tmp_27_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 2779 [3/3] (7.01ns)   --->   "%tmp_29_32 = fmul float %lB_load_33, %lx_load_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2779 'fmul' 'tmp_29_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 206> <Delay = 7.01>
ST_612 : Operation 2780 [2/4] (6.43ns)   --->   "%tmp_28_31 = fadd float %tmp_27_31, %tmp_28_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2780 'fadd' 'tmp_28_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 2781 [2/4] (6.43ns)   --->   "%tmp_30_31 = fadd float %tmp_29_31, %tmp_30_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2781 'fadd' 'tmp_30_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 2782 [2/3] (7.01ns)   --->   "%tmp_27_32 = fmul float %lA_load_33, %lx_load_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2782 'fmul' 'tmp_27_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 2783 [2/3] (7.01ns)   --->   "%tmp_29_32 = fmul float %lB_load_33, %lx_load_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2783 'fmul' 'tmp_29_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 613 <SV = 207> <Delay = 7.01>
ST_613 : Operation 2784 [1/4] (6.43ns)   --->   "%tmp_28_31 = fadd float %tmp_27_31, %tmp_28_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2784 'fadd' 'tmp_28_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 2785 [1/4] (6.43ns)   --->   "%tmp_30_31 = fadd float %tmp_29_31, %tmp_30_30" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2785 'fadd' 'tmp_30_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 2786 [1/3] (7.01ns)   --->   "%tmp_27_32 = fmul float %lA_load_33, %lx_load_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2786 'fmul' 'tmp_27_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 2787 [1/3] (7.01ns)   --->   "%tmp_29_32 = fmul float %lB_load_33, %lx_load_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2787 'fmul' 'tmp_29_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 2788 [1/1] (0.00ns)   --->   "%tmp_24_33 = or i14 %tmp_18, 34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2788 'or' 'tmp_24_33' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 2789 [1/1] (0.00ns)   --->   "%tmp_25_33 = zext i14 %tmp_24_33 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2789 'zext' 'tmp_25_33' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 2790 [1/1] (0.00ns)   --->   "%lA_addr_35 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2790 'getelementptr' 'lA_addr_35' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 2791 [2/2] (1.23ns)   --->   "%lA_load_34 = load float* %lA_addr_35, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2791 'load' 'lA_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_613 : Operation 2792 [1/1] (0.00ns)   --->   "%lB_addr_35 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2792 'getelementptr' 'lB_addr_35' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 2793 [2/2] (1.23ns)   --->   "%lB_load_34 = load float* %lB_addr_35, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2793 'load' 'lB_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 614 <SV = 208> <Delay = 6.43>
ST_614 : Operation 2794 [4/4] (6.43ns)   --->   "%tmp_28_32 = fadd float %tmp_27_32, %tmp_28_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2794 'fadd' 'tmp_28_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 2795 [4/4] (6.43ns)   --->   "%tmp_30_32 = fadd float %tmp_29_32, %tmp_30_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2795 'fadd' 'tmp_30_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 2796 [1/2] (1.23ns)   --->   "%lA_load_34 = load float* %lA_addr_35, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2796 'load' 'lA_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_614 : Operation 2797 [1/2] (1.23ns)   --->   "%lB_load_34 = load float* %lB_addr_35, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2797 'load' 'lB_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 615 <SV = 209> <Delay = 7.01>
ST_615 : Operation 2798 [3/4] (6.43ns)   --->   "%tmp_28_32 = fadd float %tmp_27_32, %tmp_28_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2798 'fadd' 'tmp_28_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 2799 [3/4] (6.43ns)   --->   "%tmp_30_32 = fadd float %tmp_29_32, %tmp_30_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2799 'fadd' 'tmp_30_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 2800 [3/3] (7.01ns)   --->   "%tmp_27_33 = fmul float %lA_load_34, %lx_load_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2800 'fmul' 'tmp_27_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 2801 [3/3] (7.01ns)   --->   "%tmp_29_33 = fmul float %lB_load_34, %lx_load_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2801 'fmul' 'tmp_29_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 210> <Delay = 7.01>
ST_616 : Operation 2802 [2/4] (6.43ns)   --->   "%tmp_28_32 = fadd float %tmp_27_32, %tmp_28_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2802 'fadd' 'tmp_28_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 2803 [2/4] (6.43ns)   --->   "%tmp_30_32 = fadd float %tmp_29_32, %tmp_30_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2803 'fadd' 'tmp_30_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 2804 [2/3] (7.01ns)   --->   "%tmp_27_33 = fmul float %lA_load_34, %lx_load_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2804 'fmul' 'tmp_27_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 2805 [2/3] (7.01ns)   --->   "%tmp_29_33 = fmul float %lB_load_34, %lx_load_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2805 'fmul' 'tmp_29_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 617 <SV = 211> <Delay = 7.01>
ST_617 : Operation 2806 [1/4] (6.43ns)   --->   "%tmp_28_32 = fadd float %tmp_27_32, %tmp_28_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2806 'fadd' 'tmp_28_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 2807 [1/4] (6.43ns)   --->   "%tmp_30_32 = fadd float %tmp_29_32, %tmp_30_31" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2807 'fadd' 'tmp_30_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 2808 [1/3] (7.01ns)   --->   "%tmp_27_33 = fmul float %lA_load_34, %lx_load_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2808 'fmul' 'tmp_27_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 2809 [1/3] (7.01ns)   --->   "%tmp_29_33 = fmul float %lB_load_34, %lx_load_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2809 'fmul' 'tmp_29_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 2810 [1/1] (0.00ns)   --->   "%tmp_24_34 = or i14 %tmp_18, 35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2810 'or' 'tmp_24_34' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 2811 [1/1] (0.00ns)   --->   "%tmp_25_34 = zext i14 %tmp_24_34 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2811 'zext' 'tmp_25_34' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 2812 [1/1] (0.00ns)   --->   "%lA_addr_36 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2812 'getelementptr' 'lA_addr_36' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 2813 [2/2] (1.23ns)   --->   "%lA_load_35 = load float* %lA_addr_36, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2813 'load' 'lA_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_617 : Operation 2814 [1/1] (0.00ns)   --->   "%lB_addr_36 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2814 'getelementptr' 'lB_addr_36' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 2815 [2/2] (1.23ns)   --->   "%lB_load_35 = load float* %lB_addr_36, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2815 'load' 'lB_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 618 <SV = 212> <Delay = 6.43>
ST_618 : Operation 2816 [4/4] (6.43ns)   --->   "%tmp_28_33 = fadd float %tmp_27_33, %tmp_28_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2816 'fadd' 'tmp_28_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 2817 [4/4] (6.43ns)   --->   "%tmp_30_33 = fadd float %tmp_29_33, %tmp_30_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2817 'fadd' 'tmp_30_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 2818 [1/2] (1.23ns)   --->   "%lA_load_35 = load float* %lA_addr_36, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2818 'load' 'lA_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_618 : Operation 2819 [1/2] (1.23ns)   --->   "%lB_load_35 = load float* %lB_addr_36, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2819 'load' 'lB_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 619 <SV = 213> <Delay = 7.01>
ST_619 : Operation 2820 [3/4] (6.43ns)   --->   "%tmp_28_33 = fadd float %tmp_27_33, %tmp_28_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2820 'fadd' 'tmp_28_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 2821 [3/4] (6.43ns)   --->   "%tmp_30_33 = fadd float %tmp_29_33, %tmp_30_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2821 'fadd' 'tmp_30_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 2822 [3/3] (7.01ns)   --->   "%tmp_27_34 = fmul float %lA_load_35, %lx_load_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2822 'fmul' 'tmp_27_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 2823 [3/3] (7.01ns)   --->   "%tmp_29_34 = fmul float %lB_load_35, %lx_load_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2823 'fmul' 'tmp_29_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 620 <SV = 214> <Delay = 7.01>
ST_620 : Operation 2824 [2/4] (6.43ns)   --->   "%tmp_28_33 = fadd float %tmp_27_33, %tmp_28_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2824 'fadd' 'tmp_28_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 2825 [2/4] (6.43ns)   --->   "%tmp_30_33 = fadd float %tmp_29_33, %tmp_30_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2825 'fadd' 'tmp_30_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 2826 [2/3] (7.01ns)   --->   "%tmp_27_34 = fmul float %lA_load_35, %lx_load_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2826 'fmul' 'tmp_27_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 2827 [2/3] (7.01ns)   --->   "%tmp_29_34 = fmul float %lB_load_35, %lx_load_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2827 'fmul' 'tmp_29_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 621 <SV = 215> <Delay = 7.01>
ST_621 : Operation 2828 [1/4] (6.43ns)   --->   "%tmp_28_33 = fadd float %tmp_27_33, %tmp_28_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2828 'fadd' 'tmp_28_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 2829 [1/4] (6.43ns)   --->   "%tmp_30_33 = fadd float %tmp_29_33, %tmp_30_32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2829 'fadd' 'tmp_30_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 2830 [1/3] (7.01ns)   --->   "%tmp_27_34 = fmul float %lA_load_35, %lx_load_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2830 'fmul' 'tmp_27_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 2831 [1/3] (7.01ns)   --->   "%tmp_29_34 = fmul float %lB_load_35, %lx_load_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2831 'fmul' 'tmp_29_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 2832 [1/1] (0.00ns)   --->   "%tmp_24_35 = or i14 %tmp_18, 36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2832 'or' 'tmp_24_35' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 2833 [1/1] (0.00ns)   --->   "%tmp_25_35 = zext i14 %tmp_24_35 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2833 'zext' 'tmp_25_35' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 2834 [1/1] (0.00ns)   --->   "%lA_addr_37 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2834 'getelementptr' 'lA_addr_37' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 2835 [2/2] (1.23ns)   --->   "%lA_load_36 = load float* %lA_addr_37, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2835 'load' 'lA_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_621 : Operation 2836 [1/1] (0.00ns)   --->   "%lB_addr_37 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2836 'getelementptr' 'lB_addr_37' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 2837 [2/2] (1.23ns)   --->   "%lB_load_36 = load float* %lB_addr_37, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2837 'load' 'lB_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 622 <SV = 216> <Delay = 6.43>
ST_622 : Operation 2838 [4/4] (6.43ns)   --->   "%tmp_28_34 = fadd float %tmp_27_34, %tmp_28_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2838 'fadd' 'tmp_28_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 2839 [4/4] (6.43ns)   --->   "%tmp_30_34 = fadd float %tmp_29_34, %tmp_30_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2839 'fadd' 'tmp_30_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 2840 [1/2] (1.23ns)   --->   "%lA_load_36 = load float* %lA_addr_37, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2840 'load' 'lA_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_622 : Operation 2841 [1/2] (1.23ns)   --->   "%lB_load_36 = load float* %lB_addr_37, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2841 'load' 'lB_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 623 <SV = 217> <Delay = 7.01>
ST_623 : Operation 2842 [3/4] (6.43ns)   --->   "%tmp_28_34 = fadd float %tmp_27_34, %tmp_28_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2842 'fadd' 'tmp_28_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 2843 [3/4] (6.43ns)   --->   "%tmp_30_34 = fadd float %tmp_29_34, %tmp_30_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2843 'fadd' 'tmp_30_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 2844 [3/3] (7.01ns)   --->   "%tmp_27_35 = fmul float %lA_load_36, %lx_load_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2844 'fmul' 'tmp_27_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 2845 [3/3] (7.01ns)   --->   "%tmp_29_35 = fmul float %lB_load_36, %lx_load_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2845 'fmul' 'tmp_29_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 218> <Delay = 7.01>
ST_624 : Operation 2846 [2/4] (6.43ns)   --->   "%tmp_28_34 = fadd float %tmp_27_34, %tmp_28_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2846 'fadd' 'tmp_28_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 2847 [2/4] (6.43ns)   --->   "%tmp_30_34 = fadd float %tmp_29_34, %tmp_30_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2847 'fadd' 'tmp_30_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 2848 [2/3] (7.01ns)   --->   "%tmp_27_35 = fmul float %lA_load_36, %lx_load_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2848 'fmul' 'tmp_27_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 2849 [2/3] (7.01ns)   --->   "%tmp_29_35 = fmul float %lB_load_36, %lx_load_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2849 'fmul' 'tmp_29_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 625 <SV = 219> <Delay = 7.01>
ST_625 : Operation 2850 [1/4] (6.43ns)   --->   "%tmp_28_34 = fadd float %tmp_27_34, %tmp_28_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2850 'fadd' 'tmp_28_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 2851 [1/4] (6.43ns)   --->   "%tmp_30_34 = fadd float %tmp_29_34, %tmp_30_33" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2851 'fadd' 'tmp_30_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 2852 [1/3] (7.01ns)   --->   "%tmp_27_35 = fmul float %lA_load_36, %lx_load_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2852 'fmul' 'tmp_27_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 2853 [1/3] (7.01ns)   --->   "%tmp_29_35 = fmul float %lB_load_36, %lx_load_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2853 'fmul' 'tmp_29_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 2854 [1/1] (0.00ns)   --->   "%tmp_24_36 = or i14 %tmp_18, 37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2854 'or' 'tmp_24_36' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 2855 [1/1] (0.00ns)   --->   "%tmp_25_36 = zext i14 %tmp_24_36 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2855 'zext' 'tmp_25_36' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 2856 [1/1] (0.00ns)   --->   "%lA_addr_38 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2856 'getelementptr' 'lA_addr_38' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 2857 [2/2] (1.23ns)   --->   "%lA_load_37 = load float* %lA_addr_38, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2857 'load' 'lA_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_625 : Operation 2858 [1/1] (0.00ns)   --->   "%lB_addr_38 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2858 'getelementptr' 'lB_addr_38' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 2859 [2/2] (1.23ns)   --->   "%lB_load_37 = load float* %lB_addr_38, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2859 'load' 'lB_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 626 <SV = 220> <Delay = 6.43>
ST_626 : Operation 2860 [4/4] (6.43ns)   --->   "%tmp_28_35 = fadd float %tmp_27_35, %tmp_28_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2860 'fadd' 'tmp_28_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 2861 [4/4] (6.43ns)   --->   "%tmp_30_35 = fadd float %tmp_29_35, %tmp_30_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2861 'fadd' 'tmp_30_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 2862 [1/2] (1.23ns)   --->   "%lA_load_37 = load float* %lA_addr_38, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2862 'load' 'lA_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_626 : Operation 2863 [1/2] (1.23ns)   --->   "%lB_load_37 = load float* %lB_addr_38, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2863 'load' 'lB_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 627 <SV = 221> <Delay = 7.01>
ST_627 : Operation 2864 [3/4] (6.43ns)   --->   "%tmp_28_35 = fadd float %tmp_27_35, %tmp_28_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2864 'fadd' 'tmp_28_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 2865 [3/4] (6.43ns)   --->   "%tmp_30_35 = fadd float %tmp_29_35, %tmp_30_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2865 'fadd' 'tmp_30_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 2866 [3/3] (7.01ns)   --->   "%tmp_27_36 = fmul float %lA_load_37, %lx_load_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2866 'fmul' 'tmp_27_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 2867 [3/3] (7.01ns)   --->   "%tmp_29_36 = fmul float %lB_load_37, %lx_load_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2867 'fmul' 'tmp_29_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 222> <Delay = 7.01>
ST_628 : Operation 2868 [2/4] (6.43ns)   --->   "%tmp_28_35 = fadd float %tmp_27_35, %tmp_28_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2868 'fadd' 'tmp_28_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 2869 [2/4] (6.43ns)   --->   "%tmp_30_35 = fadd float %tmp_29_35, %tmp_30_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2869 'fadd' 'tmp_30_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 2870 [2/3] (7.01ns)   --->   "%tmp_27_36 = fmul float %lA_load_37, %lx_load_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2870 'fmul' 'tmp_27_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 2871 [2/3] (7.01ns)   --->   "%tmp_29_36 = fmul float %lB_load_37, %lx_load_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2871 'fmul' 'tmp_29_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 223> <Delay = 7.01>
ST_629 : Operation 2872 [1/4] (6.43ns)   --->   "%tmp_28_35 = fadd float %tmp_27_35, %tmp_28_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2872 'fadd' 'tmp_28_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 2873 [1/4] (6.43ns)   --->   "%tmp_30_35 = fadd float %tmp_29_35, %tmp_30_34" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2873 'fadd' 'tmp_30_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 2874 [1/3] (7.01ns)   --->   "%tmp_27_36 = fmul float %lA_load_37, %lx_load_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2874 'fmul' 'tmp_27_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 2875 [1/3] (7.01ns)   --->   "%tmp_29_36 = fmul float %lB_load_37, %lx_load_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2875 'fmul' 'tmp_29_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 2876 [1/1] (0.00ns)   --->   "%tmp_24_37 = or i14 %tmp_18, 38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2876 'or' 'tmp_24_37' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 2877 [1/1] (0.00ns)   --->   "%tmp_25_37 = zext i14 %tmp_24_37 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2877 'zext' 'tmp_25_37' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 2878 [1/1] (0.00ns)   --->   "%lA_addr_39 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2878 'getelementptr' 'lA_addr_39' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 2879 [2/2] (1.23ns)   --->   "%lA_load_38 = load float* %lA_addr_39, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2879 'load' 'lA_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_629 : Operation 2880 [1/1] (0.00ns)   --->   "%lB_addr_39 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2880 'getelementptr' 'lB_addr_39' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 2881 [2/2] (1.23ns)   --->   "%lB_load_38 = load float* %lB_addr_39, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2881 'load' 'lB_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 630 <SV = 224> <Delay = 6.43>
ST_630 : Operation 2882 [4/4] (6.43ns)   --->   "%tmp_28_36 = fadd float %tmp_27_36, %tmp_28_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2882 'fadd' 'tmp_28_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 2883 [4/4] (6.43ns)   --->   "%tmp_30_36 = fadd float %tmp_29_36, %tmp_30_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2883 'fadd' 'tmp_30_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 2884 [1/2] (1.23ns)   --->   "%lA_load_38 = load float* %lA_addr_39, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2884 'load' 'lA_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_630 : Operation 2885 [1/2] (1.23ns)   --->   "%lB_load_38 = load float* %lB_addr_39, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2885 'load' 'lB_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 631 <SV = 225> <Delay = 7.01>
ST_631 : Operation 2886 [3/4] (6.43ns)   --->   "%tmp_28_36 = fadd float %tmp_27_36, %tmp_28_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2886 'fadd' 'tmp_28_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 2887 [3/4] (6.43ns)   --->   "%tmp_30_36 = fadd float %tmp_29_36, %tmp_30_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2887 'fadd' 'tmp_30_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 2888 [3/3] (7.01ns)   --->   "%tmp_27_37 = fmul float %lA_load_38, %lx_load_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2888 'fmul' 'tmp_27_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 2889 [3/3] (7.01ns)   --->   "%tmp_29_37 = fmul float %lB_load_38, %lx_load_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2889 'fmul' 'tmp_29_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 226> <Delay = 7.01>
ST_632 : Operation 2890 [2/4] (6.43ns)   --->   "%tmp_28_36 = fadd float %tmp_27_36, %tmp_28_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2890 'fadd' 'tmp_28_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 2891 [2/4] (6.43ns)   --->   "%tmp_30_36 = fadd float %tmp_29_36, %tmp_30_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2891 'fadd' 'tmp_30_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 2892 [2/3] (7.01ns)   --->   "%tmp_27_37 = fmul float %lA_load_38, %lx_load_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2892 'fmul' 'tmp_27_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 2893 [2/3] (7.01ns)   --->   "%tmp_29_37 = fmul float %lB_load_38, %lx_load_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2893 'fmul' 'tmp_29_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 227> <Delay = 7.01>
ST_633 : Operation 2894 [1/4] (6.43ns)   --->   "%tmp_28_36 = fadd float %tmp_27_36, %tmp_28_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2894 'fadd' 'tmp_28_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 2895 [1/4] (6.43ns)   --->   "%tmp_30_36 = fadd float %tmp_29_36, %tmp_30_35" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2895 'fadd' 'tmp_30_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 2896 [1/3] (7.01ns)   --->   "%tmp_27_37 = fmul float %lA_load_38, %lx_load_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2896 'fmul' 'tmp_27_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 2897 [1/3] (7.01ns)   --->   "%tmp_29_37 = fmul float %lB_load_38, %lx_load_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2897 'fmul' 'tmp_29_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 2898 [1/1] (0.00ns)   --->   "%tmp_24_38 = or i14 %tmp_18, 39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2898 'or' 'tmp_24_38' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 2899 [1/1] (0.00ns)   --->   "%tmp_25_38 = zext i14 %tmp_24_38 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2899 'zext' 'tmp_25_38' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 2900 [1/1] (0.00ns)   --->   "%lA_addr_40 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2900 'getelementptr' 'lA_addr_40' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 2901 [2/2] (1.23ns)   --->   "%lA_load_39 = load float* %lA_addr_40, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2901 'load' 'lA_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_633 : Operation 2902 [1/1] (0.00ns)   --->   "%lB_addr_40 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2902 'getelementptr' 'lB_addr_40' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 2903 [2/2] (1.23ns)   --->   "%lB_load_39 = load float* %lB_addr_40, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2903 'load' 'lB_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 634 <SV = 228> <Delay = 6.43>
ST_634 : Operation 2904 [4/4] (6.43ns)   --->   "%tmp_28_37 = fadd float %tmp_27_37, %tmp_28_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2904 'fadd' 'tmp_28_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 2905 [4/4] (6.43ns)   --->   "%tmp_30_37 = fadd float %tmp_29_37, %tmp_30_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2905 'fadd' 'tmp_30_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 2906 [1/2] (1.23ns)   --->   "%lA_load_39 = load float* %lA_addr_40, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2906 'load' 'lA_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_634 : Operation 2907 [1/2] (1.23ns)   --->   "%lB_load_39 = load float* %lB_addr_40, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2907 'load' 'lB_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 635 <SV = 229> <Delay = 7.01>
ST_635 : Operation 2908 [3/4] (6.43ns)   --->   "%tmp_28_37 = fadd float %tmp_27_37, %tmp_28_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2908 'fadd' 'tmp_28_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 2909 [3/4] (6.43ns)   --->   "%tmp_30_37 = fadd float %tmp_29_37, %tmp_30_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2909 'fadd' 'tmp_30_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 2910 [3/3] (7.01ns)   --->   "%tmp_27_38 = fmul float %lA_load_39, %lx_load_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2910 'fmul' 'tmp_27_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 2911 [3/3] (7.01ns)   --->   "%tmp_29_38 = fmul float %lB_load_39, %lx_load_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2911 'fmul' 'tmp_29_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 636 <SV = 230> <Delay = 7.01>
ST_636 : Operation 2912 [2/4] (6.43ns)   --->   "%tmp_28_37 = fadd float %tmp_27_37, %tmp_28_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2912 'fadd' 'tmp_28_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 2913 [2/4] (6.43ns)   --->   "%tmp_30_37 = fadd float %tmp_29_37, %tmp_30_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2913 'fadd' 'tmp_30_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 2914 [2/3] (7.01ns)   --->   "%tmp_27_38 = fmul float %lA_load_39, %lx_load_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2914 'fmul' 'tmp_27_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 2915 [2/3] (7.01ns)   --->   "%tmp_29_38 = fmul float %lB_load_39, %lx_load_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2915 'fmul' 'tmp_29_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 637 <SV = 231> <Delay = 7.01>
ST_637 : Operation 2916 [1/4] (6.43ns)   --->   "%tmp_28_37 = fadd float %tmp_27_37, %tmp_28_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2916 'fadd' 'tmp_28_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 2917 [1/4] (6.43ns)   --->   "%tmp_30_37 = fadd float %tmp_29_37, %tmp_30_36" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2917 'fadd' 'tmp_30_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 2918 [1/3] (7.01ns)   --->   "%tmp_27_38 = fmul float %lA_load_39, %lx_load_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2918 'fmul' 'tmp_27_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 2919 [1/3] (7.01ns)   --->   "%tmp_29_38 = fmul float %lB_load_39, %lx_load_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2919 'fmul' 'tmp_29_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_24_39 = or i14 %tmp_18, 40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2920 'or' 'tmp_24_39' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_25_39 = zext i14 %tmp_24_39 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2921 'zext' 'tmp_25_39' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 2922 [1/1] (0.00ns)   --->   "%lA_addr_41 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2922 'getelementptr' 'lA_addr_41' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 2923 [2/2] (1.23ns)   --->   "%lA_load_40 = load float* %lA_addr_41, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2923 'load' 'lA_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_637 : Operation 2924 [1/1] (0.00ns)   --->   "%lB_addr_41 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2924 'getelementptr' 'lB_addr_41' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 2925 [2/2] (1.23ns)   --->   "%lB_load_40 = load float* %lB_addr_41, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2925 'load' 'lB_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 638 <SV = 232> <Delay = 6.43>
ST_638 : Operation 2926 [4/4] (6.43ns)   --->   "%tmp_28_38 = fadd float %tmp_27_38, %tmp_28_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2926 'fadd' 'tmp_28_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 2927 [4/4] (6.43ns)   --->   "%tmp_30_38 = fadd float %tmp_29_38, %tmp_30_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2927 'fadd' 'tmp_30_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 2928 [1/2] (1.23ns)   --->   "%lA_load_40 = load float* %lA_addr_41, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2928 'load' 'lA_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_638 : Operation 2929 [1/2] (1.23ns)   --->   "%lB_load_40 = load float* %lB_addr_41, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2929 'load' 'lB_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 639 <SV = 233> <Delay = 7.01>
ST_639 : Operation 2930 [3/4] (6.43ns)   --->   "%tmp_28_38 = fadd float %tmp_27_38, %tmp_28_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2930 'fadd' 'tmp_28_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 2931 [3/4] (6.43ns)   --->   "%tmp_30_38 = fadd float %tmp_29_38, %tmp_30_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2931 'fadd' 'tmp_30_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 2932 [3/3] (7.01ns)   --->   "%tmp_27_39 = fmul float %lA_load_40, %lx_load_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2932 'fmul' 'tmp_27_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 2933 [3/3] (7.01ns)   --->   "%tmp_29_39 = fmul float %lB_load_40, %lx_load_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2933 'fmul' 'tmp_29_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 640 <SV = 234> <Delay = 7.01>
ST_640 : Operation 2934 [2/4] (6.43ns)   --->   "%tmp_28_38 = fadd float %tmp_27_38, %tmp_28_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2934 'fadd' 'tmp_28_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 2935 [2/4] (6.43ns)   --->   "%tmp_30_38 = fadd float %tmp_29_38, %tmp_30_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2935 'fadd' 'tmp_30_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 2936 [2/3] (7.01ns)   --->   "%tmp_27_39 = fmul float %lA_load_40, %lx_load_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2936 'fmul' 'tmp_27_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 2937 [2/3] (7.01ns)   --->   "%tmp_29_39 = fmul float %lB_load_40, %lx_load_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2937 'fmul' 'tmp_29_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 641 <SV = 235> <Delay = 7.01>
ST_641 : Operation 2938 [1/4] (6.43ns)   --->   "%tmp_28_38 = fadd float %tmp_27_38, %tmp_28_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2938 'fadd' 'tmp_28_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 2939 [1/4] (6.43ns)   --->   "%tmp_30_38 = fadd float %tmp_29_38, %tmp_30_37" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2939 'fadd' 'tmp_30_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 2940 [1/3] (7.01ns)   --->   "%tmp_27_39 = fmul float %lA_load_40, %lx_load_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2940 'fmul' 'tmp_27_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 2941 [1/3] (7.01ns)   --->   "%tmp_29_39 = fmul float %lB_load_40, %lx_load_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2941 'fmul' 'tmp_29_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 2942 [1/1] (0.00ns)   --->   "%tmp_24_40 = or i14 %tmp_18, 41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2942 'or' 'tmp_24_40' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 2943 [1/1] (0.00ns)   --->   "%tmp_25_40 = zext i14 %tmp_24_40 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2943 'zext' 'tmp_25_40' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 2944 [1/1] (0.00ns)   --->   "%lA_addr_42 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2944 'getelementptr' 'lA_addr_42' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 2945 [2/2] (1.23ns)   --->   "%lA_load_41 = load float* %lA_addr_42, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2945 'load' 'lA_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_641 : Operation 2946 [1/1] (0.00ns)   --->   "%lB_addr_42 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2946 'getelementptr' 'lB_addr_42' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 2947 [2/2] (1.23ns)   --->   "%lB_load_41 = load float* %lB_addr_42, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2947 'load' 'lB_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 642 <SV = 236> <Delay = 6.43>
ST_642 : Operation 2948 [4/4] (6.43ns)   --->   "%tmp_28_39 = fadd float %tmp_27_39, %tmp_28_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2948 'fadd' 'tmp_28_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 2949 [4/4] (6.43ns)   --->   "%tmp_30_39 = fadd float %tmp_29_39, %tmp_30_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2949 'fadd' 'tmp_30_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 2950 [1/2] (1.23ns)   --->   "%lA_load_41 = load float* %lA_addr_42, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2950 'load' 'lA_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_642 : Operation 2951 [1/2] (1.23ns)   --->   "%lB_load_41 = load float* %lB_addr_42, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2951 'load' 'lB_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 643 <SV = 237> <Delay = 7.01>
ST_643 : Operation 2952 [3/4] (6.43ns)   --->   "%tmp_28_39 = fadd float %tmp_27_39, %tmp_28_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2952 'fadd' 'tmp_28_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 2953 [3/4] (6.43ns)   --->   "%tmp_30_39 = fadd float %tmp_29_39, %tmp_30_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2953 'fadd' 'tmp_30_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 2954 [3/3] (7.01ns)   --->   "%tmp_27_40 = fmul float %lA_load_41, %lx_load_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2954 'fmul' 'tmp_27_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 2955 [3/3] (7.01ns)   --->   "%tmp_29_40 = fmul float %lB_load_41, %lx_load_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2955 'fmul' 'tmp_29_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 644 <SV = 238> <Delay = 7.01>
ST_644 : Operation 2956 [2/4] (6.43ns)   --->   "%tmp_28_39 = fadd float %tmp_27_39, %tmp_28_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2956 'fadd' 'tmp_28_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 2957 [2/4] (6.43ns)   --->   "%tmp_30_39 = fadd float %tmp_29_39, %tmp_30_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2957 'fadd' 'tmp_30_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 2958 [2/3] (7.01ns)   --->   "%tmp_27_40 = fmul float %lA_load_41, %lx_load_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2958 'fmul' 'tmp_27_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 2959 [2/3] (7.01ns)   --->   "%tmp_29_40 = fmul float %lB_load_41, %lx_load_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2959 'fmul' 'tmp_29_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 645 <SV = 239> <Delay = 7.01>
ST_645 : Operation 2960 [1/4] (6.43ns)   --->   "%tmp_28_39 = fadd float %tmp_27_39, %tmp_28_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2960 'fadd' 'tmp_28_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 2961 [1/4] (6.43ns)   --->   "%tmp_30_39 = fadd float %tmp_29_39, %tmp_30_38" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2961 'fadd' 'tmp_30_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 2962 [1/3] (7.01ns)   --->   "%tmp_27_40 = fmul float %lA_load_41, %lx_load_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2962 'fmul' 'tmp_27_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 2963 [1/3] (7.01ns)   --->   "%tmp_29_40 = fmul float %lB_load_41, %lx_load_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2963 'fmul' 'tmp_29_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_24_41 = or i14 %tmp_18, 42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2964 'or' 'tmp_24_41' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 2965 [1/1] (0.00ns)   --->   "%tmp_25_41 = zext i14 %tmp_24_41 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2965 'zext' 'tmp_25_41' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 2966 [1/1] (0.00ns)   --->   "%lA_addr_43 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2966 'getelementptr' 'lA_addr_43' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 2967 [2/2] (1.23ns)   --->   "%lA_load_42 = load float* %lA_addr_43, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2967 'load' 'lA_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_645 : Operation 2968 [1/1] (0.00ns)   --->   "%lB_addr_43 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2968 'getelementptr' 'lB_addr_43' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 2969 [2/2] (1.23ns)   --->   "%lB_load_42 = load float* %lB_addr_43, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2969 'load' 'lB_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 646 <SV = 240> <Delay = 6.43>
ST_646 : Operation 2970 [4/4] (6.43ns)   --->   "%tmp_28_40 = fadd float %tmp_27_40, %tmp_28_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2970 'fadd' 'tmp_28_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 2971 [4/4] (6.43ns)   --->   "%tmp_30_40 = fadd float %tmp_29_40, %tmp_30_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2971 'fadd' 'tmp_30_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 2972 [1/2] (1.23ns)   --->   "%lA_load_42 = load float* %lA_addr_43, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2972 'load' 'lA_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_646 : Operation 2973 [1/2] (1.23ns)   --->   "%lB_load_42 = load float* %lB_addr_43, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2973 'load' 'lB_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 647 <SV = 241> <Delay = 7.01>
ST_647 : Operation 2974 [3/4] (6.43ns)   --->   "%tmp_28_40 = fadd float %tmp_27_40, %tmp_28_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2974 'fadd' 'tmp_28_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 2975 [3/4] (6.43ns)   --->   "%tmp_30_40 = fadd float %tmp_29_40, %tmp_30_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2975 'fadd' 'tmp_30_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 2976 [3/3] (7.01ns)   --->   "%tmp_27_41 = fmul float %lA_load_42, %lx_load_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2976 'fmul' 'tmp_27_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 2977 [3/3] (7.01ns)   --->   "%tmp_29_41 = fmul float %lB_load_42, %lx_load_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2977 'fmul' 'tmp_29_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 648 <SV = 242> <Delay = 7.01>
ST_648 : Operation 2978 [2/4] (6.43ns)   --->   "%tmp_28_40 = fadd float %tmp_27_40, %tmp_28_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2978 'fadd' 'tmp_28_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 2979 [2/4] (6.43ns)   --->   "%tmp_30_40 = fadd float %tmp_29_40, %tmp_30_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2979 'fadd' 'tmp_30_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 2980 [2/3] (7.01ns)   --->   "%tmp_27_41 = fmul float %lA_load_42, %lx_load_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2980 'fmul' 'tmp_27_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 2981 [2/3] (7.01ns)   --->   "%tmp_29_41 = fmul float %lB_load_42, %lx_load_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2981 'fmul' 'tmp_29_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 649 <SV = 243> <Delay = 7.01>
ST_649 : Operation 2982 [1/4] (6.43ns)   --->   "%tmp_28_40 = fadd float %tmp_27_40, %tmp_28_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2982 'fadd' 'tmp_28_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 2983 [1/4] (6.43ns)   --->   "%tmp_30_40 = fadd float %tmp_29_40, %tmp_30_39" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2983 'fadd' 'tmp_30_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 2984 [1/3] (7.01ns)   --->   "%tmp_27_41 = fmul float %lA_load_42, %lx_load_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2984 'fmul' 'tmp_27_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 2985 [1/3] (7.01ns)   --->   "%tmp_29_41 = fmul float %lB_load_42, %lx_load_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2985 'fmul' 'tmp_29_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 2986 [1/1] (0.00ns)   --->   "%tmp_24_42 = or i14 %tmp_18, 43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2986 'or' 'tmp_24_42' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 2987 [1/1] (0.00ns)   --->   "%tmp_25_42 = zext i14 %tmp_24_42 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2987 'zext' 'tmp_25_42' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 2988 [1/1] (0.00ns)   --->   "%lA_addr_44 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2988 'getelementptr' 'lA_addr_44' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 2989 [2/2] (1.23ns)   --->   "%lA_load_43 = load float* %lA_addr_44, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2989 'load' 'lA_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_649 : Operation 2990 [1/1] (0.00ns)   --->   "%lB_addr_44 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2990 'getelementptr' 'lB_addr_44' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 2991 [2/2] (1.23ns)   --->   "%lB_load_43 = load float* %lB_addr_44, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2991 'load' 'lB_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 650 <SV = 244> <Delay = 6.43>
ST_650 : Operation 2992 [4/4] (6.43ns)   --->   "%tmp_28_41 = fadd float %tmp_27_41, %tmp_28_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2992 'fadd' 'tmp_28_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 2993 [4/4] (6.43ns)   --->   "%tmp_30_41 = fadd float %tmp_29_41, %tmp_30_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2993 'fadd' 'tmp_30_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 2994 [1/2] (1.23ns)   --->   "%lA_load_43 = load float* %lA_addr_44, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2994 'load' 'lA_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_650 : Operation 2995 [1/2] (1.23ns)   --->   "%lB_load_43 = load float* %lB_addr_44, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2995 'load' 'lB_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 651 <SV = 245> <Delay = 7.01>
ST_651 : Operation 2996 [3/4] (6.43ns)   --->   "%tmp_28_41 = fadd float %tmp_27_41, %tmp_28_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2996 'fadd' 'tmp_28_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 2997 [3/4] (6.43ns)   --->   "%tmp_30_41 = fadd float %tmp_29_41, %tmp_30_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2997 'fadd' 'tmp_30_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 2998 [3/3] (7.01ns)   --->   "%tmp_27_42 = fmul float %lA_load_43, %lx_load_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 2998 'fmul' 'tmp_27_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 2999 [3/3] (7.01ns)   --->   "%tmp_29_42 = fmul float %lB_load_43, %lx_load_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 2999 'fmul' 'tmp_29_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 652 <SV = 246> <Delay = 7.01>
ST_652 : Operation 3000 [2/4] (6.43ns)   --->   "%tmp_28_41 = fadd float %tmp_27_41, %tmp_28_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3000 'fadd' 'tmp_28_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 3001 [2/4] (6.43ns)   --->   "%tmp_30_41 = fadd float %tmp_29_41, %tmp_30_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3001 'fadd' 'tmp_30_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 3002 [2/3] (7.01ns)   --->   "%tmp_27_42 = fmul float %lA_load_43, %lx_load_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3002 'fmul' 'tmp_27_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 3003 [2/3] (7.01ns)   --->   "%tmp_29_42 = fmul float %lB_load_43, %lx_load_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3003 'fmul' 'tmp_29_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 653 <SV = 247> <Delay = 7.01>
ST_653 : Operation 3004 [1/4] (6.43ns)   --->   "%tmp_28_41 = fadd float %tmp_27_41, %tmp_28_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3004 'fadd' 'tmp_28_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3005 [1/4] (6.43ns)   --->   "%tmp_30_41 = fadd float %tmp_29_41, %tmp_30_40" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3005 'fadd' 'tmp_30_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3006 [1/3] (7.01ns)   --->   "%tmp_27_42 = fmul float %lA_load_43, %lx_load_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3006 'fmul' 'tmp_27_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3007 [1/3] (7.01ns)   --->   "%tmp_29_42 = fmul float %lB_load_43, %lx_load_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3007 'fmul' 'tmp_29_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3008 [1/1] (0.00ns)   --->   "%tmp_24_43 = or i14 %tmp_18, 44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3008 'or' 'tmp_24_43' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 3009 [1/1] (0.00ns)   --->   "%tmp_25_43 = zext i14 %tmp_24_43 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3009 'zext' 'tmp_25_43' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 3010 [1/1] (0.00ns)   --->   "%lA_addr_45 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3010 'getelementptr' 'lA_addr_45' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 3011 [2/2] (1.23ns)   --->   "%lA_load_44 = load float* %lA_addr_45, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3011 'load' 'lA_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_653 : Operation 3012 [1/1] (0.00ns)   --->   "%lB_addr_45 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3012 'getelementptr' 'lB_addr_45' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 3013 [2/2] (1.23ns)   --->   "%lB_load_44 = load float* %lB_addr_45, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3013 'load' 'lB_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 654 <SV = 248> <Delay = 6.43>
ST_654 : Operation 3014 [4/4] (6.43ns)   --->   "%tmp_28_42 = fadd float %tmp_27_42, %tmp_28_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3014 'fadd' 'tmp_28_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 3015 [4/4] (6.43ns)   --->   "%tmp_30_42 = fadd float %tmp_29_42, %tmp_30_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3015 'fadd' 'tmp_30_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 3016 [1/2] (1.23ns)   --->   "%lA_load_44 = load float* %lA_addr_45, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3016 'load' 'lA_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_654 : Operation 3017 [1/2] (1.23ns)   --->   "%lB_load_44 = load float* %lB_addr_45, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3017 'load' 'lB_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 655 <SV = 249> <Delay = 7.01>
ST_655 : Operation 3018 [3/4] (6.43ns)   --->   "%tmp_28_42 = fadd float %tmp_27_42, %tmp_28_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3018 'fadd' 'tmp_28_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 3019 [3/4] (6.43ns)   --->   "%tmp_30_42 = fadd float %tmp_29_42, %tmp_30_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3019 'fadd' 'tmp_30_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 3020 [3/3] (7.01ns)   --->   "%tmp_27_43 = fmul float %lA_load_44, %lx_load_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3020 'fmul' 'tmp_27_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 3021 [3/3] (7.01ns)   --->   "%tmp_29_43 = fmul float %lB_load_44, %lx_load_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3021 'fmul' 'tmp_29_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 656 <SV = 250> <Delay = 7.01>
ST_656 : Operation 3022 [2/4] (6.43ns)   --->   "%tmp_28_42 = fadd float %tmp_27_42, %tmp_28_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3022 'fadd' 'tmp_28_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 3023 [2/4] (6.43ns)   --->   "%tmp_30_42 = fadd float %tmp_29_42, %tmp_30_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3023 'fadd' 'tmp_30_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 3024 [2/3] (7.01ns)   --->   "%tmp_27_43 = fmul float %lA_load_44, %lx_load_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3024 'fmul' 'tmp_27_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 3025 [2/3] (7.01ns)   --->   "%tmp_29_43 = fmul float %lB_load_44, %lx_load_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3025 'fmul' 'tmp_29_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 657 <SV = 251> <Delay = 7.01>
ST_657 : Operation 3026 [1/4] (6.43ns)   --->   "%tmp_28_42 = fadd float %tmp_27_42, %tmp_28_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3026 'fadd' 'tmp_28_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3027 [1/4] (6.43ns)   --->   "%tmp_30_42 = fadd float %tmp_29_42, %tmp_30_41" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3027 'fadd' 'tmp_30_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3028 [1/3] (7.01ns)   --->   "%tmp_27_43 = fmul float %lA_load_44, %lx_load_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3028 'fmul' 'tmp_27_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3029 [1/3] (7.01ns)   --->   "%tmp_29_43 = fmul float %lB_load_44, %lx_load_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3029 'fmul' 'tmp_29_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3030 [1/1] (0.00ns)   --->   "%tmp_24_44 = or i14 %tmp_18, 45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3030 'or' 'tmp_24_44' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_25_44 = zext i14 %tmp_24_44 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3031 'zext' 'tmp_25_44' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 3032 [1/1] (0.00ns)   --->   "%lA_addr_46 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3032 'getelementptr' 'lA_addr_46' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 3033 [2/2] (1.23ns)   --->   "%lA_load_45 = load float* %lA_addr_46, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3033 'load' 'lA_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_657 : Operation 3034 [1/1] (0.00ns)   --->   "%lB_addr_46 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3034 'getelementptr' 'lB_addr_46' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 3035 [2/2] (1.23ns)   --->   "%lB_load_45 = load float* %lB_addr_46, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3035 'load' 'lB_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 658 <SV = 252> <Delay = 6.43>
ST_658 : Operation 3036 [4/4] (6.43ns)   --->   "%tmp_28_43 = fadd float %tmp_27_43, %tmp_28_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3036 'fadd' 'tmp_28_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 3037 [4/4] (6.43ns)   --->   "%tmp_30_43 = fadd float %tmp_29_43, %tmp_30_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3037 'fadd' 'tmp_30_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 3038 [1/2] (1.23ns)   --->   "%lA_load_45 = load float* %lA_addr_46, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3038 'load' 'lA_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_658 : Operation 3039 [1/2] (1.23ns)   --->   "%lB_load_45 = load float* %lB_addr_46, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3039 'load' 'lB_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 659 <SV = 253> <Delay = 7.01>
ST_659 : Operation 3040 [3/4] (6.43ns)   --->   "%tmp_28_43 = fadd float %tmp_27_43, %tmp_28_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3040 'fadd' 'tmp_28_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 3041 [3/4] (6.43ns)   --->   "%tmp_30_43 = fadd float %tmp_29_43, %tmp_30_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3041 'fadd' 'tmp_30_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 3042 [3/3] (7.01ns)   --->   "%tmp_27_44 = fmul float %lA_load_45, %lx_load_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3042 'fmul' 'tmp_27_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 3043 [3/3] (7.01ns)   --->   "%tmp_29_44 = fmul float %lB_load_45, %lx_load_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3043 'fmul' 'tmp_29_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 660 <SV = 254> <Delay = 7.01>
ST_660 : Operation 3044 [2/4] (6.43ns)   --->   "%tmp_28_43 = fadd float %tmp_27_43, %tmp_28_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3044 'fadd' 'tmp_28_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 3045 [2/4] (6.43ns)   --->   "%tmp_30_43 = fadd float %tmp_29_43, %tmp_30_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3045 'fadd' 'tmp_30_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 3046 [2/3] (7.01ns)   --->   "%tmp_27_44 = fmul float %lA_load_45, %lx_load_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3046 'fmul' 'tmp_27_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 3047 [2/3] (7.01ns)   --->   "%tmp_29_44 = fmul float %lB_load_45, %lx_load_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3047 'fmul' 'tmp_29_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 661 <SV = 255> <Delay = 7.01>
ST_661 : Operation 3048 [1/4] (6.43ns)   --->   "%tmp_28_43 = fadd float %tmp_27_43, %tmp_28_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3048 'fadd' 'tmp_28_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3049 [1/4] (6.43ns)   --->   "%tmp_30_43 = fadd float %tmp_29_43, %tmp_30_42" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3049 'fadd' 'tmp_30_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3050 [1/3] (7.01ns)   --->   "%tmp_27_44 = fmul float %lA_load_45, %lx_load_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3050 'fmul' 'tmp_27_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3051 [1/3] (7.01ns)   --->   "%tmp_29_44 = fmul float %lB_load_45, %lx_load_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3051 'fmul' 'tmp_29_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3052 [1/1] (0.00ns)   --->   "%tmp_24_45 = or i14 %tmp_18, 46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3052 'or' 'tmp_24_45' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 3053 [1/1] (0.00ns)   --->   "%tmp_25_45 = zext i14 %tmp_24_45 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3053 'zext' 'tmp_25_45' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 3054 [1/1] (0.00ns)   --->   "%lA_addr_47 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3054 'getelementptr' 'lA_addr_47' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 3055 [2/2] (1.23ns)   --->   "%lA_load_46 = load float* %lA_addr_47, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3055 'load' 'lA_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_661 : Operation 3056 [1/1] (0.00ns)   --->   "%lB_addr_47 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3056 'getelementptr' 'lB_addr_47' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 3057 [2/2] (1.23ns)   --->   "%lB_load_46 = load float* %lB_addr_47, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3057 'load' 'lB_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 662 <SV = 256> <Delay = 6.43>
ST_662 : Operation 3058 [4/4] (6.43ns)   --->   "%tmp_28_44 = fadd float %tmp_27_44, %tmp_28_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3058 'fadd' 'tmp_28_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 3059 [4/4] (6.43ns)   --->   "%tmp_30_44 = fadd float %tmp_29_44, %tmp_30_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3059 'fadd' 'tmp_30_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 3060 [1/2] (1.23ns)   --->   "%lA_load_46 = load float* %lA_addr_47, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3060 'load' 'lA_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_662 : Operation 3061 [1/2] (1.23ns)   --->   "%lB_load_46 = load float* %lB_addr_47, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3061 'load' 'lB_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 663 <SV = 257> <Delay = 7.01>
ST_663 : Operation 3062 [3/4] (6.43ns)   --->   "%tmp_28_44 = fadd float %tmp_27_44, %tmp_28_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3062 'fadd' 'tmp_28_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 3063 [3/4] (6.43ns)   --->   "%tmp_30_44 = fadd float %tmp_29_44, %tmp_30_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3063 'fadd' 'tmp_30_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 3064 [3/3] (7.01ns)   --->   "%tmp_27_45 = fmul float %lA_load_46, %lx_load_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3064 'fmul' 'tmp_27_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 3065 [3/3] (7.01ns)   --->   "%tmp_29_45 = fmul float %lB_load_46, %lx_load_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3065 'fmul' 'tmp_29_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 664 <SV = 258> <Delay = 7.01>
ST_664 : Operation 3066 [2/4] (6.43ns)   --->   "%tmp_28_44 = fadd float %tmp_27_44, %tmp_28_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3066 'fadd' 'tmp_28_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 3067 [2/4] (6.43ns)   --->   "%tmp_30_44 = fadd float %tmp_29_44, %tmp_30_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3067 'fadd' 'tmp_30_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 3068 [2/3] (7.01ns)   --->   "%tmp_27_45 = fmul float %lA_load_46, %lx_load_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3068 'fmul' 'tmp_27_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 3069 [2/3] (7.01ns)   --->   "%tmp_29_45 = fmul float %lB_load_46, %lx_load_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3069 'fmul' 'tmp_29_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 665 <SV = 259> <Delay = 7.01>
ST_665 : Operation 3070 [1/4] (6.43ns)   --->   "%tmp_28_44 = fadd float %tmp_27_44, %tmp_28_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3070 'fadd' 'tmp_28_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3071 [1/4] (6.43ns)   --->   "%tmp_30_44 = fadd float %tmp_29_44, %tmp_30_43" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3071 'fadd' 'tmp_30_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3072 [1/3] (7.01ns)   --->   "%tmp_27_45 = fmul float %lA_load_46, %lx_load_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3072 'fmul' 'tmp_27_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3073 [1/3] (7.01ns)   --->   "%tmp_29_45 = fmul float %lB_load_46, %lx_load_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3073 'fmul' 'tmp_29_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3074 [1/1] (0.00ns)   --->   "%tmp_24_46 = or i14 %tmp_18, 47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3074 'or' 'tmp_24_46' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 3075 [1/1] (0.00ns)   --->   "%tmp_25_46 = zext i14 %tmp_24_46 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3075 'zext' 'tmp_25_46' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 3076 [1/1] (0.00ns)   --->   "%lA_addr_48 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3076 'getelementptr' 'lA_addr_48' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 3077 [2/2] (1.23ns)   --->   "%lA_load_47 = load float* %lA_addr_48, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3077 'load' 'lA_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_665 : Operation 3078 [1/1] (0.00ns)   --->   "%lB_addr_48 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3078 'getelementptr' 'lB_addr_48' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 3079 [2/2] (1.23ns)   --->   "%lB_load_47 = load float* %lB_addr_48, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3079 'load' 'lB_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 666 <SV = 260> <Delay = 6.43>
ST_666 : Operation 3080 [4/4] (6.43ns)   --->   "%tmp_28_45 = fadd float %tmp_27_45, %tmp_28_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3080 'fadd' 'tmp_28_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 3081 [4/4] (6.43ns)   --->   "%tmp_30_45 = fadd float %tmp_29_45, %tmp_30_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3081 'fadd' 'tmp_30_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 3082 [1/2] (1.23ns)   --->   "%lA_load_47 = load float* %lA_addr_48, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3082 'load' 'lA_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_666 : Operation 3083 [1/2] (1.23ns)   --->   "%lB_load_47 = load float* %lB_addr_48, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3083 'load' 'lB_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 667 <SV = 261> <Delay = 7.01>
ST_667 : Operation 3084 [3/4] (6.43ns)   --->   "%tmp_28_45 = fadd float %tmp_27_45, %tmp_28_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3084 'fadd' 'tmp_28_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 3085 [3/4] (6.43ns)   --->   "%tmp_30_45 = fadd float %tmp_29_45, %tmp_30_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3085 'fadd' 'tmp_30_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 3086 [3/3] (7.01ns)   --->   "%tmp_27_46 = fmul float %lA_load_47, %lx_load_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3086 'fmul' 'tmp_27_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 3087 [3/3] (7.01ns)   --->   "%tmp_29_46 = fmul float %lB_load_47, %lx_load_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3087 'fmul' 'tmp_29_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 262> <Delay = 7.01>
ST_668 : Operation 3088 [2/4] (6.43ns)   --->   "%tmp_28_45 = fadd float %tmp_27_45, %tmp_28_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3088 'fadd' 'tmp_28_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 3089 [2/4] (6.43ns)   --->   "%tmp_30_45 = fadd float %tmp_29_45, %tmp_30_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3089 'fadd' 'tmp_30_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 3090 [2/3] (7.01ns)   --->   "%tmp_27_46 = fmul float %lA_load_47, %lx_load_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3090 'fmul' 'tmp_27_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 3091 [2/3] (7.01ns)   --->   "%tmp_29_46 = fmul float %lB_load_47, %lx_load_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3091 'fmul' 'tmp_29_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 263> <Delay = 7.01>
ST_669 : Operation 3092 [1/4] (6.43ns)   --->   "%tmp_28_45 = fadd float %tmp_27_45, %tmp_28_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3092 'fadd' 'tmp_28_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3093 [1/4] (6.43ns)   --->   "%tmp_30_45 = fadd float %tmp_29_45, %tmp_30_44" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3093 'fadd' 'tmp_30_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3094 [1/3] (7.01ns)   --->   "%tmp_27_46 = fmul float %lA_load_47, %lx_load_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3094 'fmul' 'tmp_27_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3095 [1/3] (7.01ns)   --->   "%tmp_29_46 = fmul float %lB_load_47, %lx_load_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3095 'fmul' 'tmp_29_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_24_47 = or i14 %tmp_18, 48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3096 'or' 'tmp_24_47' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3097 [1/1] (0.00ns)   --->   "%tmp_25_47 = zext i14 %tmp_24_47 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3097 'zext' 'tmp_25_47' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3098 [1/1] (0.00ns)   --->   "%lA_addr_49 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3098 'getelementptr' 'lA_addr_49' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3099 [2/2] (1.23ns)   --->   "%lA_load_48 = load float* %lA_addr_49, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3099 'load' 'lA_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_669 : Operation 3100 [1/1] (0.00ns)   --->   "%lB_addr_49 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3100 'getelementptr' 'lB_addr_49' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3101 [2/2] (1.23ns)   --->   "%lB_load_48 = load float* %lB_addr_49, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3101 'load' 'lB_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 670 <SV = 264> <Delay = 6.43>
ST_670 : Operation 3102 [4/4] (6.43ns)   --->   "%tmp_28_46 = fadd float %tmp_27_46, %tmp_28_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3102 'fadd' 'tmp_28_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3103 [4/4] (6.43ns)   --->   "%tmp_30_46 = fadd float %tmp_29_46, %tmp_30_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3103 'fadd' 'tmp_30_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3104 [1/2] (1.23ns)   --->   "%lA_load_48 = load float* %lA_addr_49, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3104 'load' 'lA_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_670 : Operation 3105 [1/2] (1.23ns)   --->   "%lB_load_48 = load float* %lB_addr_49, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3105 'load' 'lB_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 671 <SV = 265> <Delay = 7.01>
ST_671 : Operation 3106 [3/4] (6.43ns)   --->   "%tmp_28_46 = fadd float %tmp_27_46, %tmp_28_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3106 'fadd' 'tmp_28_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3107 [3/4] (6.43ns)   --->   "%tmp_30_46 = fadd float %tmp_29_46, %tmp_30_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3107 'fadd' 'tmp_30_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3108 [3/3] (7.01ns)   --->   "%tmp_27_47 = fmul float %lA_load_48, %lx_load_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3108 'fmul' 'tmp_27_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3109 [3/3] (7.01ns)   --->   "%tmp_29_47 = fmul float %lB_load_48, %lx_load_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3109 'fmul' 'tmp_29_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 266> <Delay = 7.01>
ST_672 : Operation 3110 [2/4] (6.43ns)   --->   "%tmp_28_46 = fadd float %tmp_27_46, %tmp_28_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3110 'fadd' 'tmp_28_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3111 [2/4] (6.43ns)   --->   "%tmp_30_46 = fadd float %tmp_29_46, %tmp_30_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3111 'fadd' 'tmp_30_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3112 [2/3] (7.01ns)   --->   "%tmp_27_47 = fmul float %lA_load_48, %lx_load_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3112 'fmul' 'tmp_27_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3113 [2/3] (7.01ns)   --->   "%tmp_29_47 = fmul float %lB_load_48, %lx_load_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3113 'fmul' 'tmp_29_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 673 <SV = 267> <Delay = 7.01>
ST_673 : Operation 3114 [1/4] (6.43ns)   --->   "%tmp_28_46 = fadd float %tmp_27_46, %tmp_28_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3114 'fadd' 'tmp_28_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3115 [1/4] (6.43ns)   --->   "%tmp_30_46 = fadd float %tmp_29_46, %tmp_30_45" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3115 'fadd' 'tmp_30_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3116 [1/3] (7.01ns)   --->   "%tmp_27_47 = fmul float %lA_load_48, %lx_load_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3116 'fmul' 'tmp_27_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3117 [1/3] (7.01ns)   --->   "%tmp_29_47 = fmul float %lB_load_48, %lx_load_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3117 'fmul' 'tmp_29_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3118 [1/1] (0.00ns)   --->   "%tmp_24_48 = or i14 %tmp_18, 49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3118 'or' 'tmp_24_48' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 3119 [1/1] (0.00ns)   --->   "%tmp_25_48 = zext i14 %tmp_24_48 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3119 'zext' 'tmp_25_48' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 3120 [1/1] (0.00ns)   --->   "%lA_addr_50 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3120 'getelementptr' 'lA_addr_50' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 3121 [2/2] (1.23ns)   --->   "%lA_load_49 = load float* %lA_addr_50, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3121 'load' 'lA_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_673 : Operation 3122 [1/1] (0.00ns)   --->   "%lB_addr_50 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3122 'getelementptr' 'lB_addr_50' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 3123 [2/2] (1.23ns)   --->   "%lB_load_49 = load float* %lB_addr_50, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3123 'load' 'lB_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 674 <SV = 268> <Delay = 6.43>
ST_674 : Operation 3124 [4/4] (6.43ns)   --->   "%tmp_28_47 = fadd float %tmp_27_47, %tmp_28_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3124 'fadd' 'tmp_28_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 3125 [4/4] (6.43ns)   --->   "%tmp_30_47 = fadd float %tmp_29_47, %tmp_30_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3125 'fadd' 'tmp_30_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 3126 [1/2] (1.23ns)   --->   "%lA_load_49 = load float* %lA_addr_50, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3126 'load' 'lA_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_674 : Operation 3127 [1/2] (1.23ns)   --->   "%lB_load_49 = load float* %lB_addr_50, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3127 'load' 'lB_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 675 <SV = 269> <Delay = 7.01>
ST_675 : Operation 3128 [3/4] (6.43ns)   --->   "%tmp_28_47 = fadd float %tmp_27_47, %tmp_28_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3128 'fadd' 'tmp_28_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 3129 [3/4] (6.43ns)   --->   "%tmp_30_47 = fadd float %tmp_29_47, %tmp_30_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3129 'fadd' 'tmp_30_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 3130 [3/3] (7.01ns)   --->   "%tmp_27_48 = fmul float %lA_load_49, %lx_load_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3130 'fmul' 'tmp_27_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 3131 [3/3] (7.01ns)   --->   "%tmp_29_48 = fmul float %lB_load_49, %lx_load_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3131 'fmul' 'tmp_29_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 270> <Delay = 7.01>
ST_676 : Operation 3132 [2/4] (6.43ns)   --->   "%tmp_28_47 = fadd float %tmp_27_47, %tmp_28_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3132 'fadd' 'tmp_28_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 3133 [2/4] (6.43ns)   --->   "%tmp_30_47 = fadd float %tmp_29_47, %tmp_30_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3133 'fadd' 'tmp_30_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 3134 [2/3] (7.01ns)   --->   "%tmp_27_48 = fmul float %lA_load_49, %lx_load_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3134 'fmul' 'tmp_27_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 3135 [2/3] (7.01ns)   --->   "%tmp_29_48 = fmul float %lB_load_49, %lx_load_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3135 'fmul' 'tmp_29_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 677 <SV = 271> <Delay = 7.01>
ST_677 : Operation 3136 [1/4] (6.43ns)   --->   "%tmp_28_47 = fadd float %tmp_27_47, %tmp_28_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3136 'fadd' 'tmp_28_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3137 [1/4] (6.43ns)   --->   "%tmp_30_47 = fadd float %tmp_29_47, %tmp_30_46" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3137 'fadd' 'tmp_30_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3138 [1/3] (7.01ns)   --->   "%tmp_27_48 = fmul float %lA_load_49, %lx_load_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3138 'fmul' 'tmp_27_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3139 [1/3] (7.01ns)   --->   "%tmp_29_48 = fmul float %lB_load_49, %lx_load_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3139 'fmul' 'tmp_29_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3140 [1/1] (0.00ns)   --->   "%tmp_24_49 = or i14 %tmp_18, 50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3140 'or' 'tmp_24_49' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_25_49 = zext i14 %tmp_24_49 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3141 'zext' 'tmp_25_49' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 3142 [1/1] (0.00ns)   --->   "%lA_addr_51 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3142 'getelementptr' 'lA_addr_51' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 3143 [2/2] (1.23ns)   --->   "%lA_load_50 = load float* %lA_addr_51, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3143 'load' 'lA_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_677 : Operation 3144 [1/1] (0.00ns)   --->   "%lB_addr_51 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3144 'getelementptr' 'lB_addr_51' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 3145 [2/2] (1.23ns)   --->   "%lB_load_50 = load float* %lB_addr_51, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3145 'load' 'lB_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 678 <SV = 272> <Delay = 6.43>
ST_678 : Operation 3146 [4/4] (6.43ns)   --->   "%tmp_28_48 = fadd float %tmp_27_48, %tmp_28_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3146 'fadd' 'tmp_28_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 3147 [4/4] (6.43ns)   --->   "%tmp_30_48 = fadd float %tmp_29_48, %tmp_30_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3147 'fadd' 'tmp_30_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 3148 [1/2] (1.23ns)   --->   "%lA_load_50 = load float* %lA_addr_51, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3148 'load' 'lA_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_678 : Operation 3149 [1/2] (1.23ns)   --->   "%lB_load_50 = load float* %lB_addr_51, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3149 'load' 'lB_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 679 <SV = 273> <Delay = 7.01>
ST_679 : Operation 3150 [3/4] (6.43ns)   --->   "%tmp_28_48 = fadd float %tmp_27_48, %tmp_28_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3150 'fadd' 'tmp_28_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 3151 [3/4] (6.43ns)   --->   "%tmp_30_48 = fadd float %tmp_29_48, %tmp_30_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3151 'fadd' 'tmp_30_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 3152 [3/3] (7.01ns)   --->   "%tmp_27_49 = fmul float %lA_load_50, %lx_load_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3152 'fmul' 'tmp_27_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 3153 [3/3] (7.01ns)   --->   "%tmp_29_49 = fmul float %lB_load_50, %lx_load_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3153 'fmul' 'tmp_29_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 274> <Delay = 7.01>
ST_680 : Operation 3154 [2/4] (6.43ns)   --->   "%tmp_28_48 = fadd float %tmp_27_48, %tmp_28_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3154 'fadd' 'tmp_28_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 3155 [2/4] (6.43ns)   --->   "%tmp_30_48 = fadd float %tmp_29_48, %tmp_30_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3155 'fadd' 'tmp_30_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 3156 [2/3] (7.01ns)   --->   "%tmp_27_49 = fmul float %lA_load_50, %lx_load_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3156 'fmul' 'tmp_27_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 3157 [2/3] (7.01ns)   --->   "%tmp_29_49 = fmul float %lB_load_50, %lx_load_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3157 'fmul' 'tmp_29_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 275> <Delay = 7.01>
ST_681 : Operation 3158 [1/4] (6.43ns)   --->   "%tmp_28_48 = fadd float %tmp_27_48, %tmp_28_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3158 'fadd' 'tmp_28_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3159 [1/4] (6.43ns)   --->   "%tmp_30_48 = fadd float %tmp_29_48, %tmp_30_47" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3159 'fadd' 'tmp_30_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3160 [1/3] (7.01ns)   --->   "%tmp_27_49 = fmul float %lA_load_50, %lx_load_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3160 'fmul' 'tmp_27_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3161 [1/3] (7.01ns)   --->   "%tmp_29_49 = fmul float %lB_load_50, %lx_load_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3161 'fmul' 'tmp_29_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3162 [1/1] (0.00ns)   --->   "%tmp_24_50 = or i14 %tmp_18, 51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3162 'or' 'tmp_24_50' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 3163 [1/1] (0.00ns)   --->   "%tmp_25_50 = zext i14 %tmp_24_50 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3163 'zext' 'tmp_25_50' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 3164 [1/1] (0.00ns)   --->   "%lA_addr_52 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3164 'getelementptr' 'lA_addr_52' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 3165 [2/2] (1.23ns)   --->   "%lA_load_51 = load float* %lA_addr_52, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3165 'load' 'lA_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_681 : Operation 3166 [1/1] (0.00ns)   --->   "%lB_addr_52 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3166 'getelementptr' 'lB_addr_52' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 3167 [2/2] (1.23ns)   --->   "%lB_load_51 = load float* %lB_addr_52, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3167 'load' 'lB_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 682 <SV = 276> <Delay = 6.43>
ST_682 : Operation 3168 [4/4] (6.43ns)   --->   "%tmp_28_49 = fadd float %tmp_27_49, %tmp_28_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3168 'fadd' 'tmp_28_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 3169 [4/4] (6.43ns)   --->   "%tmp_30_49 = fadd float %tmp_29_49, %tmp_30_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3169 'fadd' 'tmp_30_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 3170 [1/2] (1.23ns)   --->   "%lA_load_51 = load float* %lA_addr_52, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3170 'load' 'lA_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_682 : Operation 3171 [1/2] (1.23ns)   --->   "%lB_load_51 = load float* %lB_addr_52, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3171 'load' 'lB_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 683 <SV = 277> <Delay = 7.01>
ST_683 : Operation 3172 [3/4] (6.43ns)   --->   "%tmp_28_49 = fadd float %tmp_27_49, %tmp_28_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3172 'fadd' 'tmp_28_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 3173 [3/4] (6.43ns)   --->   "%tmp_30_49 = fadd float %tmp_29_49, %tmp_30_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3173 'fadd' 'tmp_30_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 3174 [3/3] (7.01ns)   --->   "%tmp_27_50 = fmul float %lA_load_51, %lx_load_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3174 'fmul' 'tmp_27_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 3175 [3/3] (7.01ns)   --->   "%tmp_29_50 = fmul float %lB_load_51, %lx_load_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3175 'fmul' 'tmp_29_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 278> <Delay = 7.01>
ST_684 : Operation 3176 [2/4] (6.43ns)   --->   "%tmp_28_49 = fadd float %tmp_27_49, %tmp_28_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3176 'fadd' 'tmp_28_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 3177 [2/4] (6.43ns)   --->   "%tmp_30_49 = fadd float %tmp_29_49, %tmp_30_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3177 'fadd' 'tmp_30_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 3178 [2/3] (7.01ns)   --->   "%tmp_27_50 = fmul float %lA_load_51, %lx_load_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3178 'fmul' 'tmp_27_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 3179 [2/3] (7.01ns)   --->   "%tmp_29_50 = fmul float %lB_load_51, %lx_load_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3179 'fmul' 'tmp_29_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 685 <SV = 279> <Delay = 7.01>
ST_685 : Operation 3180 [1/4] (6.43ns)   --->   "%tmp_28_49 = fadd float %tmp_27_49, %tmp_28_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3180 'fadd' 'tmp_28_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3181 [1/4] (6.43ns)   --->   "%tmp_30_49 = fadd float %tmp_29_49, %tmp_30_48" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3181 'fadd' 'tmp_30_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3182 [1/3] (7.01ns)   --->   "%tmp_27_50 = fmul float %lA_load_51, %lx_load_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3182 'fmul' 'tmp_27_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3183 [1/3] (7.01ns)   --->   "%tmp_29_50 = fmul float %lB_load_51, %lx_load_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3183 'fmul' 'tmp_29_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3184 [1/1] (0.00ns)   --->   "%tmp_24_51 = or i14 %tmp_18, 52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3184 'or' 'tmp_24_51' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 3185 [1/1] (0.00ns)   --->   "%tmp_25_51 = zext i14 %tmp_24_51 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3185 'zext' 'tmp_25_51' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 3186 [1/1] (0.00ns)   --->   "%lA_addr_53 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3186 'getelementptr' 'lA_addr_53' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 3187 [2/2] (1.23ns)   --->   "%lA_load_52 = load float* %lA_addr_53, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3187 'load' 'lA_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_685 : Operation 3188 [1/1] (0.00ns)   --->   "%lB_addr_53 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3188 'getelementptr' 'lB_addr_53' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 3189 [2/2] (1.23ns)   --->   "%lB_load_52 = load float* %lB_addr_53, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3189 'load' 'lB_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 686 <SV = 280> <Delay = 6.43>
ST_686 : Operation 3190 [4/4] (6.43ns)   --->   "%tmp_28_50 = fadd float %tmp_27_50, %tmp_28_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3190 'fadd' 'tmp_28_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 3191 [4/4] (6.43ns)   --->   "%tmp_30_50 = fadd float %tmp_29_50, %tmp_30_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3191 'fadd' 'tmp_30_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 3192 [1/2] (1.23ns)   --->   "%lA_load_52 = load float* %lA_addr_53, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3192 'load' 'lA_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_686 : Operation 3193 [1/2] (1.23ns)   --->   "%lB_load_52 = load float* %lB_addr_53, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3193 'load' 'lB_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 687 <SV = 281> <Delay = 7.01>
ST_687 : Operation 3194 [3/4] (6.43ns)   --->   "%tmp_28_50 = fadd float %tmp_27_50, %tmp_28_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3194 'fadd' 'tmp_28_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 3195 [3/4] (6.43ns)   --->   "%tmp_30_50 = fadd float %tmp_29_50, %tmp_30_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3195 'fadd' 'tmp_30_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 3196 [3/3] (7.01ns)   --->   "%tmp_27_51 = fmul float %lA_load_52, %lx_load_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3196 'fmul' 'tmp_27_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 3197 [3/3] (7.01ns)   --->   "%tmp_29_51 = fmul float %lB_load_52, %lx_load_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3197 'fmul' 'tmp_29_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 282> <Delay = 7.01>
ST_688 : Operation 3198 [2/4] (6.43ns)   --->   "%tmp_28_50 = fadd float %tmp_27_50, %tmp_28_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3198 'fadd' 'tmp_28_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 3199 [2/4] (6.43ns)   --->   "%tmp_30_50 = fadd float %tmp_29_50, %tmp_30_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3199 'fadd' 'tmp_30_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 3200 [2/3] (7.01ns)   --->   "%tmp_27_51 = fmul float %lA_load_52, %lx_load_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3200 'fmul' 'tmp_27_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 3201 [2/3] (7.01ns)   --->   "%tmp_29_51 = fmul float %lB_load_52, %lx_load_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3201 'fmul' 'tmp_29_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 689 <SV = 283> <Delay = 7.01>
ST_689 : Operation 3202 [1/4] (6.43ns)   --->   "%tmp_28_50 = fadd float %tmp_27_50, %tmp_28_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3202 'fadd' 'tmp_28_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3203 [1/4] (6.43ns)   --->   "%tmp_30_50 = fadd float %tmp_29_50, %tmp_30_49" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3203 'fadd' 'tmp_30_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3204 [1/3] (7.01ns)   --->   "%tmp_27_51 = fmul float %lA_load_52, %lx_load_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3204 'fmul' 'tmp_27_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3205 [1/3] (7.01ns)   --->   "%tmp_29_51 = fmul float %lB_load_52, %lx_load_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3205 'fmul' 'tmp_29_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3206 [1/1] (0.00ns)   --->   "%tmp_24_52 = or i14 %tmp_18, 53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3206 'or' 'tmp_24_52' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 3207 [1/1] (0.00ns)   --->   "%tmp_25_52 = zext i14 %tmp_24_52 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3207 'zext' 'tmp_25_52' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 3208 [1/1] (0.00ns)   --->   "%lA_addr_54 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3208 'getelementptr' 'lA_addr_54' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 3209 [2/2] (1.23ns)   --->   "%lA_load_53 = load float* %lA_addr_54, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3209 'load' 'lA_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_689 : Operation 3210 [1/1] (0.00ns)   --->   "%lB_addr_54 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3210 'getelementptr' 'lB_addr_54' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 3211 [2/2] (1.23ns)   --->   "%lB_load_53 = load float* %lB_addr_54, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3211 'load' 'lB_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 690 <SV = 284> <Delay = 6.43>
ST_690 : Operation 3212 [4/4] (6.43ns)   --->   "%tmp_28_51 = fadd float %tmp_27_51, %tmp_28_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3212 'fadd' 'tmp_28_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 3213 [4/4] (6.43ns)   --->   "%tmp_30_51 = fadd float %tmp_29_51, %tmp_30_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3213 'fadd' 'tmp_30_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 3214 [1/2] (1.23ns)   --->   "%lA_load_53 = load float* %lA_addr_54, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3214 'load' 'lA_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_690 : Operation 3215 [1/2] (1.23ns)   --->   "%lB_load_53 = load float* %lB_addr_54, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3215 'load' 'lB_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 691 <SV = 285> <Delay = 7.01>
ST_691 : Operation 3216 [3/4] (6.43ns)   --->   "%tmp_28_51 = fadd float %tmp_27_51, %tmp_28_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3216 'fadd' 'tmp_28_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 3217 [3/4] (6.43ns)   --->   "%tmp_30_51 = fadd float %tmp_29_51, %tmp_30_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3217 'fadd' 'tmp_30_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 3218 [3/3] (7.01ns)   --->   "%tmp_27_52 = fmul float %lA_load_53, %lx_load_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3218 'fmul' 'tmp_27_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 3219 [3/3] (7.01ns)   --->   "%tmp_29_52 = fmul float %lB_load_53, %lx_load_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3219 'fmul' 'tmp_29_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 692 <SV = 286> <Delay = 7.01>
ST_692 : Operation 3220 [2/4] (6.43ns)   --->   "%tmp_28_51 = fadd float %tmp_27_51, %tmp_28_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3220 'fadd' 'tmp_28_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 3221 [2/4] (6.43ns)   --->   "%tmp_30_51 = fadd float %tmp_29_51, %tmp_30_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3221 'fadd' 'tmp_30_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 3222 [2/3] (7.01ns)   --->   "%tmp_27_52 = fmul float %lA_load_53, %lx_load_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3222 'fmul' 'tmp_27_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 3223 [2/3] (7.01ns)   --->   "%tmp_29_52 = fmul float %lB_load_53, %lx_load_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3223 'fmul' 'tmp_29_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 693 <SV = 287> <Delay = 7.01>
ST_693 : Operation 3224 [1/4] (6.43ns)   --->   "%tmp_28_51 = fadd float %tmp_27_51, %tmp_28_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3224 'fadd' 'tmp_28_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3225 [1/4] (6.43ns)   --->   "%tmp_30_51 = fadd float %tmp_29_51, %tmp_30_50" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3225 'fadd' 'tmp_30_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3226 [1/3] (7.01ns)   --->   "%tmp_27_52 = fmul float %lA_load_53, %lx_load_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3226 'fmul' 'tmp_27_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3227 [1/3] (7.01ns)   --->   "%tmp_29_52 = fmul float %lB_load_53, %lx_load_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3227 'fmul' 'tmp_29_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3228 [1/1] (0.00ns)   --->   "%tmp_24_53 = or i14 %tmp_18, 54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3228 'or' 'tmp_24_53' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 3229 [1/1] (0.00ns)   --->   "%tmp_25_53 = zext i14 %tmp_24_53 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3229 'zext' 'tmp_25_53' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 3230 [1/1] (0.00ns)   --->   "%lA_addr_55 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3230 'getelementptr' 'lA_addr_55' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 3231 [2/2] (1.23ns)   --->   "%lA_load_54 = load float* %lA_addr_55, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3231 'load' 'lA_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_693 : Operation 3232 [1/1] (0.00ns)   --->   "%lB_addr_55 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3232 'getelementptr' 'lB_addr_55' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 3233 [2/2] (1.23ns)   --->   "%lB_load_54 = load float* %lB_addr_55, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3233 'load' 'lB_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 694 <SV = 288> <Delay = 6.43>
ST_694 : Operation 3234 [4/4] (6.43ns)   --->   "%tmp_28_52 = fadd float %tmp_27_52, %tmp_28_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3234 'fadd' 'tmp_28_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 3235 [4/4] (6.43ns)   --->   "%tmp_30_52 = fadd float %tmp_29_52, %tmp_30_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3235 'fadd' 'tmp_30_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 3236 [1/2] (1.23ns)   --->   "%lA_load_54 = load float* %lA_addr_55, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3236 'load' 'lA_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_694 : Operation 3237 [1/2] (1.23ns)   --->   "%lB_load_54 = load float* %lB_addr_55, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3237 'load' 'lB_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 695 <SV = 289> <Delay = 7.01>
ST_695 : Operation 3238 [3/4] (6.43ns)   --->   "%tmp_28_52 = fadd float %tmp_27_52, %tmp_28_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3238 'fadd' 'tmp_28_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 3239 [3/4] (6.43ns)   --->   "%tmp_30_52 = fadd float %tmp_29_52, %tmp_30_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3239 'fadd' 'tmp_30_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 3240 [3/3] (7.01ns)   --->   "%tmp_27_53 = fmul float %lA_load_54, %lx_load_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3240 'fmul' 'tmp_27_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 3241 [3/3] (7.01ns)   --->   "%tmp_29_53 = fmul float %lB_load_54, %lx_load_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3241 'fmul' 'tmp_29_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 696 <SV = 290> <Delay = 7.01>
ST_696 : Operation 3242 [2/4] (6.43ns)   --->   "%tmp_28_52 = fadd float %tmp_27_52, %tmp_28_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3242 'fadd' 'tmp_28_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 3243 [2/4] (6.43ns)   --->   "%tmp_30_52 = fadd float %tmp_29_52, %tmp_30_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3243 'fadd' 'tmp_30_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 3244 [2/3] (7.01ns)   --->   "%tmp_27_53 = fmul float %lA_load_54, %lx_load_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3244 'fmul' 'tmp_27_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 3245 [2/3] (7.01ns)   --->   "%tmp_29_53 = fmul float %lB_load_54, %lx_load_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3245 'fmul' 'tmp_29_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 697 <SV = 291> <Delay = 7.01>
ST_697 : Operation 3246 [1/4] (6.43ns)   --->   "%tmp_28_52 = fadd float %tmp_27_52, %tmp_28_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3246 'fadd' 'tmp_28_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 3247 [1/4] (6.43ns)   --->   "%tmp_30_52 = fadd float %tmp_29_52, %tmp_30_51" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3247 'fadd' 'tmp_30_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 3248 [1/3] (7.01ns)   --->   "%tmp_27_53 = fmul float %lA_load_54, %lx_load_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3248 'fmul' 'tmp_27_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 3249 [1/3] (7.01ns)   --->   "%tmp_29_53 = fmul float %lB_load_54, %lx_load_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3249 'fmul' 'tmp_29_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 3250 [1/1] (0.00ns)   --->   "%tmp_24_54 = or i14 %tmp_18, 55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3250 'or' 'tmp_24_54' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 3251 [1/1] (0.00ns)   --->   "%tmp_25_54 = zext i14 %tmp_24_54 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3251 'zext' 'tmp_25_54' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 3252 [1/1] (0.00ns)   --->   "%lA_addr_56 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3252 'getelementptr' 'lA_addr_56' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 3253 [2/2] (1.23ns)   --->   "%lA_load_55 = load float* %lA_addr_56, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3253 'load' 'lA_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_697 : Operation 3254 [1/1] (0.00ns)   --->   "%lB_addr_56 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3254 'getelementptr' 'lB_addr_56' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 3255 [2/2] (1.23ns)   --->   "%lB_load_55 = load float* %lB_addr_56, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3255 'load' 'lB_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 698 <SV = 292> <Delay = 6.43>
ST_698 : Operation 3256 [4/4] (6.43ns)   --->   "%tmp_28_53 = fadd float %tmp_27_53, %tmp_28_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3256 'fadd' 'tmp_28_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 3257 [4/4] (6.43ns)   --->   "%tmp_30_53 = fadd float %tmp_29_53, %tmp_30_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3257 'fadd' 'tmp_30_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 3258 [1/2] (1.23ns)   --->   "%lA_load_55 = load float* %lA_addr_56, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3258 'load' 'lA_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_698 : Operation 3259 [1/2] (1.23ns)   --->   "%lB_load_55 = load float* %lB_addr_56, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3259 'load' 'lB_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 699 <SV = 293> <Delay = 7.01>
ST_699 : Operation 3260 [3/4] (6.43ns)   --->   "%tmp_28_53 = fadd float %tmp_27_53, %tmp_28_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3260 'fadd' 'tmp_28_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 3261 [3/4] (6.43ns)   --->   "%tmp_30_53 = fadd float %tmp_29_53, %tmp_30_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3261 'fadd' 'tmp_30_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 3262 [3/3] (7.01ns)   --->   "%tmp_27_54 = fmul float %lA_load_55, %lx_load_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3262 'fmul' 'tmp_27_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 3263 [3/3] (7.01ns)   --->   "%tmp_29_54 = fmul float %lB_load_55, %lx_load_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3263 'fmul' 'tmp_29_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 700 <SV = 294> <Delay = 7.01>
ST_700 : Operation 3264 [2/4] (6.43ns)   --->   "%tmp_28_53 = fadd float %tmp_27_53, %tmp_28_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3264 'fadd' 'tmp_28_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 3265 [2/4] (6.43ns)   --->   "%tmp_30_53 = fadd float %tmp_29_53, %tmp_30_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3265 'fadd' 'tmp_30_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 3266 [2/3] (7.01ns)   --->   "%tmp_27_54 = fmul float %lA_load_55, %lx_load_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3266 'fmul' 'tmp_27_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 3267 [2/3] (7.01ns)   --->   "%tmp_29_54 = fmul float %lB_load_55, %lx_load_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3267 'fmul' 'tmp_29_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 701 <SV = 295> <Delay = 7.01>
ST_701 : Operation 3268 [1/4] (6.43ns)   --->   "%tmp_28_53 = fadd float %tmp_27_53, %tmp_28_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3268 'fadd' 'tmp_28_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 3269 [1/4] (6.43ns)   --->   "%tmp_30_53 = fadd float %tmp_29_53, %tmp_30_52" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3269 'fadd' 'tmp_30_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 3270 [1/3] (7.01ns)   --->   "%tmp_27_54 = fmul float %lA_load_55, %lx_load_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3270 'fmul' 'tmp_27_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 3271 [1/3] (7.01ns)   --->   "%tmp_29_54 = fmul float %lB_load_55, %lx_load_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3271 'fmul' 'tmp_29_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 3272 [1/1] (0.00ns)   --->   "%tmp_24_55 = or i14 %tmp_18, 56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3272 'or' 'tmp_24_55' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 3273 [1/1] (0.00ns)   --->   "%tmp_25_55 = zext i14 %tmp_24_55 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3273 'zext' 'tmp_25_55' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 3274 [1/1] (0.00ns)   --->   "%lA_addr_57 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3274 'getelementptr' 'lA_addr_57' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 3275 [2/2] (1.23ns)   --->   "%lA_load_56 = load float* %lA_addr_57, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3275 'load' 'lA_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_701 : Operation 3276 [1/1] (0.00ns)   --->   "%lB_addr_57 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3276 'getelementptr' 'lB_addr_57' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 3277 [2/2] (1.23ns)   --->   "%lB_load_56 = load float* %lB_addr_57, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3277 'load' 'lB_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 702 <SV = 296> <Delay = 6.43>
ST_702 : Operation 3278 [4/4] (6.43ns)   --->   "%tmp_28_54 = fadd float %tmp_27_54, %tmp_28_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3278 'fadd' 'tmp_28_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 3279 [4/4] (6.43ns)   --->   "%tmp_30_54 = fadd float %tmp_29_54, %tmp_30_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3279 'fadd' 'tmp_30_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 3280 [1/2] (1.23ns)   --->   "%lA_load_56 = load float* %lA_addr_57, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3280 'load' 'lA_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_702 : Operation 3281 [1/2] (1.23ns)   --->   "%lB_load_56 = load float* %lB_addr_57, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3281 'load' 'lB_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 703 <SV = 297> <Delay = 7.01>
ST_703 : Operation 3282 [3/4] (6.43ns)   --->   "%tmp_28_54 = fadd float %tmp_27_54, %tmp_28_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3282 'fadd' 'tmp_28_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 3283 [3/4] (6.43ns)   --->   "%tmp_30_54 = fadd float %tmp_29_54, %tmp_30_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3283 'fadd' 'tmp_30_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 3284 [3/3] (7.01ns)   --->   "%tmp_27_55 = fmul float %lA_load_56, %lx_load_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3284 'fmul' 'tmp_27_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 3285 [3/3] (7.01ns)   --->   "%tmp_29_55 = fmul float %lB_load_56, %lx_load_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3285 'fmul' 'tmp_29_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 704 <SV = 298> <Delay = 7.01>
ST_704 : Operation 3286 [2/4] (6.43ns)   --->   "%tmp_28_54 = fadd float %tmp_27_54, %tmp_28_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3286 'fadd' 'tmp_28_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 3287 [2/4] (6.43ns)   --->   "%tmp_30_54 = fadd float %tmp_29_54, %tmp_30_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3287 'fadd' 'tmp_30_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 3288 [2/3] (7.01ns)   --->   "%tmp_27_55 = fmul float %lA_load_56, %lx_load_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3288 'fmul' 'tmp_27_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 3289 [2/3] (7.01ns)   --->   "%tmp_29_55 = fmul float %lB_load_56, %lx_load_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3289 'fmul' 'tmp_29_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 299> <Delay = 7.01>
ST_705 : Operation 3290 [1/4] (6.43ns)   --->   "%tmp_28_54 = fadd float %tmp_27_54, %tmp_28_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3290 'fadd' 'tmp_28_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 3291 [1/4] (6.43ns)   --->   "%tmp_30_54 = fadd float %tmp_29_54, %tmp_30_53" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3291 'fadd' 'tmp_30_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 3292 [1/3] (7.01ns)   --->   "%tmp_27_55 = fmul float %lA_load_56, %lx_load_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3292 'fmul' 'tmp_27_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 3293 [1/3] (7.01ns)   --->   "%tmp_29_55 = fmul float %lB_load_56, %lx_load_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3293 'fmul' 'tmp_29_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 3294 [1/1] (0.00ns)   --->   "%tmp_24_56 = or i14 %tmp_18, 57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3294 'or' 'tmp_24_56' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3295 [1/1] (0.00ns)   --->   "%tmp_25_56 = zext i14 %tmp_24_56 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3295 'zext' 'tmp_25_56' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3296 [1/1] (0.00ns)   --->   "%lA_addr_58 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3296 'getelementptr' 'lA_addr_58' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3297 [2/2] (1.23ns)   --->   "%lA_load_57 = load float* %lA_addr_58, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3297 'load' 'lA_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_705 : Operation 3298 [1/1] (0.00ns)   --->   "%lB_addr_58 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3298 'getelementptr' 'lB_addr_58' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3299 [2/2] (1.23ns)   --->   "%lB_load_57 = load float* %lB_addr_58, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3299 'load' 'lB_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 706 <SV = 300> <Delay = 6.43>
ST_706 : Operation 3300 [4/4] (6.43ns)   --->   "%tmp_28_55 = fadd float %tmp_27_55, %tmp_28_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3300 'fadd' 'tmp_28_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 3301 [4/4] (6.43ns)   --->   "%tmp_30_55 = fadd float %tmp_29_55, %tmp_30_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3301 'fadd' 'tmp_30_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 3302 [1/2] (1.23ns)   --->   "%lA_load_57 = load float* %lA_addr_58, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3302 'load' 'lA_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_706 : Operation 3303 [1/2] (1.23ns)   --->   "%lB_load_57 = load float* %lB_addr_58, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3303 'load' 'lB_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 707 <SV = 301> <Delay = 7.01>
ST_707 : Operation 3304 [3/4] (6.43ns)   --->   "%tmp_28_55 = fadd float %tmp_27_55, %tmp_28_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3304 'fadd' 'tmp_28_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 3305 [3/4] (6.43ns)   --->   "%tmp_30_55 = fadd float %tmp_29_55, %tmp_30_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3305 'fadd' 'tmp_30_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 3306 [3/3] (7.01ns)   --->   "%tmp_27_56 = fmul float %lA_load_57, %lx_load_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3306 'fmul' 'tmp_27_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 3307 [3/3] (7.01ns)   --->   "%tmp_29_56 = fmul float %lB_load_57, %lx_load_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3307 'fmul' 'tmp_29_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 708 <SV = 302> <Delay = 7.01>
ST_708 : Operation 3308 [2/4] (6.43ns)   --->   "%tmp_28_55 = fadd float %tmp_27_55, %tmp_28_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3308 'fadd' 'tmp_28_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 3309 [2/4] (6.43ns)   --->   "%tmp_30_55 = fadd float %tmp_29_55, %tmp_30_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3309 'fadd' 'tmp_30_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 3310 [2/3] (7.01ns)   --->   "%tmp_27_56 = fmul float %lA_load_57, %lx_load_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3310 'fmul' 'tmp_27_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 3311 [2/3] (7.01ns)   --->   "%tmp_29_56 = fmul float %lB_load_57, %lx_load_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3311 'fmul' 'tmp_29_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 709 <SV = 303> <Delay = 7.01>
ST_709 : Operation 3312 [1/4] (6.43ns)   --->   "%tmp_28_55 = fadd float %tmp_27_55, %tmp_28_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3312 'fadd' 'tmp_28_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 3313 [1/4] (6.43ns)   --->   "%tmp_30_55 = fadd float %tmp_29_55, %tmp_30_54" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3313 'fadd' 'tmp_30_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 3314 [1/3] (7.01ns)   --->   "%tmp_27_56 = fmul float %lA_load_57, %lx_load_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3314 'fmul' 'tmp_27_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 3315 [1/3] (7.01ns)   --->   "%tmp_29_56 = fmul float %lB_load_57, %lx_load_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3315 'fmul' 'tmp_29_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 3316 [1/1] (0.00ns)   --->   "%tmp_24_57 = or i14 %tmp_18, 58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3316 'or' 'tmp_24_57' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 3317 [1/1] (0.00ns)   --->   "%tmp_25_57 = zext i14 %tmp_24_57 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3317 'zext' 'tmp_25_57' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 3318 [1/1] (0.00ns)   --->   "%lA_addr_59 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3318 'getelementptr' 'lA_addr_59' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 3319 [2/2] (1.23ns)   --->   "%lA_load_58 = load float* %lA_addr_59, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3319 'load' 'lA_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_709 : Operation 3320 [1/1] (0.00ns)   --->   "%lB_addr_59 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3320 'getelementptr' 'lB_addr_59' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 3321 [2/2] (1.23ns)   --->   "%lB_load_58 = load float* %lB_addr_59, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3321 'load' 'lB_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 710 <SV = 304> <Delay = 6.43>
ST_710 : Operation 3322 [4/4] (6.43ns)   --->   "%tmp_28_56 = fadd float %tmp_27_56, %tmp_28_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3322 'fadd' 'tmp_28_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 3323 [4/4] (6.43ns)   --->   "%tmp_30_56 = fadd float %tmp_29_56, %tmp_30_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3323 'fadd' 'tmp_30_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 3324 [1/2] (1.23ns)   --->   "%lA_load_58 = load float* %lA_addr_59, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3324 'load' 'lA_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_710 : Operation 3325 [1/2] (1.23ns)   --->   "%lB_load_58 = load float* %lB_addr_59, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3325 'load' 'lB_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 711 <SV = 305> <Delay = 7.01>
ST_711 : Operation 3326 [3/4] (6.43ns)   --->   "%tmp_28_56 = fadd float %tmp_27_56, %tmp_28_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3326 'fadd' 'tmp_28_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 3327 [3/4] (6.43ns)   --->   "%tmp_30_56 = fadd float %tmp_29_56, %tmp_30_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3327 'fadd' 'tmp_30_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 3328 [3/3] (7.01ns)   --->   "%tmp_27_57 = fmul float %lA_load_58, %lx_load_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3328 'fmul' 'tmp_27_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 3329 [3/3] (7.01ns)   --->   "%tmp_29_57 = fmul float %lB_load_58, %lx_load_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3329 'fmul' 'tmp_29_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 712 <SV = 306> <Delay = 7.01>
ST_712 : Operation 3330 [2/4] (6.43ns)   --->   "%tmp_28_56 = fadd float %tmp_27_56, %tmp_28_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3330 'fadd' 'tmp_28_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 3331 [2/4] (6.43ns)   --->   "%tmp_30_56 = fadd float %tmp_29_56, %tmp_30_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3331 'fadd' 'tmp_30_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 3332 [2/3] (7.01ns)   --->   "%tmp_27_57 = fmul float %lA_load_58, %lx_load_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3332 'fmul' 'tmp_27_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 3333 [2/3] (7.01ns)   --->   "%tmp_29_57 = fmul float %lB_load_58, %lx_load_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3333 'fmul' 'tmp_29_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 713 <SV = 307> <Delay = 7.01>
ST_713 : Operation 3334 [1/4] (6.43ns)   --->   "%tmp_28_56 = fadd float %tmp_27_56, %tmp_28_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3334 'fadd' 'tmp_28_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 3335 [1/4] (6.43ns)   --->   "%tmp_30_56 = fadd float %tmp_29_56, %tmp_30_55" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3335 'fadd' 'tmp_30_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 3336 [1/3] (7.01ns)   --->   "%tmp_27_57 = fmul float %lA_load_58, %lx_load_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3336 'fmul' 'tmp_27_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 3337 [1/3] (7.01ns)   --->   "%tmp_29_57 = fmul float %lB_load_58, %lx_load_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3337 'fmul' 'tmp_29_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_24_58 = or i14 %tmp_18, 59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3338 'or' 'tmp_24_58' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3339 [1/1] (0.00ns)   --->   "%tmp_25_58 = zext i14 %tmp_24_58 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3339 'zext' 'tmp_25_58' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3340 [1/1] (0.00ns)   --->   "%lA_addr_60 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3340 'getelementptr' 'lA_addr_60' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3341 [2/2] (1.23ns)   --->   "%lA_load_59 = load float* %lA_addr_60, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3341 'load' 'lA_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_713 : Operation 3342 [1/1] (0.00ns)   --->   "%lB_addr_60 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3342 'getelementptr' 'lB_addr_60' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3343 [2/2] (1.23ns)   --->   "%lB_load_59 = load float* %lB_addr_60, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3343 'load' 'lB_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 714 <SV = 308> <Delay = 6.43>
ST_714 : Operation 3344 [4/4] (6.43ns)   --->   "%tmp_28_57 = fadd float %tmp_27_57, %tmp_28_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3344 'fadd' 'tmp_28_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 3345 [4/4] (6.43ns)   --->   "%tmp_30_57 = fadd float %tmp_29_57, %tmp_30_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3345 'fadd' 'tmp_30_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 3346 [1/2] (1.23ns)   --->   "%lA_load_59 = load float* %lA_addr_60, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3346 'load' 'lA_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_714 : Operation 3347 [1/2] (1.23ns)   --->   "%lB_load_59 = load float* %lB_addr_60, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3347 'load' 'lB_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 715 <SV = 309> <Delay = 7.01>
ST_715 : Operation 3348 [3/4] (6.43ns)   --->   "%tmp_28_57 = fadd float %tmp_27_57, %tmp_28_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3348 'fadd' 'tmp_28_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 3349 [3/4] (6.43ns)   --->   "%tmp_30_57 = fadd float %tmp_29_57, %tmp_30_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3349 'fadd' 'tmp_30_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 3350 [3/3] (7.01ns)   --->   "%tmp_27_58 = fmul float %lA_load_59, %lx_load_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3350 'fmul' 'tmp_27_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 3351 [3/3] (7.01ns)   --->   "%tmp_29_58 = fmul float %lB_load_59, %lx_load_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3351 'fmul' 'tmp_29_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 310> <Delay = 7.01>
ST_716 : Operation 3352 [2/4] (6.43ns)   --->   "%tmp_28_57 = fadd float %tmp_27_57, %tmp_28_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3352 'fadd' 'tmp_28_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 3353 [2/4] (6.43ns)   --->   "%tmp_30_57 = fadd float %tmp_29_57, %tmp_30_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3353 'fadd' 'tmp_30_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 3354 [2/3] (7.01ns)   --->   "%tmp_27_58 = fmul float %lA_load_59, %lx_load_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3354 'fmul' 'tmp_27_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 3355 [2/3] (7.01ns)   --->   "%tmp_29_58 = fmul float %lB_load_59, %lx_load_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3355 'fmul' 'tmp_29_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 311> <Delay = 7.01>
ST_717 : Operation 3356 [1/4] (6.43ns)   --->   "%tmp_28_57 = fadd float %tmp_27_57, %tmp_28_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3356 'fadd' 'tmp_28_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 3357 [1/4] (6.43ns)   --->   "%tmp_30_57 = fadd float %tmp_29_57, %tmp_30_56" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3357 'fadd' 'tmp_30_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 3358 [1/3] (7.01ns)   --->   "%tmp_27_58 = fmul float %lA_load_59, %lx_load_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3358 'fmul' 'tmp_27_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 3359 [1/3] (7.01ns)   --->   "%tmp_29_58 = fmul float %lB_load_59, %lx_load_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3359 'fmul' 'tmp_29_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 3360 [1/1] (0.00ns)   --->   "%tmp_24_59 = or i14 %tmp_18, 60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3360 'or' 'tmp_24_59' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 3361 [1/1] (0.00ns)   --->   "%tmp_25_59 = zext i14 %tmp_24_59 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3361 'zext' 'tmp_25_59' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 3362 [1/1] (0.00ns)   --->   "%lA_addr_61 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3362 'getelementptr' 'lA_addr_61' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 3363 [2/2] (1.23ns)   --->   "%lA_load_60 = load float* %lA_addr_61, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3363 'load' 'lA_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_717 : Operation 3364 [1/1] (0.00ns)   --->   "%lB_addr_61 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3364 'getelementptr' 'lB_addr_61' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 3365 [2/2] (1.23ns)   --->   "%lB_load_60 = load float* %lB_addr_61, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3365 'load' 'lB_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 718 <SV = 312> <Delay = 6.43>
ST_718 : Operation 3366 [4/4] (6.43ns)   --->   "%tmp_28_58 = fadd float %tmp_27_58, %tmp_28_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3366 'fadd' 'tmp_28_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 3367 [4/4] (6.43ns)   --->   "%tmp_30_58 = fadd float %tmp_29_58, %tmp_30_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3367 'fadd' 'tmp_30_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 3368 [1/2] (1.23ns)   --->   "%lA_load_60 = load float* %lA_addr_61, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3368 'load' 'lA_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_718 : Operation 3369 [1/2] (1.23ns)   --->   "%lB_load_60 = load float* %lB_addr_61, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3369 'load' 'lB_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 719 <SV = 313> <Delay = 7.01>
ST_719 : Operation 3370 [3/4] (6.43ns)   --->   "%tmp_28_58 = fadd float %tmp_27_58, %tmp_28_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3370 'fadd' 'tmp_28_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 3371 [3/4] (6.43ns)   --->   "%tmp_30_58 = fadd float %tmp_29_58, %tmp_30_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3371 'fadd' 'tmp_30_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 3372 [3/3] (7.01ns)   --->   "%tmp_27_59 = fmul float %lA_load_60, %lx_load_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3372 'fmul' 'tmp_27_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 3373 [3/3] (7.01ns)   --->   "%tmp_29_59 = fmul float %lB_load_60, %lx_load_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3373 'fmul' 'tmp_29_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 720 <SV = 314> <Delay = 7.01>
ST_720 : Operation 3374 [2/4] (6.43ns)   --->   "%tmp_28_58 = fadd float %tmp_27_58, %tmp_28_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3374 'fadd' 'tmp_28_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 3375 [2/4] (6.43ns)   --->   "%tmp_30_58 = fadd float %tmp_29_58, %tmp_30_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3375 'fadd' 'tmp_30_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 3376 [2/3] (7.01ns)   --->   "%tmp_27_59 = fmul float %lA_load_60, %lx_load_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3376 'fmul' 'tmp_27_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 3377 [2/3] (7.01ns)   --->   "%tmp_29_59 = fmul float %lB_load_60, %lx_load_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3377 'fmul' 'tmp_29_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 721 <SV = 315> <Delay = 7.01>
ST_721 : Operation 3378 [1/4] (6.43ns)   --->   "%tmp_28_58 = fadd float %tmp_27_58, %tmp_28_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3378 'fadd' 'tmp_28_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 3379 [1/4] (6.43ns)   --->   "%tmp_30_58 = fadd float %tmp_29_58, %tmp_30_57" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3379 'fadd' 'tmp_30_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 3380 [1/3] (7.01ns)   --->   "%tmp_27_59 = fmul float %lA_load_60, %lx_load_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3380 'fmul' 'tmp_27_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 3381 [1/3] (7.01ns)   --->   "%tmp_29_59 = fmul float %lB_load_60, %lx_load_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3381 'fmul' 'tmp_29_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 3382 [1/1] (0.00ns)   --->   "%tmp_24_60 = or i14 %tmp_18, 61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3382 'or' 'tmp_24_60' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 3383 [1/1] (0.00ns)   --->   "%tmp_25_60 = zext i14 %tmp_24_60 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3383 'zext' 'tmp_25_60' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 3384 [1/1] (0.00ns)   --->   "%lA_addr_62 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3384 'getelementptr' 'lA_addr_62' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 3385 [2/2] (1.23ns)   --->   "%lA_load_61 = load float* %lA_addr_62, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3385 'load' 'lA_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_721 : Operation 3386 [1/1] (0.00ns)   --->   "%lB_addr_62 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3386 'getelementptr' 'lB_addr_62' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 3387 [2/2] (1.23ns)   --->   "%lB_load_61 = load float* %lB_addr_62, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3387 'load' 'lB_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 722 <SV = 316> <Delay = 6.43>
ST_722 : Operation 3388 [4/4] (6.43ns)   --->   "%tmp_28_59 = fadd float %tmp_27_59, %tmp_28_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3388 'fadd' 'tmp_28_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 3389 [4/4] (6.43ns)   --->   "%tmp_30_59 = fadd float %tmp_29_59, %tmp_30_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3389 'fadd' 'tmp_30_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 3390 [1/2] (1.23ns)   --->   "%lA_load_61 = load float* %lA_addr_62, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3390 'load' 'lA_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_722 : Operation 3391 [1/2] (1.23ns)   --->   "%lB_load_61 = load float* %lB_addr_62, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3391 'load' 'lB_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 723 <SV = 317> <Delay = 7.01>
ST_723 : Operation 3392 [3/4] (6.43ns)   --->   "%tmp_28_59 = fadd float %tmp_27_59, %tmp_28_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3392 'fadd' 'tmp_28_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 3393 [3/4] (6.43ns)   --->   "%tmp_30_59 = fadd float %tmp_29_59, %tmp_30_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3393 'fadd' 'tmp_30_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 3394 [3/3] (7.01ns)   --->   "%tmp_27_60 = fmul float %lA_load_61, %lx_load_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3394 'fmul' 'tmp_27_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 3395 [3/3] (7.01ns)   --->   "%tmp_29_60 = fmul float %lB_load_61, %lx_load_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3395 'fmul' 'tmp_29_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 318> <Delay = 7.01>
ST_724 : Operation 3396 [2/4] (6.43ns)   --->   "%tmp_28_59 = fadd float %tmp_27_59, %tmp_28_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3396 'fadd' 'tmp_28_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 3397 [2/4] (6.43ns)   --->   "%tmp_30_59 = fadd float %tmp_29_59, %tmp_30_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3397 'fadd' 'tmp_30_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 3398 [2/3] (7.01ns)   --->   "%tmp_27_60 = fmul float %lA_load_61, %lx_load_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3398 'fmul' 'tmp_27_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 3399 [2/3] (7.01ns)   --->   "%tmp_29_60 = fmul float %lB_load_61, %lx_load_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3399 'fmul' 'tmp_29_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 725 <SV = 319> <Delay = 7.01>
ST_725 : Operation 3400 [1/4] (6.43ns)   --->   "%tmp_28_59 = fadd float %tmp_27_59, %tmp_28_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3400 'fadd' 'tmp_28_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 3401 [1/4] (6.43ns)   --->   "%tmp_30_59 = fadd float %tmp_29_59, %tmp_30_58" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3401 'fadd' 'tmp_30_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 3402 [1/3] (7.01ns)   --->   "%tmp_27_60 = fmul float %lA_load_61, %lx_load_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3402 'fmul' 'tmp_27_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 3403 [1/3] (7.01ns)   --->   "%tmp_29_60 = fmul float %lB_load_61, %lx_load_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3403 'fmul' 'tmp_29_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 3404 [1/1] (0.00ns)   --->   "%tmp_24_61 = or i14 %tmp_18, 62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3404 'or' 'tmp_24_61' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 3405 [1/1] (0.00ns)   --->   "%tmp_25_61 = zext i14 %tmp_24_61 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3405 'zext' 'tmp_25_61' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 3406 [1/1] (0.00ns)   --->   "%lA_addr_63 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3406 'getelementptr' 'lA_addr_63' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 3407 [2/2] (1.23ns)   --->   "%lA_load_62 = load float* %lA_addr_63, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3407 'load' 'lA_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_725 : Operation 3408 [1/1] (0.00ns)   --->   "%lB_addr_63 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3408 'getelementptr' 'lB_addr_63' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 3409 [2/2] (1.23ns)   --->   "%lB_load_62 = load float* %lB_addr_63, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3409 'load' 'lB_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 726 <SV = 320> <Delay = 6.43>
ST_726 : Operation 3410 [4/4] (6.43ns)   --->   "%tmp_28_60 = fadd float %tmp_27_60, %tmp_28_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3410 'fadd' 'tmp_28_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 3411 [4/4] (6.43ns)   --->   "%tmp_30_60 = fadd float %tmp_29_60, %tmp_30_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3411 'fadd' 'tmp_30_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 3412 [1/2] (1.23ns)   --->   "%lA_load_62 = load float* %lA_addr_63, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3412 'load' 'lA_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_726 : Operation 3413 [1/2] (1.23ns)   --->   "%lB_load_62 = load float* %lB_addr_63, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3413 'load' 'lB_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 727 <SV = 321> <Delay = 7.01>
ST_727 : Operation 3414 [3/4] (6.43ns)   --->   "%tmp_28_60 = fadd float %tmp_27_60, %tmp_28_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3414 'fadd' 'tmp_28_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_727 : Operation 3415 [3/4] (6.43ns)   --->   "%tmp_30_60 = fadd float %tmp_29_60, %tmp_30_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3415 'fadd' 'tmp_30_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_727 : Operation 3416 [3/3] (7.01ns)   --->   "%tmp_27_61 = fmul float %lA_load_62, %lx_load_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3416 'fmul' 'tmp_27_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_727 : Operation 3417 [3/3] (7.01ns)   --->   "%tmp_29_61 = fmul float %lB_load_62, %lx_load_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3417 'fmul' 'tmp_29_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 728 <SV = 322> <Delay = 7.01>
ST_728 : Operation 3418 [2/4] (6.43ns)   --->   "%tmp_28_60 = fadd float %tmp_27_60, %tmp_28_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3418 'fadd' 'tmp_28_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 3419 [2/4] (6.43ns)   --->   "%tmp_30_60 = fadd float %tmp_29_60, %tmp_30_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3419 'fadd' 'tmp_30_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 3420 [2/3] (7.01ns)   --->   "%tmp_27_61 = fmul float %lA_load_62, %lx_load_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3420 'fmul' 'tmp_27_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 3421 [2/3] (7.01ns)   --->   "%tmp_29_61 = fmul float %lB_load_62, %lx_load_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3421 'fmul' 'tmp_29_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 729 <SV = 323> <Delay = 7.01>
ST_729 : Operation 3422 [1/4] (6.43ns)   --->   "%tmp_28_60 = fadd float %tmp_27_60, %tmp_28_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3422 'fadd' 'tmp_28_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 3423 [1/4] (6.43ns)   --->   "%tmp_30_60 = fadd float %tmp_29_60, %tmp_30_59" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3423 'fadd' 'tmp_30_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 3424 [1/3] (7.01ns)   --->   "%tmp_27_61 = fmul float %lA_load_62, %lx_load_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3424 'fmul' 'tmp_27_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 3425 [1/3] (7.01ns)   --->   "%tmp_29_61 = fmul float %lB_load_62, %lx_load_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3425 'fmul' 'tmp_29_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 3426 [1/1] (0.00ns)   --->   "%tmp_24_62 = or i14 %tmp_18, 63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3426 'or' 'tmp_24_62' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 3427 [1/1] (0.00ns)   --->   "%tmp_25_62 = zext i14 %tmp_24_62 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3427 'zext' 'tmp_25_62' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 3428 [1/1] (0.00ns)   --->   "%lA_addr_64 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3428 'getelementptr' 'lA_addr_64' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 3429 [2/2] (1.23ns)   --->   "%lA_load_63 = load float* %lA_addr_64, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3429 'load' 'lA_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_729 : Operation 3430 [1/1] (0.00ns)   --->   "%lB_addr_64 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3430 'getelementptr' 'lB_addr_64' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 3431 [2/2] (1.23ns)   --->   "%lB_load_63 = load float* %lB_addr_64, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3431 'load' 'lB_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 730 <SV = 324> <Delay = 6.43>
ST_730 : Operation 3432 [4/4] (6.43ns)   --->   "%tmp_28_61 = fadd float %tmp_27_61, %tmp_28_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3432 'fadd' 'tmp_28_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 3433 [4/4] (6.43ns)   --->   "%tmp_30_61 = fadd float %tmp_29_61, %tmp_30_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3433 'fadd' 'tmp_30_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 3434 [1/2] (1.23ns)   --->   "%lA_load_63 = load float* %lA_addr_64, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3434 'load' 'lA_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_730 : Operation 3435 [1/2] (1.23ns)   --->   "%lB_load_63 = load float* %lB_addr_64, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3435 'load' 'lB_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 731 <SV = 325> <Delay = 7.01>
ST_731 : Operation 3436 [3/4] (6.43ns)   --->   "%tmp_28_61 = fadd float %tmp_27_61, %tmp_28_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3436 'fadd' 'tmp_28_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_731 : Operation 3437 [3/4] (6.43ns)   --->   "%tmp_30_61 = fadd float %tmp_29_61, %tmp_30_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3437 'fadd' 'tmp_30_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_731 : Operation 3438 [3/3] (7.01ns)   --->   "%tmp_27_62 = fmul float %lA_load_63, %lx_load_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3438 'fmul' 'tmp_27_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_731 : Operation 3439 [3/3] (7.01ns)   --->   "%tmp_29_62 = fmul float %lB_load_63, %lx_load_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3439 'fmul' 'tmp_29_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 732 <SV = 326> <Delay = 7.01>
ST_732 : Operation 3440 [2/4] (6.43ns)   --->   "%tmp_28_61 = fadd float %tmp_27_61, %tmp_28_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3440 'fadd' 'tmp_28_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 3441 [2/4] (6.43ns)   --->   "%tmp_30_61 = fadd float %tmp_29_61, %tmp_30_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3441 'fadd' 'tmp_30_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 3442 [2/3] (7.01ns)   --->   "%tmp_27_62 = fmul float %lA_load_63, %lx_load_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3442 'fmul' 'tmp_27_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 3443 [2/3] (7.01ns)   --->   "%tmp_29_62 = fmul float %lB_load_63, %lx_load_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3443 'fmul' 'tmp_29_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 733 <SV = 327> <Delay = 7.01>
ST_733 : Operation 3444 [1/4] (6.43ns)   --->   "%tmp_28_61 = fadd float %tmp_27_61, %tmp_28_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3444 'fadd' 'tmp_28_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 3445 [1/4] (6.43ns)   --->   "%tmp_30_61 = fadd float %tmp_29_61, %tmp_30_60" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3445 'fadd' 'tmp_30_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 3446 [1/3] (7.01ns)   --->   "%tmp_27_62 = fmul float %lA_load_63, %lx_load_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3446 'fmul' 'tmp_27_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 3447 [1/3] (7.01ns)   --->   "%tmp_29_62 = fmul float %lB_load_63, %lx_load_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3447 'fmul' 'tmp_29_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 3448 [1/1] (0.00ns)   --->   "%tmp_24_63 = or i14 %tmp_18, 64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3448 'or' 'tmp_24_63' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 3449 [1/1] (0.00ns)   --->   "%tmp_25_63 = zext i14 %tmp_24_63 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3449 'zext' 'tmp_25_63' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 3450 [1/1] (0.00ns)   --->   "%lA_addr_65 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3450 'getelementptr' 'lA_addr_65' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 3451 [2/2] (1.23ns)   --->   "%lA_load_64 = load float* %lA_addr_65, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3451 'load' 'lA_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_733 : Operation 3452 [1/1] (0.00ns)   --->   "%lB_addr_65 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3452 'getelementptr' 'lB_addr_65' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 3453 [2/2] (1.23ns)   --->   "%lB_load_64 = load float* %lB_addr_65, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3453 'load' 'lB_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 734 <SV = 328> <Delay = 6.43>
ST_734 : Operation 3454 [4/4] (6.43ns)   --->   "%tmp_28_62 = fadd float %tmp_27_62, %tmp_28_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3454 'fadd' 'tmp_28_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 3455 [4/4] (6.43ns)   --->   "%tmp_30_62 = fadd float %tmp_29_62, %tmp_30_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3455 'fadd' 'tmp_30_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 3456 [1/2] (1.23ns)   --->   "%lA_load_64 = load float* %lA_addr_65, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3456 'load' 'lA_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_734 : Operation 3457 [1/2] (1.23ns)   --->   "%lB_load_64 = load float* %lB_addr_65, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3457 'load' 'lB_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 735 <SV = 329> <Delay = 7.01>
ST_735 : Operation 3458 [3/4] (6.43ns)   --->   "%tmp_28_62 = fadd float %tmp_27_62, %tmp_28_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3458 'fadd' 'tmp_28_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_735 : Operation 3459 [3/4] (6.43ns)   --->   "%tmp_30_62 = fadd float %tmp_29_62, %tmp_30_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3459 'fadd' 'tmp_30_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_735 : Operation 3460 [3/3] (7.01ns)   --->   "%tmp_27_63 = fmul float %lA_load_64, %lx_load_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3460 'fmul' 'tmp_27_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_735 : Operation 3461 [3/3] (7.01ns)   --->   "%tmp_29_63 = fmul float %lB_load_64, %lx_load_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3461 'fmul' 'tmp_29_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 330> <Delay = 7.01>
ST_736 : Operation 3462 [2/4] (6.43ns)   --->   "%tmp_28_62 = fadd float %tmp_27_62, %tmp_28_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3462 'fadd' 'tmp_28_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 3463 [2/4] (6.43ns)   --->   "%tmp_30_62 = fadd float %tmp_29_62, %tmp_30_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3463 'fadd' 'tmp_30_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 3464 [2/3] (7.01ns)   --->   "%tmp_27_63 = fmul float %lA_load_64, %lx_load_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3464 'fmul' 'tmp_27_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 3465 [2/3] (7.01ns)   --->   "%tmp_29_63 = fmul float %lB_load_64, %lx_load_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3465 'fmul' 'tmp_29_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 331> <Delay = 7.01>
ST_737 : Operation 3466 [1/4] (6.43ns)   --->   "%tmp_28_62 = fadd float %tmp_27_62, %tmp_28_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3466 'fadd' 'tmp_28_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_737 : Operation 3467 [1/4] (6.43ns)   --->   "%tmp_30_62 = fadd float %tmp_29_62, %tmp_30_61" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3467 'fadd' 'tmp_30_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_737 : Operation 3468 [1/3] (7.01ns)   --->   "%tmp_27_63 = fmul float %lA_load_64, %lx_load_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3468 'fmul' 'tmp_27_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_737 : Operation 3469 [1/3] (7.01ns)   --->   "%tmp_29_63 = fmul float %lB_load_64, %lx_load_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3469 'fmul' 'tmp_29_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_737 : Operation 3470 [1/1] (0.00ns)   --->   "%tmp_24_64 = or i14 %tmp_18, 65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3470 'or' 'tmp_24_64' <Predicate = true> <Delay = 0.00>
ST_737 : Operation 3471 [1/1] (0.00ns)   --->   "%tmp_25_64 = zext i14 %tmp_24_64 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3471 'zext' 'tmp_25_64' <Predicate = true> <Delay = 0.00>
ST_737 : Operation 3472 [1/1] (0.00ns)   --->   "%lA_addr_66 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3472 'getelementptr' 'lA_addr_66' <Predicate = true> <Delay = 0.00>
ST_737 : Operation 3473 [2/2] (1.23ns)   --->   "%lA_load_65 = load float* %lA_addr_66, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3473 'load' 'lA_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_737 : Operation 3474 [1/1] (0.00ns)   --->   "%lB_addr_66 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3474 'getelementptr' 'lB_addr_66' <Predicate = true> <Delay = 0.00>
ST_737 : Operation 3475 [2/2] (1.23ns)   --->   "%lB_load_65 = load float* %lB_addr_66, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3475 'load' 'lB_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 738 <SV = 332> <Delay = 6.43>
ST_738 : Operation 3476 [4/4] (6.43ns)   --->   "%tmp_28_63 = fadd float %tmp_27_63, %tmp_28_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3476 'fadd' 'tmp_28_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_738 : Operation 3477 [4/4] (6.43ns)   --->   "%tmp_30_63 = fadd float %tmp_29_63, %tmp_30_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3477 'fadd' 'tmp_30_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_738 : Operation 3478 [1/2] (1.23ns)   --->   "%lA_load_65 = load float* %lA_addr_66, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3478 'load' 'lA_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_738 : Operation 3479 [1/2] (1.23ns)   --->   "%lB_load_65 = load float* %lB_addr_66, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3479 'load' 'lB_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 739 <SV = 333> <Delay = 7.01>
ST_739 : Operation 3480 [3/4] (6.43ns)   --->   "%tmp_28_63 = fadd float %tmp_27_63, %tmp_28_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3480 'fadd' 'tmp_28_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_739 : Operation 3481 [3/4] (6.43ns)   --->   "%tmp_30_63 = fadd float %tmp_29_63, %tmp_30_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3481 'fadd' 'tmp_30_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_739 : Operation 3482 [3/3] (7.01ns)   --->   "%tmp_27_64 = fmul float %lA_load_65, %lx_load_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3482 'fmul' 'tmp_27_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_739 : Operation 3483 [3/3] (7.01ns)   --->   "%tmp_29_64 = fmul float %lB_load_65, %lx_load_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3483 'fmul' 'tmp_29_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 740 <SV = 334> <Delay = 7.01>
ST_740 : Operation 3484 [2/4] (6.43ns)   --->   "%tmp_28_63 = fadd float %tmp_27_63, %tmp_28_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3484 'fadd' 'tmp_28_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 3485 [2/4] (6.43ns)   --->   "%tmp_30_63 = fadd float %tmp_29_63, %tmp_30_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3485 'fadd' 'tmp_30_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 3486 [2/3] (7.01ns)   --->   "%tmp_27_64 = fmul float %lA_load_65, %lx_load_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3486 'fmul' 'tmp_27_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 3487 [2/3] (7.01ns)   --->   "%tmp_29_64 = fmul float %lB_load_65, %lx_load_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3487 'fmul' 'tmp_29_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 335> <Delay = 7.01>
ST_741 : Operation 3488 [1/4] (6.43ns)   --->   "%tmp_28_63 = fadd float %tmp_27_63, %tmp_28_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3488 'fadd' 'tmp_28_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 3489 [1/4] (6.43ns)   --->   "%tmp_30_63 = fadd float %tmp_29_63, %tmp_30_62" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3489 'fadd' 'tmp_30_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 3490 [1/3] (7.01ns)   --->   "%tmp_27_64 = fmul float %lA_load_65, %lx_load_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3490 'fmul' 'tmp_27_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 3491 [1/3] (7.01ns)   --->   "%tmp_29_64 = fmul float %lB_load_65, %lx_load_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3491 'fmul' 'tmp_29_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 3492 [1/1] (0.00ns)   --->   "%tmp_24_65 = or i14 %tmp_18, 66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3492 'or' 'tmp_24_65' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3493 [1/1] (0.00ns)   --->   "%tmp_25_65 = zext i14 %tmp_24_65 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3493 'zext' 'tmp_25_65' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3494 [1/1] (0.00ns)   --->   "%lA_addr_67 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3494 'getelementptr' 'lA_addr_67' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3495 [2/2] (1.23ns)   --->   "%lA_load_66 = load float* %lA_addr_67, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3495 'load' 'lA_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_741 : Operation 3496 [1/1] (0.00ns)   --->   "%lB_addr_67 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3496 'getelementptr' 'lB_addr_67' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3497 [2/2] (1.23ns)   --->   "%lB_load_66 = load float* %lB_addr_67, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3497 'load' 'lB_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 742 <SV = 336> <Delay = 6.43>
ST_742 : Operation 3498 [4/4] (6.43ns)   --->   "%tmp_28_64 = fadd float %tmp_27_64, %tmp_28_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3498 'fadd' 'tmp_28_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 3499 [4/4] (6.43ns)   --->   "%tmp_30_64 = fadd float %tmp_29_64, %tmp_30_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3499 'fadd' 'tmp_30_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 3500 [1/2] (1.23ns)   --->   "%lA_load_66 = load float* %lA_addr_67, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3500 'load' 'lA_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_742 : Operation 3501 [1/2] (1.23ns)   --->   "%lB_load_66 = load float* %lB_addr_67, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3501 'load' 'lB_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 743 <SV = 337> <Delay = 7.01>
ST_743 : Operation 3502 [3/4] (6.43ns)   --->   "%tmp_28_64 = fadd float %tmp_27_64, %tmp_28_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3502 'fadd' 'tmp_28_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 3503 [3/4] (6.43ns)   --->   "%tmp_30_64 = fadd float %tmp_29_64, %tmp_30_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3503 'fadd' 'tmp_30_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 3504 [3/3] (7.01ns)   --->   "%tmp_27_65 = fmul float %lA_load_66, %lx_load_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3504 'fmul' 'tmp_27_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 3505 [3/3] (7.01ns)   --->   "%tmp_29_65 = fmul float %lB_load_66, %lx_load_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3505 'fmul' 'tmp_29_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 744 <SV = 338> <Delay = 7.01>
ST_744 : Operation 3506 [2/4] (6.43ns)   --->   "%tmp_28_64 = fadd float %tmp_27_64, %tmp_28_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3506 'fadd' 'tmp_28_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 3507 [2/4] (6.43ns)   --->   "%tmp_30_64 = fadd float %tmp_29_64, %tmp_30_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3507 'fadd' 'tmp_30_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 3508 [2/3] (7.01ns)   --->   "%tmp_27_65 = fmul float %lA_load_66, %lx_load_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3508 'fmul' 'tmp_27_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 3509 [2/3] (7.01ns)   --->   "%tmp_29_65 = fmul float %lB_load_66, %lx_load_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3509 'fmul' 'tmp_29_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 339> <Delay = 7.01>
ST_745 : Operation 3510 [1/4] (6.43ns)   --->   "%tmp_28_64 = fadd float %tmp_27_64, %tmp_28_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3510 'fadd' 'tmp_28_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 3511 [1/4] (6.43ns)   --->   "%tmp_30_64 = fadd float %tmp_29_64, %tmp_30_63" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3511 'fadd' 'tmp_30_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 3512 [1/3] (7.01ns)   --->   "%tmp_27_65 = fmul float %lA_load_66, %lx_load_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3512 'fmul' 'tmp_27_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 3513 [1/3] (7.01ns)   --->   "%tmp_29_65 = fmul float %lB_load_66, %lx_load_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3513 'fmul' 'tmp_29_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 3514 [1/1] (0.00ns)   --->   "%tmp_24_66 = or i14 %tmp_18, 67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3514 'or' 'tmp_24_66' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 3515 [1/1] (0.00ns)   --->   "%tmp_25_66 = zext i14 %tmp_24_66 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3515 'zext' 'tmp_25_66' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 3516 [1/1] (0.00ns)   --->   "%lA_addr_68 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3516 'getelementptr' 'lA_addr_68' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 3517 [2/2] (1.23ns)   --->   "%lA_load_67 = load float* %lA_addr_68, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3517 'load' 'lA_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_745 : Operation 3518 [1/1] (0.00ns)   --->   "%lB_addr_68 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3518 'getelementptr' 'lB_addr_68' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 3519 [2/2] (1.23ns)   --->   "%lB_load_67 = load float* %lB_addr_68, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3519 'load' 'lB_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 746 <SV = 340> <Delay = 6.43>
ST_746 : Operation 3520 [4/4] (6.43ns)   --->   "%tmp_28_65 = fadd float %tmp_27_65, %tmp_28_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3520 'fadd' 'tmp_28_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 3521 [4/4] (6.43ns)   --->   "%tmp_30_65 = fadd float %tmp_29_65, %tmp_30_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3521 'fadd' 'tmp_30_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 3522 [1/2] (1.23ns)   --->   "%lA_load_67 = load float* %lA_addr_68, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3522 'load' 'lA_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_746 : Operation 3523 [1/2] (1.23ns)   --->   "%lB_load_67 = load float* %lB_addr_68, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3523 'load' 'lB_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 747 <SV = 341> <Delay = 7.01>
ST_747 : Operation 3524 [3/4] (6.43ns)   --->   "%tmp_28_65 = fadd float %tmp_27_65, %tmp_28_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3524 'fadd' 'tmp_28_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 3525 [3/4] (6.43ns)   --->   "%tmp_30_65 = fadd float %tmp_29_65, %tmp_30_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3525 'fadd' 'tmp_30_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 3526 [3/3] (7.01ns)   --->   "%tmp_27_66 = fmul float %lA_load_67, %lx_load_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3526 'fmul' 'tmp_27_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 3527 [3/3] (7.01ns)   --->   "%tmp_29_66 = fmul float %lB_load_67, %lx_load_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3527 'fmul' 'tmp_29_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 748 <SV = 342> <Delay = 7.01>
ST_748 : Operation 3528 [2/4] (6.43ns)   --->   "%tmp_28_65 = fadd float %tmp_27_65, %tmp_28_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3528 'fadd' 'tmp_28_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 3529 [2/4] (6.43ns)   --->   "%tmp_30_65 = fadd float %tmp_29_65, %tmp_30_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3529 'fadd' 'tmp_30_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 3530 [2/3] (7.01ns)   --->   "%tmp_27_66 = fmul float %lA_load_67, %lx_load_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3530 'fmul' 'tmp_27_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 3531 [2/3] (7.01ns)   --->   "%tmp_29_66 = fmul float %lB_load_67, %lx_load_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3531 'fmul' 'tmp_29_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 749 <SV = 343> <Delay = 7.01>
ST_749 : Operation 3532 [1/4] (6.43ns)   --->   "%tmp_28_65 = fadd float %tmp_27_65, %tmp_28_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3532 'fadd' 'tmp_28_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 3533 [1/4] (6.43ns)   --->   "%tmp_30_65 = fadd float %tmp_29_65, %tmp_30_64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3533 'fadd' 'tmp_30_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 3534 [1/3] (7.01ns)   --->   "%tmp_27_66 = fmul float %lA_load_67, %lx_load_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3534 'fmul' 'tmp_27_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 3535 [1/3] (7.01ns)   --->   "%tmp_29_66 = fmul float %lB_load_67, %lx_load_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3535 'fmul' 'tmp_29_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 3536 [1/1] (0.00ns)   --->   "%tmp_24_67 = or i14 %tmp_18, 68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3536 'or' 'tmp_24_67' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 3537 [1/1] (0.00ns)   --->   "%tmp_25_67 = zext i14 %tmp_24_67 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3537 'zext' 'tmp_25_67' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 3538 [1/1] (0.00ns)   --->   "%lA_addr_69 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3538 'getelementptr' 'lA_addr_69' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 3539 [2/2] (1.23ns)   --->   "%lA_load_68 = load float* %lA_addr_69, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3539 'load' 'lA_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_749 : Operation 3540 [1/1] (0.00ns)   --->   "%lB_addr_69 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3540 'getelementptr' 'lB_addr_69' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 3541 [2/2] (1.23ns)   --->   "%lB_load_68 = load float* %lB_addr_69, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3541 'load' 'lB_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 750 <SV = 344> <Delay = 6.43>
ST_750 : Operation 3542 [4/4] (6.43ns)   --->   "%tmp_28_66 = fadd float %tmp_27_66, %tmp_28_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3542 'fadd' 'tmp_28_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 3543 [4/4] (6.43ns)   --->   "%tmp_30_66 = fadd float %tmp_29_66, %tmp_30_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3543 'fadd' 'tmp_30_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 3544 [1/2] (1.23ns)   --->   "%lA_load_68 = load float* %lA_addr_69, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3544 'load' 'lA_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_750 : Operation 3545 [1/2] (1.23ns)   --->   "%lB_load_68 = load float* %lB_addr_69, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3545 'load' 'lB_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 751 <SV = 345> <Delay = 7.01>
ST_751 : Operation 3546 [3/4] (6.43ns)   --->   "%tmp_28_66 = fadd float %tmp_27_66, %tmp_28_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3546 'fadd' 'tmp_28_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 3547 [3/4] (6.43ns)   --->   "%tmp_30_66 = fadd float %tmp_29_66, %tmp_30_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3547 'fadd' 'tmp_30_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 3548 [3/3] (7.01ns)   --->   "%tmp_27_67 = fmul float %lA_load_68, %lx_load_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3548 'fmul' 'tmp_27_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 3549 [3/3] (7.01ns)   --->   "%tmp_29_67 = fmul float %lB_load_68, %lx_load_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3549 'fmul' 'tmp_29_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 752 <SV = 346> <Delay = 7.01>
ST_752 : Operation 3550 [2/4] (6.43ns)   --->   "%tmp_28_66 = fadd float %tmp_27_66, %tmp_28_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3550 'fadd' 'tmp_28_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 3551 [2/4] (6.43ns)   --->   "%tmp_30_66 = fadd float %tmp_29_66, %tmp_30_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3551 'fadd' 'tmp_30_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 3552 [2/3] (7.01ns)   --->   "%tmp_27_67 = fmul float %lA_load_68, %lx_load_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3552 'fmul' 'tmp_27_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 3553 [2/3] (7.01ns)   --->   "%tmp_29_67 = fmul float %lB_load_68, %lx_load_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3553 'fmul' 'tmp_29_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 347> <Delay = 7.01>
ST_753 : Operation 3554 [1/4] (6.43ns)   --->   "%tmp_28_66 = fadd float %tmp_27_66, %tmp_28_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3554 'fadd' 'tmp_28_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 3555 [1/4] (6.43ns)   --->   "%tmp_30_66 = fadd float %tmp_29_66, %tmp_30_65" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3555 'fadd' 'tmp_30_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 3556 [1/3] (7.01ns)   --->   "%tmp_27_67 = fmul float %lA_load_68, %lx_load_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3556 'fmul' 'tmp_27_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 3557 [1/3] (7.01ns)   --->   "%tmp_29_67 = fmul float %lB_load_68, %lx_load_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3557 'fmul' 'tmp_29_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 3558 [1/1] (0.00ns)   --->   "%tmp_24_68 = or i14 %tmp_18, 69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3558 'or' 'tmp_24_68' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 3559 [1/1] (0.00ns)   --->   "%tmp_25_68 = zext i14 %tmp_24_68 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3559 'zext' 'tmp_25_68' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 3560 [1/1] (0.00ns)   --->   "%lA_addr_70 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3560 'getelementptr' 'lA_addr_70' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 3561 [2/2] (1.23ns)   --->   "%lA_load_69 = load float* %lA_addr_70, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3561 'load' 'lA_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_753 : Operation 3562 [1/1] (0.00ns)   --->   "%lB_addr_70 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3562 'getelementptr' 'lB_addr_70' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 3563 [2/2] (1.23ns)   --->   "%lB_load_69 = load float* %lB_addr_70, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3563 'load' 'lB_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 754 <SV = 348> <Delay = 6.43>
ST_754 : Operation 3564 [4/4] (6.43ns)   --->   "%tmp_28_67 = fadd float %tmp_27_67, %tmp_28_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3564 'fadd' 'tmp_28_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 3565 [4/4] (6.43ns)   --->   "%tmp_30_67 = fadd float %tmp_29_67, %tmp_30_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3565 'fadd' 'tmp_30_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 3566 [1/2] (1.23ns)   --->   "%lA_load_69 = load float* %lA_addr_70, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3566 'load' 'lA_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_754 : Operation 3567 [1/2] (1.23ns)   --->   "%lB_load_69 = load float* %lB_addr_70, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3567 'load' 'lB_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 755 <SV = 349> <Delay = 7.01>
ST_755 : Operation 3568 [3/4] (6.43ns)   --->   "%tmp_28_67 = fadd float %tmp_27_67, %tmp_28_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3568 'fadd' 'tmp_28_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 3569 [3/4] (6.43ns)   --->   "%tmp_30_67 = fadd float %tmp_29_67, %tmp_30_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3569 'fadd' 'tmp_30_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 3570 [3/3] (7.01ns)   --->   "%tmp_27_68 = fmul float %lA_load_69, %lx_load_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3570 'fmul' 'tmp_27_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 3571 [3/3] (7.01ns)   --->   "%tmp_29_68 = fmul float %lB_load_69, %lx_load_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3571 'fmul' 'tmp_29_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 756 <SV = 350> <Delay = 7.01>
ST_756 : Operation 3572 [2/4] (6.43ns)   --->   "%tmp_28_67 = fadd float %tmp_27_67, %tmp_28_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3572 'fadd' 'tmp_28_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 3573 [2/4] (6.43ns)   --->   "%tmp_30_67 = fadd float %tmp_29_67, %tmp_30_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3573 'fadd' 'tmp_30_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 3574 [2/3] (7.01ns)   --->   "%tmp_27_68 = fmul float %lA_load_69, %lx_load_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3574 'fmul' 'tmp_27_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 3575 [2/3] (7.01ns)   --->   "%tmp_29_68 = fmul float %lB_load_69, %lx_load_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3575 'fmul' 'tmp_29_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 757 <SV = 351> <Delay = 7.01>
ST_757 : Operation 3576 [1/4] (6.43ns)   --->   "%tmp_28_67 = fadd float %tmp_27_67, %tmp_28_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3576 'fadd' 'tmp_28_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 3577 [1/4] (6.43ns)   --->   "%tmp_30_67 = fadd float %tmp_29_67, %tmp_30_66" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3577 'fadd' 'tmp_30_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 3578 [1/3] (7.01ns)   --->   "%tmp_27_68 = fmul float %lA_load_69, %lx_load_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3578 'fmul' 'tmp_27_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 3579 [1/3] (7.01ns)   --->   "%tmp_29_68 = fmul float %lB_load_69, %lx_load_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3579 'fmul' 'tmp_29_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 3580 [1/1] (0.00ns)   --->   "%tmp_24_69 = or i14 %tmp_18, 70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3580 'or' 'tmp_24_69' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 3581 [1/1] (0.00ns)   --->   "%tmp_25_69 = zext i14 %tmp_24_69 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3581 'zext' 'tmp_25_69' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 3582 [1/1] (0.00ns)   --->   "%lA_addr_71 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3582 'getelementptr' 'lA_addr_71' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 3583 [2/2] (1.23ns)   --->   "%lA_load_70 = load float* %lA_addr_71, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3583 'load' 'lA_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_757 : Operation 3584 [1/1] (0.00ns)   --->   "%lB_addr_71 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3584 'getelementptr' 'lB_addr_71' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 3585 [2/2] (1.23ns)   --->   "%lB_load_70 = load float* %lB_addr_71, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3585 'load' 'lB_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 758 <SV = 352> <Delay = 6.43>
ST_758 : Operation 3586 [4/4] (6.43ns)   --->   "%tmp_28_68 = fadd float %tmp_27_68, %tmp_28_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3586 'fadd' 'tmp_28_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 3587 [4/4] (6.43ns)   --->   "%tmp_30_68 = fadd float %tmp_29_68, %tmp_30_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3587 'fadd' 'tmp_30_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 3588 [1/2] (1.23ns)   --->   "%lA_load_70 = load float* %lA_addr_71, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3588 'load' 'lA_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_758 : Operation 3589 [1/2] (1.23ns)   --->   "%lB_load_70 = load float* %lB_addr_71, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3589 'load' 'lB_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 759 <SV = 353> <Delay = 7.01>
ST_759 : Operation 3590 [3/4] (6.43ns)   --->   "%tmp_28_68 = fadd float %tmp_27_68, %tmp_28_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3590 'fadd' 'tmp_28_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 3591 [3/4] (6.43ns)   --->   "%tmp_30_68 = fadd float %tmp_29_68, %tmp_30_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3591 'fadd' 'tmp_30_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 3592 [3/3] (7.01ns)   --->   "%tmp_27_69 = fmul float %lA_load_70, %lx_load_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3592 'fmul' 'tmp_27_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 3593 [3/3] (7.01ns)   --->   "%tmp_29_69 = fmul float %lB_load_70, %lx_load_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3593 'fmul' 'tmp_29_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 760 <SV = 354> <Delay = 7.01>
ST_760 : Operation 3594 [2/4] (6.43ns)   --->   "%tmp_28_68 = fadd float %tmp_27_68, %tmp_28_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3594 'fadd' 'tmp_28_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 3595 [2/4] (6.43ns)   --->   "%tmp_30_68 = fadd float %tmp_29_68, %tmp_30_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3595 'fadd' 'tmp_30_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 3596 [2/3] (7.01ns)   --->   "%tmp_27_69 = fmul float %lA_load_70, %lx_load_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3596 'fmul' 'tmp_27_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 3597 [2/3] (7.01ns)   --->   "%tmp_29_69 = fmul float %lB_load_70, %lx_load_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3597 'fmul' 'tmp_29_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 761 <SV = 355> <Delay = 7.01>
ST_761 : Operation 3598 [1/4] (6.43ns)   --->   "%tmp_28_68 = fadd float %tmp_27_68, %tmp_28_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3598 'fadd' 'tmp_28_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 3599 [1/4] (6.43ns)   --->   "%tmp_30_68 = fadd float %tmp_29_68, %tmp_30_67" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3599 'fadd' 'tmp_30_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 3600 [1/3] (7.01ns)   --->   "%tmp_27_69 = fmul float %lA_load_70, %lx_load_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3600 'fmul' 'tmp_27_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 3601 [1/3] (7.01ns)   --->   "%tmp_29_69 = fmul float %lB_load_70, %lx_load_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3601 'fmul' 'tmp_29_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 3602 [1/1] (0.00ns)   --->   "%tmp_24_70 = or i14 %tmp_18, 71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3602 'or' 'tmp_24_70' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 3603 [1/1] (0.00ns)   --->   "%tmp_25_70 = zext i14 %tmp_24_70 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3603 'zext' 'tmp_25_70' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 3604 [1/1] (0.00ns)   --->   "%lA_addr_72 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3604 'getelementptr' 'lA_addr_72' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 3605 [2/2] (1.23ns)   --->   "%lA_load_71 = load float* %lA_addr_72, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3605 'load' 'lA_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_761 : Operation 3606 [1/1] (0.00ns)   --->   "%lB_addr_72 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3606 'getelementptr' 'lB_addr_72' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 3607 [2/2] (1.23ns)   --->   "%lB_load_71 = load float* %lB_addr_72, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3607 'load' 'lB_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 762 <SV = 356> <Delay = 6.43>
ST_762 : Operation 3608 [4/4] (6.43ns)   --->   "%tmp_28_69 = fadd float %tmp_27_69, %tmp_28_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3608 'fadd' 'tmp_28_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 3609 [4/4] (6.43ns)   --->   "%tmp_30_69 = fadd float %tmp_29_69, %tmp_30_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3609 'fadd' 'tmp_30_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 3610 [1/2] (1.23ns)   --->   "%lA_load_71 = load float* %lA_addr_72, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3610 'load' 'lA_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_762 : Operation 3611 [1/2] (1.23ns)   --->   "%lB_load_71 = load float* %lB_addr_72, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3611 'load' 'lB_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 763 <SV = 357> <Delay = 7.01>
ST_763 : Operation 3612 [3/4] (6.43ns)   --->   "%tmp_28_69 = fadd float %tmp_27_69, %tmp_28_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3612 'fadd' 'tmp_28_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 3613 [3/4] (6.43ns)   --->   "%tmp_30_69 = fadd float %tmp_29_69, %tmp_30_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3613 'fadd' 'tmp_30_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 3614 [3/3] (7.01ns)   --->   "%tmp_27_70 = fmul float %lA_load_71, %lx_load_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3614 'fmul' 'tmp_27_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 3615 [3/3] (7.01ns)   --->   "%tmp_29_70 = fmul float %lB_load_71, %lx_load_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3615 'fmul' 'tmp_29_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 764 <SV = 358> <Delay = 7.01>
ST_764 : Operation 3616 [2/4] (6.43ns)   --->   "%tmp_28_69 = fadd float %tmp_27_69, %tmp_28_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3616 'fadd' 'tmp_28_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 3617 [2/4] (6.43ns)   --->   "%tmp_30_69 = fadd float %tmp_29_69, %tmp_30_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3617 'fadd' 'tmp_30_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 3618 [2/3] (7.01ns)   --->   "%tmp_27_70 = fmul float %lA_load_71, %lx_load_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3618 'fmul' 'tmp_27_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 3619 [2/3] (7.01ns)   --->   "%tmp_29_70 = fmul float %lB_load_71, %lx_load_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3619 'fmul' 'tmp_29_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 765 <SV = 359> <Delay = 7.01>
ST_765 : Operation 3620 [1/4] (6.43ns)   --->   "%tmp_28_69 = fadd float %tmp_27_69, %tmp_28_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3620 'fadd' 'tmp_28_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 3621 [1/4] (6.43ns)   --->   "%tmp_30_69 = fadd float %tmp_29_69, %tmp_30_68" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3621 'fadd' 'tmp_30_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 3622 [1/3] (7.01ns)   --->   "%tmp_27_70 = fmul float %lA_load_71, %lx_load_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3622 'fmul' 'tmp_27_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 3623 [1/3] (7.01ns)   --->   "%tmp_29_70 = fmul float %lB_load_71, %lx_load_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3623 'fmul' 'tmp_29_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 3624 [1/1] (0.00ns)   --->   "%tmp_24_71 = or i14 %tmp_18, 72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3624 'or' 'tmp_24_71' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 3625 [1/1] (0.00ns)   --->   "%tmp_25_71 = zext i14 %tmp_24_71 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3625 'zext' 'tmp_25_71' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 3626 [1/1] (0.00ns)   --->   "%lA_addr_73 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3626 'getelementptr' 'lA_addr_73' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 3627 [2/2] (1.23ns)   --->   "%lA_load_72 = load float* %lA_addr_73, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3627 'load' 'lA_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_765 : Operation 3628 [1/1] (0.00ns)   --->   "%lB_addr_73 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3628 'getelementptr' 'lB_addr_73' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 3629 [2/2] (1.23ns)   --->   "%lB_load_72 = load float* %lB_addr_73, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3629 'load' 'lB_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 766 <SV = 360> <Delay = 6.43>
ST_766 : Operation 3630 [4/4] (6.43ns)   --->   "%tmp_28_70 = fadd float %tmp_27_70, %tmp_28_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3630 'fadd' 'tmp_28_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 3631 [4/4] (6.43ns)   --->   "%tmp_30_70 = fadd float %tmp_29_70, %tmp_30_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3631 'fadd' 'tmp_30_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 3632 [1/2] (1.23ns)   --->   "%lA_load_72 = load float* %lA_addr_73, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3632 'load' 'lA_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_766 : Operation 3633 [1/2] (1.23ns)   --->   "%lB_load_72 = load float* %lB_addr_73, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3633 'load' 'lB_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 767 <SV = 361> <Delay = 7.01>
ST_767 : Operation 3634 [3/4] (6.43ns)   --->   "%tmp_28_70 = fadd float %tmp_27_70, %tmp_28_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3634 'fadd' 'tmp_28_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 3635 [3/4] (6.43ns)   --->   "%tmp_30_70 = fadd float %tmp_29_70, %tmp_30_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3635 'fadd' 'tmp_30_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 3636 [3/3] (7.01ns)   --->   "%tmp_27_71 = fmul float %lA_load_72, %lx_load_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3636 'fmul' 'tmp_27_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 3637 [3/3] (7.01ns)   --->   "%tmp_29_71 = fmul float %lB_load_72, %lx_load_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3637 'fmul' 'tmp_29_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 768 <SV = 362> <Delay = 7.01>
ST_768 : Operation 3638 [2/4] (6.43ns)   --->   "%tmp_28_70 = fadd float %tmp_27_70, %tmp_28_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3638 'fadd' 'tmp_28_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 3639 [2/4] (6.43ns)   --->   "%tmp_30_70 = fadd float %tmp_29_70, %tmp_30_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3639 'fadd' 'tmp_30_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 3640 [2/3] (7.01ns)   --->   "%tmp_27_71 = fmul float %lA_load_72, %lx_load_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3640 'fmul' 'tmp_27_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 3641 [2/3] (7.01ns)   --->   "%tmp_29_71 = fmul float %lB_load_72, %lx_load_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3641 'fmul' 'tmp_29_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 769 <SV = 363> <Delay = 7.01>
ST_769 : Operation 3642 [1/4] (6.43ns)   --->   "%tmp_28_70 = fadd float %tmp_27_70, %tmp_28_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3642 'fadd' 'tmp_28_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 3643 [1/4] (6.43ns)   --->   "%tmp_30_70 = fadd float %tmp_29_70, %tmp_30_69" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3643 'fadd' 'tmp_30_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 3644 [1/3] (7.01ns)   --->   "%tmp_27_71 = fmul float %lA_load_72, %lx_load_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3644 'fmul' 'tmp_27_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 3645 [1/3] (7.01ns)   --->   "%tmp_29_71 = fmul float %lB_load_72, %lx_load_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3645 'fmul' 'tmp_29_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 3646 [1/1] (0.00ns)   --->   "%tmp_24_72 = or i14 %tmp_18, 73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3646 'or' 'tmp_24_72' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 3647 [1/1] (0.00ns)   --->   "%tmp_25_72 = zext i14 %tmp_24_72 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3647 'zext' 'tmp_25_72' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 3648 [1/1] (0.00ns)   --->   "%lA_addr_74 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3648 'getelementptr' 'lA_addr_74' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 3649 [2/2] (1.23ns)   --->   "%lA_load_73 = load float* %lA_addr_74, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3649 'load' 'lA_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_769 : Operation 3650 [1/1] (0.00ns)   --->   "%lB_addr_74 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3650 'getelementptr' 'lB_addr_74' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 3651 [2/2] (1.23ns)   --->   "%lB_load_73 = load float* %lB_addr_74, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3651 'load' 'lB_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 770 <SV = 364> <Delay = 6.43>
ST_770 : Operation 3652 [4/4] (6.43ns)   --->   "%tmp_28_71 = fadd float %tmp_27_71, %tmp_28_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3652 'fadd' 'tmp_28_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 3653 [4/4] (6.43ns)   --->   "%tmp_30_71 = fadd float %tmp_29_71, %tmp_30_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3653 'fadd' 'tmp_30_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 3654 [1/2] (1.23ns)   --->   "%lA_load_73 = load float* %lA_addr_74, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3654 'load' 'lA_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_770 : Operation 3655 [1/2] (1.23ns)   --->   "%lB_load_73 = load float* %lB_addr_74, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3655 'load' 'lB_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 771 <SV = 365> <Delay = 7.01>
ST_771 : Operation 3656 [3/4] (6.43ns)   --->   "%tmp_28_71 = fadd float %tmp_27_71, %tmp_28_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3656 'fadd' 'tmp_28_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 3657 [3/4] (6.43ns)   --->   "%tmp_30_71 = fadd float %tmp_29_71, %tmp_30_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3657 'fadd' 'tmp_30_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 3658 [3/3] (7.01ns)   --->   "%tmp_27_72 = fmul float %lA_load_73, %lx_load_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3658 'fmul' 'tmp_27_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 3659 [3/3] (7.01ns)   --->   "%tmp_29_72 = fmul float %lB_load_73, %lx_load_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3659 'fmul' 'tmp_29_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 772 <SV = 366> <Delay = 7.01>
ST_772 : Operation 3660 [2/4] (6.43ns)   --->   "%tmp_28_71 = fadd float %tmp_27_71, %tmp_28_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3660 'fadd' 'tmp_28_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 3661 [2/4] (6.43ns)   --->   "%tmp_30_71 = fadd float %tmp_29_71, %tmp_30_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3661 'fadd' 'tmp_30_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 3662 [2/3] (7.01ns)   --->   "%tmp_27_72 = fmul float %lA_load_73, %lx_load_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3662 'fmul' 'tmp_27_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 3663 [2/3] (7.01ns)   --->   "%tmp_29_72 = fmul float %lB_load_73, %lx_load_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3663 'fmul' 'tmp_29_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 367> <Delay = 7.01>
ST_773 : Operation 3664 [1/4] (6.43ns)   --->   "%tmp_28_71 = fadd float %tmp_27_71, %tmp_28_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3664 'fadd' 'tmp_28_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 3665 [1/4] (6.43ns)   --->   "%tmp_30_71 = fadd float %tmp_29_71, %tmp_30_70" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3665 'fadd' 'tmp_30_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 3666 [1/3] (7.01ns)   --->   "%tmp_27_72 = fmul float %lA_load_73, %lx_load_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3666 'fmul' 'tmp_27_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 3667 [1/3] (7.01ns)   --->   "%tmp_29_72 = fmul float %lB_load_73, %lx_load_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3667 'fmul' 'tmp_29_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 3668 [1/1] (0.00ns)   --->   "%tmp_24_73 = or i14 %tmp_18, 74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3668 'or' 'tmp_24_73' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 3669 [1/1] (0.00ns)   --->   "%tmp_25_73 = zext i14 %tmp_24_73 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3669 'zext' 'tmp_25_73' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 3670 [1/1] (0.00ns)   --->   "%lA_addr_75 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3670 'getelementptr' 'lA_addr_75' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 3671 [2/2] (1.23ns)   --->   "%lA_load_74 = load float* %lA_addr_75, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3671 'load' 'lA_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_773 : Operation 3672 [1/1] (0.00ns)   --->   "%lB_addr_75 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3672 'getelementptr' 'lB_addr_75' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 3673 [2/2] (1.23ns)   --->   "%lB_load_74 = load float* %lB_addr_75, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3673 'load' 'lB_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 774 <SV = 368> <Delay = 6.43>
ST_774 : Operation 3674 [4/4] (6.43ns)   --->   "%tmp_28_72 = fadd float %tmp_27_72, %tmp_28_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3674 'fadd' 'tmp_28_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 3675 [4/4] (6.43ns)   --->   "%tmp_30_72 = fadd float %tmp_29_72, %tmp_30_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3675 'fadd' 'tmp_30_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 3676 [1/2] (1.23ns)   --->   "%lA_load_74 = load float* %lA_addr_75, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3676 'load' 'lA_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_774 : Operation 3677 [1/2] (1.23ns)   --->   "%lB_load_74 = load float* %lB_addr_75, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3677 'load' 'lB_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 775 <SV = 369> <Delay = 7.01>
ST_775 : Operation 3678 [3/4] (6.43ns)   --->   "%tmp_28_72 = fadd float %tmp_27_72, %tmp_28_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3678 'fadd' 'tmp_28_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 3679 [3/4] (6.43ns)   --->   "%tmp_30_72 = fadd float %tmp_29_72, %tmp_30_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3679 'fadd' 'tmp_30_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 3680 [3/3] (7.01ns)   --->   "%tmp_27_73 = fmul float %lA_load_74, %lx_load_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3680 'fmul' 'tmp_27_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 3681 [3/3] (7.01ns)   --->   "%tmp_29_73 = fmul float %lB_load_74, %lx_load_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3681 'fmul' 'tmp_29_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 776 <SV = 370> <Delay = 7.01>
ST_776 : Operation 3682 [2/4] (6.43ns)   --->   "%tmp_28_72 = fadd float %tmp_27_72, %tmp_28_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3682 'fadd' 'tmp_28_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 3683 [2/4] (6.43ns)   --->   "%tmp_30_72 = fadd float %tmp_29_72, %tmp_30_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3683 'fadd' 'tmp_30_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 3684 [2/3] (7.01ns)   --->   "%tmp_27_73 = fmul float %lA_load_74, %lx_load_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3684 'fmul' 'tmp_27_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 3685 [2/3] (7.01ns)   --->   "%tmp_29_73 = fmul float %lB_load_74, %lx_load_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3685 'fmul' 'tmp_29_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 371> <Delay = 7.01>
ST_777 : Operation 3686 [1/4] (6.43ns)   --->   "%tmp_28_72 = fadd float %tmp_27_72, %tmp_28_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3686 'fadd' 'tmp_28_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 3687 [1/4] (6.43ns)   --->   "%tmp_30_72 = fadd float %tmp_29_72, %tmp_30_71" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3687 'fadd' 'tmp_30_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 3688 [1/3] (7.01ns)   --->   "%tmp_27_73 = fmul float %lA_load_74, %lx_load_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3688 'fmul' 'tmp_27_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 3689 [1/3] (7.01ns)   --->   "%tmp_29_73 = fmul float %lB_load_74, %lx_load_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3689 'fmul' 'tmp_29_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 3690 [1/1] (0.00ns)   --->   "%tmp_24_74 = or i14 %tmp_18, 75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3690 'or' 'tmp_24_74' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3691 [1/1] (0.00ns)   --->   "%tmp_25_74 = zext i14 %tmp_24_74 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3691 'zext' 'tmp_25_74' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3692 [1/1] (0.00ns)   --->   "%lA_addr_76 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3692 'getelementptr' 'lA_addr_76' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3693 [2/2] (1.23ns)   --->   "%lA_load_75 = load float* %lA_addr_76, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3693 'load' 'lA_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_777 : Operation 3694 [1/1] (0.00ns)   --->   "%lB_addr_76 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3694 'getelementptr' 'lB_addr_76' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3695 [2/2] (1.23ns)   --->   "%lB_load_75 = load float* %lB_addr_76, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3695 'load' 'lB_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 778 <SV = 372> <Delay = 6.43>
ST_778 : Operation 3696 [4/4] (6.43ns)   --->   "%tmp_28_73 = fadd float %tmp_27_73, %tmp_28_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3696 'fadd' 'tmp_28_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 3697 [4/4] (6.43ns)   --->   "%tmp_30_73 = fadd float %tmp_29_73, %tmp_30_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3697 'fadd' 'tmp_30_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 3698 [1/2] (1.23ns)   --->   "%lA_load_75 = load float* %lA_addr_76, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3698 'load' 'lA_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_778 : Operation 3699 [1/2] (1.23ns)   --->   "%lB_load_75 = load float* %lB_addr_76, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3699 'load' 'lB_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 779 <SV = 373> <Delay = 7.01>
ST_779 : Operation 3700 [3/4] (6.43ns)   --->   "%tmp_28_73 = fadd float %tmp_27_73, %tmp_28_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3700 'fadd' 'tmp_28_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 3701 [3/4] (6.43ns)   --->   "%tmp_30_73 = fadd float %tmp_29_73, %tmp_30_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3701 'fadd' 'tmp_30_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 3702 [3/3] (7.01ns)   --->   "%tmp_27_74 = fmul float %lA_load_75, %lx_load_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3702 'fmul' 'tmp_27_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 3703 [3/3] (7.01ns)   --->   "%tmp_29_74 = fmul float %lB_load_75, %lx_load_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3703 'fmul' 'tmp_29_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 780 <SV = 374> <Delay = 7.01>
ST_780 : Operation 3704 [2/4] (6.43ns)   --->   "%tmp_28_73 = fadd float %tmp_27_73, %tmp_28_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3704 'fadd' 'tmp_28_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 3705 [2/4] (6.43ns)   --->   "%tmp_30_73 = fadd float %tmp_29_73, %tmp_30_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3705 'fadd' 'tmp_30_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 3706 [2/3] (7.01ns)   --->   "%tmp_27_74 = fmul float %lA_load_75, %lx_load_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3706 'fmul' 'tmp_27_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 3707 [2/3] (7.01ns)   --->   "%tmp_29_74 = fmul float %lB_load_75, %lx_load_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3707 'fmul' 'tmp_29_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 375> <Delay = 7.01>
ST_781 : Operation 3708 [1/4] (6.43ns)   --->   "%tmp_28_73 = fadd float %tmp_27_73, %tmp_28_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3708 'fadd' 'tmp_28_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 3709 [1/4] (6.43ns)   --->   "%tmp_30_73 = fadd float %tmp_29_73, %tmp_30_72" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3709 'fadd' 'tmp_30_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 3710 [1/3] (7.01ns)   --->   "%tmp_27_74 = fmul float %lA_load_75, %lx_load_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3710 'fmul' 'tmp_27_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 3711 [1/3] (7.01ns)   --->   "%tmp_29_74 = fmul float %lB_load_75, %lx_load_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3711 'fmul' 'tmp_29_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_24_75 = or i14 %tmp_18, 76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3712 'or' 'tmp_24_75' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 3713 [1/1] (0.00ns)   --->   "%tmp_25_75 = zext i14 %tmp_24_75 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3713 'zext' 'tmp_25_75' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 3714 [1/1] (0.00ns)   --->   "%lA_addr_77 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3714 'getelementptr' 'lA_addr_77' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 3715 [2/2] (1.23ns)   --->   "%lA_load_76 = load float* %lA_addr_77, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3715 'load' 'lA_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_781 : Operation 3716 [1/1] (0.00ns)   --->   "%lB_addr_77 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3716 'getelementptr' 'lB_addr_77' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 3717 [2/2] (1.23ns)   --->   "%lB_load_76 = load float* %lB_addr_77, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3717 'load' 'lB_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 782 <SV = 376> <Delay = 6.43>
ST_782 : Operation 3718 [4/4] (6.43ns)   --->   "%tmp_28_74 = fadd float %tmp_27_74, %tmp_28_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3718 'fadd' 'tmp_28_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 3719 [4/4] (6.43ns)   --->   "%tmp_30_74 = fadd float %tmp_29_74, %tmp_30_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3719 'fadd' 'tmp_30_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 3720 [1/2] (1.23ns)   --->   "%lA_load_76 = load float* %lA_addr_77, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3720 'load' 'lA_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_782 : Operation 3721 [1/2] (1.23ns)   --->   "%lB_load_76 = load float* %lB_addr_77, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3721 'load' 'lB_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 783 <SV = 377> <Delay = 7.01>
ST_783 : Operation 3722 [3/4] (6.43ns)   --->   "%tmp_28_74 = fadd float %tmp_27_74, %tmp_28_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3722 'fadd' 'tmp_28_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 3723 [3/4] (6.43ns)   --->   "%tmp_30_74 = fadd float %tmp_29_74, %tmp_30_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3723 'fadd' 'tmp_30_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 3724 [3/3] (7.01ns)   --->   "%tmp_27_75 = fmul float %lA_load_76, %lx_load_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3724 'fmul' 'tmp_27_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 3725 [3/3] (7.01ns)   --->   "%tmp_29_75 = fmul float %lB_load_76, %lx_load_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3725 'fmul' 'tmp_29_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 784 <SV = 378> <Delay = 7.01>
ST_784 : Operation 3726 [2/4] (6.43ns)   --->   "%tmp_28_74 = fadd float %tmp_27_74, %tmp_28_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3726 'fadd' 'tmp_28_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 3727 [2/4] (6.43ns)   --->   "%tmp_30_74 = fadd float %tmp_29_74, %tmp_30_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3727 'fadd' 'tmp_30_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 3728 [2/3] (7.01ns)   --->   "%tmp_27_75 = fmul float %lA_load_76, %lx_load_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3728 'fmul' 'tmp_27_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 3729 [2/3] (7.01ns)   --->   "%tmp_29_75 = fmul float %lB_load_76, %lx_load_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3729 'fmul' 'tmp_29_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 785 <SV = 379> <Delay = 7.01>
ST_785 : Operation 3730 [1/4] (6.43ns)   --->   "%tmp_28_74 = fadd float %tmp_27_74, %tmp_28_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3730 'fadd' 'tmp_28_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 3731 [1/4] (6.43ns)   --->   "%tmp_30_74 = fadd float %tmp_29_74, %tmp_30_73" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3731 'fadd' 'tmp_30_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 3732 [1/3] (7.01ns)   --->   "%tmp_27_75 = fmul float %lA_load_76, %lx_load_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3732 'fmul' 'tmp_27_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 3733 [1/3] (7.01ns)   --->   "%tmp_29_75 = fmul float %lB_load_76, %lx_load_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3733 'fmul' 'tmp_29_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 3734 [1/1] (0.00ns)   --->   "%tmp_24_76 = or i14 %tmp_18, 77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3734 'or' 'tmp_24_76' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 3735 [1/1] (0.00ns)   --->   "%tmp_25_76 = zext i14 %tmp_24_76 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3735 'zext' 'tmp_25_76' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 3736 [1/1] (0.00ns)   --->   "%lA_addr_78 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3736 'getelementptr' 'lA_addr_78' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 3737 [2/2] (1.23ns)   --->   "%lA_load_77 = load float* %lA_addr_78, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3737 'load' 'lA_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_785 : Operation 3738 [1/1] (0.00ns)   --->   "%lB_addr_78 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3738 'getelementptr' 'lB_addr_78' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 3739 [2/2] (1.23ns)   --->   "%lB_load_77 = load float* %lB_addr_78, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3739 'load' 'lB_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 786 <SV = 380> <Delay = 6.43>
ST_786 : Operation 3740 [4/4] (6.43ns)   --->   "%tmp_28_75 = fadd float %tmp_27_75, %tmp_28_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3740 'fadd' 'tmp_28_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 3741 [4/4] (6.43ns)   --->   "%tmp_30_75 = fadd float %tmp_29_75, %tmp_30_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3741 'fadd' 'tmp_30_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 3742 [1/2] (1.23ns)   --->   "%lA_load_77 = load float* %lA_addr_78, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3742 'load' 'lA_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_786 : Operation 3743 [1/2] (1.23ns)   --->   "%lB_load_77 = load float* %lB_addr_78, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3743 'load' 'lB_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 787 <SV = 381> <Delay = 7.01>
ST_787 : Operation 3744 [3/4] (6.43ns)   --->   "%tmp_28_75 = fadd float %tmp_27_75, %tmp_28_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3744 'fadd' 'tmp_28_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 3745 [3/4] (6.43ns)   --->   "%tmp_30_75 = fadd float %tmp_29_75, %tmp_30_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3745 'fadd' 'tmp_30_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 3746 [3/3] (7.01ns)   --->   "%tmp_27_76 = fmul float %lA_load_77, %lx_load_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3746 'fmul' 'tmp_27_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 3747 [3/3] (7.01ns)   --->   "%tmp_29_76 = fmul float %lB_load_77, %lx_load_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3747 'fmul' 'tmp_29_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 788 <SV = 382> <Delay = 7.01>
ST_788 : Operation 3748 [2/4] (6.43ns)   --->   "%tmp_28_75 = fadd float %tmp_27_75, %tmp_28_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3748 'fadd' 'tmp_28_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 3749 [2/4] (6.43ns)   --->   "%tmp_30_75 = fadd float %tmp_29_75, %tmp_30_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3749 'fadd' 'tmp_30_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 3750 [2/3] (7.01ns)   --->   "%tmp_27_76 = fmul float %lA_load_77, %lx_load_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3750 'fmul' 'tmp_27_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 3751 [2/3] (7.01ns)   --->   "%tmp_29_76 = fmul float %lB_load_77, %lx_load_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3751 'fmul' 'tmp_29_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 383> <Delay = 7.01>
ST_789 : Operation 3752 [1/4] (6.43ns)   --->   "%tmp_28_75 = fadd float %tmp_27_75, %tmp_28_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3752 'fadd' 'tmp_28_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 3753 [1/4] (6.43ns)   --->   "%tmp_30_75 = fadd float %tmp_29_75, %tmp_30_74" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3753 'fadd' 'tmp_30_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 3754 [1/3] (7.01ns)   --->   "%tmp_27_76 = fmul float %lA_load_77, %lx_load_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3754 'fmul' 'tmp_27_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 3755 [1/3] (7.01ns)   --->   "%tmp_29_76 = fmul float %lB_load_77, %lx_load_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3755 'fmul' 'tmp_29_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 3756 [1/1] (0.00ns)   --->   "%tmp_24_77 = or i14 %tmp_18, 78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3756 'or' 'tmp_24_77' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 3757 [1/1] (0.00ns)   --->   "%tmp_25_77 = zext i14 %tmp_24_77 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3757 'zext' 'tmp_25_77' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 3758 [1/1] (0.00ns)   --->   "%lA_addr_79 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3758 'getelementptr' 'lA_addr_79' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 3759 [2/2] (1.23ns)   --->   "%lA_load_78 = load float* %lA_addr_79, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3759 'load' 'lA_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_789 : Operation 3760 [1/1] (0.00ns)   --->   "%lB_addr_79 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3760 'getelementptr' 'lB_addr_79' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 3761 [2/2] (1.23ns)   --->   "%lB_load_78 = load float* %lB_addr_79, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3761 'load' 'lB_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 790 <SV = 384> <Delay = 6.43>
ST_790 : Operation 3762 [4/4] (6.43ns)   --->   "%tmp_28_76 = fadd float %tmp_27_76, %tmp_28_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3762 'fadd' 'tmp_28_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 3763 [4/4] (6.43ns)   --->   "%tmp_30_76 = fadd float %tmp_29_76, %tmp_30_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3763 'fadd' 'tmp_30_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 3764 [1/2] (1.23ns)   --->   "%lA_load_78 = load float* %lA_addr_79, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3764 'load' 'lA_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_790 : Operation 3765 [1/2] (1.23ns)   --->   "%lB_load_78 = load float* %lB_addr_79, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3765 'load' 'lB_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 791 <SV = 385> <Delay = 7.01>
ST_791 : Operation 3766 [3/4] (6.43ns)   --->   "%tmp_28_76 = fadd float %tmp_27_76, %tmp_28_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3766 'fadd' 'tmp_28_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 3767 [3/4] (6.43ns)   --->   "%tmp_30_76 = fadd float %tmp_29_76, %tmp_30_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3767 'fadd' 'tmp_30_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 3768 [3/3] (7.01ns)   --->   "%tmp_27_77 = fmul float %lA_load_78, %lx_load_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3768 'fmul' 'tmp_27_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 3769 [3/3] (7.01ns)   --->   "%tmp_29_77 = fmul float %lB_load_78, %lx_load_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3769 'fmul' 'tmp_29_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 792 <SV = 386> <Delay = 7.01>
ST_792 : Operation 3770 [2/4] (6.43ns)   --->   "%tmp_28_76 = fadd float %tmp_27_76, %tmp_28_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3770 'fadd' 'tmp_28_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 3771 [2/4] (6.43ns)   --->   "%tmp_30_76 = fadd float %tmp_29_76, %tmp_30_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3771 'fadd' 'tmp_30_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 3772 [2/3] (7.01ns)   --->   "%tmp_27_77 = fmul float %lA_load_78, %lx_load_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3772 'fmul' 'tmp_27_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 3773 [2/3] (7.01ns)   --->   "%tmp_29_77 = fmul float %lB_load_78, %lx_load_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3773 'fmul' 'tmp_29_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 793 <SV = 387> <Delay = 7.01>
ST_793 : Operation 3774 [1/4] (6.43ns)   --->   "%tmp_28_76 = fadd float %tmp_27_76, %tmp_28_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3774 'fadd' 'tmp_28_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 3775 [1/4] (6.43ns)   --->   "%tmp_30_76 = fadd float %tmp_29_76, %tmp_30_75" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3775 'fadd' 'tmp_30_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 3776 [1/3] (7.01ns)   --->   "%tmp_27_77 = fmul float %lA_load_78, %lx_load_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3776 'fmul' 'tmp_27_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 3777 [1/3] (7.01ns)   --->   "%tmp_29_77 = fmul float %lB_load_78, %lx_load_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3777 'fmul' 'tmp_29_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 3778 [1/1] (0.00ns)   --->   "%tmp_24_78 = or i14 %tmp_18, 79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3778 'or' 'tmp_24_78' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 3779 [1/1] (0.00ns)   --->   "%tmp_25_78 = zext i14 %tmp_24_78 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3779 'zext' 'tmp_25_78' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 3780 [1/1] (0.00ns)   --->   "%lA_addr_80 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3780 'getelementptr' 'lA_addr_80' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 3781 [2/2] (1.23ns)   --->   "%lA_load_79 = load float* %lA_addr_80, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3781 'load' 'lA_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_793 : Operation 3782 [1/1] (0.00ns)   --->   "%lB_addr_80 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3782 'getelementptr' 'lB_addr_80' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 3783 [2/2] (1.23ns)   --->   "%lB_load_79 = load float* %lB_addr_80, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3783 'load' 'lB_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 794 <SV = 388> <Delay = 6.43>
ST_794 : Operation 3784 [4/4] (6.43ns)   --->   "%tmp_28_77 = fadd float %tmp_27_77, %tmp_28_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3784 'fadd' 'tmp_28_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 3785 [4/4] (6.43ns)   --->   "%tmp_30_77 = fadd float %tmp_29_77, %tmp_30_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3785 'fadd' 'tmp_30_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 3786 [1/2] (1.23ns)   --->   "%lA_load_79 = load float* %lA_addr_80, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3786 'load' 'lA_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_794 : Operation 3787 [1/2] (1.23ns)   --->   "%lB_load_79 = load float* %lB_addr_80, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3787 'load' 'lB_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 795 <SV = 389> <Delay = 7.01>
ST_795 : Operation 3788 [3/4] (6.43ns)   --->   "%tmp_28_77 = fadd float %tmp_27_77, %tmp_28_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3788 'fadd' 'tmp_28_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 3789 [3/4] (6.43ns)   --->   "%tmp_30_77 = fadd float %tmp_29_77, %tmp_30_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3789 'fadd' 'tmp_30_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 3790 [3/3] (7.01ns)   --->   "%tmp_27_78 = fmul float %lA_load_79, %lx_load_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3790 'fmul' 'tmp_27_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 3791 [3/3] (7.01ns)   --->   "%tmp_29_78 = fmul float %lB_load_79, %lx_load_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3791 'fmul' 'tmp_29_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 796 <SV = 390> <Delay = 7.01>
ST_796 : Operation 3792 [2/4] (6.43ns)   --->   "%tmp_28_77 = fadd float %tmp_27_77, %tmp_28_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3792 'fadd' 'tmp_28_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 3793 [2/4] (6.43ns)   --->   "%tmp_30_77 = fadd float %tmp_29_77, %tmp_30_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3793 'fadd' 'tmp_30_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 3794 [2/3] (7.01ns)   --->   "%tmp_27_78 = fmul float %lA_load_79, %lx_load_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3794 'fmul' 'tmp_27_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 3795 [2/3] (7.01ns)   --->   "%tmp_29_78 = fmul float %lB_load_79, %lx_load_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3795 'fmul' 'tmp_29_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 797 <SV = 391> <Delay = 7.01>
ST_797 : Operation 3796 [1/4] (6.43ns)   --->   "%tmp_28_77 = fadd float %tmp_27_77, %tmp_28_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3796 'fadd' 'tmp_28_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 3797 [1/4] (6.43ns)   --->   "%tmp_30_77 = fadd float %tmp_29_77, %tmp_30_76" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3797 'fadd' 'tmp_30_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 3798 [1/3] (7.01ns)   --->   "%tmp_27_78 = fmul float %lA_load_79, %lx_load_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3798 'fmul' 'tmp_27_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 3799 [1/3] (7.01ns)   --->   "%tmp_29_78 = fmul float %lB_load_79, %lx_load_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3799 'fmul' 'tmp_29_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 3800 [1/1] (0.00ns)   --->   "%tmp_24_79 = or i14 %tmp_18, 80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3800 'or' 'tmp_24_79' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 3801 [1/1] (0.00ns)   --->   "%tmp_25_79 = zext i14 %tmp_24_79 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3801 'zext' 'tmp_25_79' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 3802 [1/1] (0.00ns)   --->   "%lA_addr_81 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3802 'getelementptr' 'lA_addr_81' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 3803 [2/2] (1.23ns)   --->   "%lA_load_80 = load float* %lA_addr_81, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3803 'load' 'lA_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_797 : Operation 3804 [1/1] (0.00ns)   --->   "%lB_addr_81 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3804 'getelementptr' 'lB_addr_81' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 3805 [2/2] (1.23ns)   --->   "%lB_load_80 = load float* %lB_addr_81, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3805 'load' 'lB_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 798 <SV = 392> <Delay = 6.43>
ST_798 : Operation 3806 [4/4] (6.43ns)   --->   "%tmp_28_78 = fadd float %tmp_27_78, %tmp_28_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3806 'fadd' 'tmp_28_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 3807 [4/4] (6.43ns)   --->   "%tmp_30_78 = fadd float %tmp_29_78, %tmp_30_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3807 'fadd' 'tmp_30_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 3808 [1/2] (1.23ns)   --->   "%lA_load_80 = load float* %lA_addr_81, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3808 'load' 'lA_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_798 : Operation 3809 [1/2] (1.23ns)   --->   "%lB_load_80 = load float* %lB_addr_81, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3809 'load' 'lB_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 799 <SV = 393> <Delay = 7.01>
ST_799 : Operation 3810 [3/4] (6.43ns)   --->   "%tmp_28_78 = fadd float %tmp_27_78, %tmp_28_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3810 'fadd' 'tmp_28_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 3811 [3/4] (6.43ns)   --->   "%tmp_30_78 = fadd float %tmp_29_78, %tmp_30_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3811 'fadd' 'tmp_30_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 3812 [3/3] (7.01ns)   --->   "%tmp_27_79 = fmul float %lA_load_80, %lx_load_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3812 'fmul' 'tmp_27_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 3813 [3/3] (7.01ns)   --->   "%tmp_29_79 = fmul float %lB_load_80, %lx_load_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3813 'fmul' 'tmp_29_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 800 <SV = 394> <Delay = 7.01>
ST_800 : Operation 3814 [2/4] (6.43ns)   --->   "%tmp_28_78 = fadd float %tmp_27_78, %tmp_28_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3814 'fadd' 'tmp_28_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 3815 [2/4] (6.43ns)   --->   "%tmp_30_78 = fadd float %tmp_29_78, %tmp_30_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3815 'fadd' 'tmp_30_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 3816 [2/3] (7.01ns)   --->   "%tmp_27_79 = fmul float %lA_load_80, %lx_load_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3816 'fmul' 'tmp_27_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 3817 [2/3] (7.01ns)   --->   "%tmp_29_79 = fmul float %lB_load_80, %lx_load_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3817 'fmul' 'tmp_29_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 801 <SV = 395> <Delay = 7.01>
ST_801 : Operation 3818 [1/4] (6.43ns)   --->   "%tmp_28_78 = fadd float %tmp_27_78, %tmp_28_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3818 'fadd' 'tmp_28_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 3819 [1/4] (6.43ns)   --->   "%tmp_30_78 = fadd float %tmp_29_78, %tmp_30_77" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3819 'fadd' 'tmp_30_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 3820 [1/3] (7.01ns)   --->   "%tmp_27_79 = fmul float %lA_load_80, %lx_load_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3820 'fmul' 'tmp_27_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 3821 [1/3] (7.01ns)   --->   "%tmp_29_79 = fmul float %lB_load_80, %lx_load_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3821 'fmul' 'tmp_29_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 3822 [1/1] (0.00ns)   --->   "%tmp_24_80 = or i14 %tmp_18, 81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3822 'or' 'tmp_24_80' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 3823 [1/1] (0.00ns)   --->   "%tmp_25_80 = zext i14 %tmp_24_80 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3823 'zext' 'tmp_25_80' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 3824 [1/1] (0.00ns)   --->   "%lA_addr_82 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3824 'getelementptr' 'lA_addr_82' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 3825 [2/2] (1.23ns)   --->   "%lA_load_81 = load float* %lA_addr_82, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3825 'load' 'lA_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_801 : Operation 3826 [1/1] (0.00ns)   --->   "%lB_addr_82 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3826 'getelementptr' 'lB_addr_82' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 3827 [2/2] (1.23ns)   --->   "%lB_load_81 = load float* %lB_addr_82, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3827 'load' 'lB_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 802 <SV = 396> <Delay = 6.43>
ST_802 : Operation 3828 [4/4] (6.43ns)   --->   "%tmp_28_79 = fadd float %tmp_27_79, %tmp_28_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3828 'fadd' 'tmp_28_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 3829 [4/4] (6.43ns)   --->   "%tmp_30_79 = fadd float %tmp_29_79, %tmp_30_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3829 'fadd' 'tmp_30_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 3830 [1/2] (1.23ns)   --->   "%lA_load_81 = load float* %lA_addr_82, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3830 'load' 'lA_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_802 : Operation 3831 [1/2] (1.23ns)   --->   "%lB_load_81 = load float* %lB_addr_82, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3831 'load' 'lB_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 803 <SV = 397> <Delay = 7.01>
ST_803 : Operation 3832 [3/4] (6.43ns)   --->   "%tmp_28_79 = fadd float %tmp_27_79, %tmp_28_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3832 'fadd' 'tmp_28_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 3833 [3/4] (6.43ns)   --->   "%tmp_30_79 = fadd float %tmp_29_79, %tmp_30_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3833 'fadd' 'tmp_30_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 3834 [3/3] (7.01ns)   --->   "%tmp_27_80 = fmul float %lA_load_81, %lx_load_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3834 'fmul' 'tmp_27_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 3835 [3/3] (7.01ns)   --->   "%tmp_29_80 = fmul float %lB_load_81, %lx_load_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3835 'fmul' 'tmp_29_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 804 <SV = 398> <Delay = 7.01>
ST_804 : Operation 3836 [2/4] (6.43ns)   --->   "%tmp_28_79 = fadd float %tmp_27_79, %tmp_28_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3836 'fadd' 'tmp_28_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 3837 [2/4] (6.43ns)   --->   "%tmp_30_79 = fadd float %tmp_29_79, %tmp_30_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3837 'fadd' 'tmp_30_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 3838 [2/3] (7.01ns)   --->   "%tmp_27_80 = fmul float %lA_load_81, %lx_load_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3838 'fmul' 'tmp_27_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 3839 [2/3] (7.01ns)   --->   "%tmp_29_80 = fmul float %lB_load_81, %lx_load_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3839 'fmul' 'tmp_29_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 805 <SV = 399> <Delay = 7.01>
ST_805 : Operation 3840 [1/4] (6.43ns)   --->   "%tmp_28_79 = fadd float %tmp_27_79, %tmp_28_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3840 'fadd' 'tmp_28_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 3841 [1/4] (6.43ns)   --->   "%tmp_30_79 = fadd float %tmp_29_79, %tmp_30_78" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3841 'fadd' 'tmp_30_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 3842 [1/3] (7.01ns)   --->   "%tmp_27_80 = fmul float %lA_load_81, %lx_load_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3842 'fmul' 'tmp_27_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 3843 [1/3] (7.01ns)   --->   "%tmp_29_80 = fmul float %lB_load_81, %lx_load_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3843 'fmul' 'tmp_29_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 3844 [1/1] (0.00ns)   --->   "%tmp_24_81 = or i14 %tmp_18, 82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3844 'or' 'tmp_24_81' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 3845 [1/1] (0.00ns)   --->   "%tmp_25_81 = zext i14 %tmp_24_81 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3845 'zext' 'tmp_25_81' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 3846 [1/1] (0.00ns)   --->   "%lA_addr_83 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3846 'getelementptr' 'lA_addr_83' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 3847 [2/2] (1.23ns)   --->   "%lA_load_82 = load float* %lA_addr_83, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3847 'load' 'lA_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_805 : Operation 3848 [1/1] (0.00ns)   --->   "%lB_addr_83 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3848 'getelementptr' 'lB_addr_83' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 3849 [2/2] (1.23ns)   --->   "%lB_load_82 = load float* %lB_addr_83, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3849 'load' 'lB_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 806 <SV = 400> <Delay = 6.43>
ST_806 : Operation 3850 [4/4] (6.43ns)   --->   "%tmp_28_80 = fadd float %tmp_27_80, %tmp_28_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3850 'fadd' 'tmp_28_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 3851 [4/4] (6.43ns)   --->   "%tmp_30_80 = fadd float %tmp_29_80, %tmp_30_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3851 'fadd' 'tmp_30_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 3852 [1/2] (1.23ns)   --->   "%lA_load_82 = load float* %lA_addr_83, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3852 'load' 'lA_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_806 : Operation 3853 [1/2] (1.23ns)   --->   "%lB_load_82 = load float* %lB_addr_83, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3853 'load' 'lB_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 807 <SV = 401> <Delay = 7.01>
ST_807 : Operation 3854 [3/4] (6.43ns)   --->   "%tmp_28_80 = fadd float %tmp_27_80, %tmp_28_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3854 'fadd' 'tmp_28_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 3855 [3/4] (6.43ns)   --->   "%tmp_30_80 = fadd float %tmp_29_80, %tmp_30_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3855 'fadd' 'tmp_30_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 3856 [3/3] (7.01ns)   --->   "%tmp_27_81 = fmul float %lA_load_82, %lx_load_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3856 'fmul' 'tmp_27_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 3857 [3/3] (7.01ns)   --->   "%tmp_29_81 = fmul float %lB_load_82, %lx_load_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3857 'fmul' 'tmp_29_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 808 <SV = 402> <Delay = 7.01>
ST_808 : Operation 3858 [2/4] (6.43ns)   --->   "%tmp_28_80 = fadd float %tmp_27_80, %tmp_28_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3858 'fadd' 'tmp_28_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 3859 [2/4] (6.43ns)   --->   "%tmp_30_80 = fadd float %tmp_29_80, %tmp_30_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3859 'fadd' 'tmp_30_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 3860 [2/3] (7.01ns)   --->   "%tmp_27_81 = fmul float %lA_load_82, %lx_load_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3860 'fmul' 'tmp_27_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 3861 [2/3] (7.01ns)   --->   "%tmp_29_81 = fmul float %lB_load_82, %lx_load_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3861 'fmul' 'tmp_29_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 809 <SV = 403> <Delay = 7.01>
ST_809 : Operation 3862 [1/4] (6.43ns)   --->   "%tmp_28_80 = fadd float %tmp_27_80, %tmp_28_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3862 'fadd' 'tmp_28_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 3863 [1/4] (6.43ns)   --->   "%tmp_30_80 = fadd float %tmp_29_80, %tmp_30_79" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3863 'fadd' 'tmp_30_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 3864 [1/3] (7.01ns)   --->   "%tmp_27_81 = fmul float %lA_load_82, %lx_load_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3864 'fmul' 'tmp_27_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 3865 [1/3] (7.01ns)   --->   "%tmp_29_81 = fmul float %lB_load_82, %lx_load_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3865 'fmul' 'tmp_29_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 3866 [1/1] (0.00ns)   --->   "%tmp_24_82 = or i14 %tmp_18, 83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3866 'or' 'tmp_24_82' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 3867 [1/1] (0.00ns)   --->   "%tmp_25_82 = zext i14 %tmp_24_82 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3867 'zext' 'tmp_25_82' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 3868 [1/1] (0.00ns)   --->   "%lA_addr_84 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3868 'getelementptr' 'lA_addr_84' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 3869 [2/2] (1.23ns)   --->   "%lA_load_83 = load float* %lA_addr_84, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3869 'load' 'lA_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_809 : Operation 3870 [1/1] (0.00ns)   --->   "%lB_addr_84 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3870 'getelementptr' 'lB_addr_84' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 3871 [2/2] (1.23ns)   --->   "%lB_load_83 = load float* %lB_addr_84, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3871 'load' 'lB_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 810 <SV = 404> <Delay = 6.43>
ST_810 : Operation 3872 [4/4] (6.43ns)   --->   "%tmp_28_81 = fadd float %tmp_27_81, %tmp_28_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3872 'fadd' 'tmp_28_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 3873 [4/4] (6.43ns)   --->   "%tmp_30_81 = fadd float %tmp_29_81, %tmp_30_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3873 'fadd' 'tmp_30_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 3874 [1/2] (1.23ns)   --->   "%lA_load_83 = load float* %lA_addr_84, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3874 'load' 'lA_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_810 : Operation 3875 [1/2] (1.23ns)   --->   "%lB_load_83 = load float* %lB_addr_84, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3875 'load' 'lB_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 811 <SV = 405> <Delay = 7.01>
ST_811 : Operation 3876 [3/4] (6.43ns)   --->   "%tmp_28_81 = fadd float %tmp_27_81, %tmp_28_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3876 'fadd' 'tmp_28_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 3877 [3/4] (6.43ns)   --->   "%tmp_30_81 = fadd float %tmp_29_81, %tmp_30_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3877 'fadd' 'tmp_30_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 3878 [3/3] (7.01ns)   --->   "%tmp_27_82 = fmul float %lA_load_83, %lx_load_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3878 'fmul' 'tmp_27_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 3879 [3/3] (7.01ns)   --->   "%tmp_29_82 = fmul float %lB_load_83, %lx_load_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3879 'fmul' 'tmp_29_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 812 <SV = 406> <Delay = 7.01>
ST_812 : Operation 3880 [2/4] (6.43ns)   --->   "%tmp_28_81 = fadd float %tmp_27_81, %tmp_28_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3880 'fadd' 'tmp_28_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 3881 [2/4] (6.43ns)   --->   "%tmp_30_81 = fadd float %tmp_29_81, %tmp_30_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3881 'fadd' 'tmp_30_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 3882 [2/3] (7.01ns)   --->   "%tmp_27_82 = fmul float %lA_load_83, %lx_load_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3882 'fmul' 'tmp_27_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 3883 [2/3] (7.01ns)   --->   "%tmp_29_82 = fmul float %lB_load_83, %lx_load_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3883 'fmul' 'tmp_29_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 407> <Delay = 7.01>
ST_813 : Operation 3884 [1/4] (6.43ns)   --->   "%tmp_28_81 = fadd float %tmp_27_81, %tmp_28_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3884 'fadd' 'tmp_28_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 3885 [1/4] (6.43ns)   --->   "%tmp_30_81 = fadd float %tmp_29_81, %tmp_30_80" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3885 'fadd' 'tmp_30_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 3886 [1/3] (7.01ns)   --->   "%tmp_27_82 = fmul float %lA_load_83, %lx_load_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3886 'fmul' 'tmp_27_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 3887 [1/3] (7.01ns)   --->   "%tmp_29_82 = fmul float %lB_load_83, %lx_load_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3887 'fmul' 'tmp_29_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 3888 [1/1] (0.00ns)   --->   "%tmp_24_83 = or i14 %tmp_18, 84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3888 'or' 'tmp_24_83' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3889 [1/1] (0.00ns)   --->   "%tmp_25_83 = zext i14 %tmp_24_83 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3889 'zext' 'tmp_25_83' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3890 [1/1] (0.00ns)   --->   "%lA_addr_85 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3890 'getelementptr' 'lA_addr_85' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3891 [2/2] (1.23ns)   --->   "%lA_load_84 = load float* %lA_addr_85, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3891 'load' 'lA_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_813 : Operation 3892 [1/1] (0.00ns)   --->   "%lB_addr_85 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3892 'getelementptr' 'lB_addr_85' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3893 [2/2] (1.23ns)   --->   "%lB_load_84 = load float* %lB_addr_85, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3893 'load' 'lB_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 814 <SV = 408> <Delay = 6.43>
ST_814 : Operation 3894 [4/4] (6.43ns)   --->   "%tmp_28_82 = fadd float %tmp_27_82, %tmp_28_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3894 'fadd' 'tmp_28_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 3895 [4/4] (6.43ns)   --->   "%tmp_30_82 = fadd float %tmp_29_82, %tmp_30_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3895 'fadd' 'tmp_30_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 3896 [1/2] (1.23ns)   --->   "%lA_load_84 = load float* %lA_addr_85, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3896 'load' 'lA_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_814 : Operation 3897 [1/2] (1.23ns)   --->   "%lB_load_84 = load float* %lB_addr_85, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3897 'load' 'lB_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 815 <SV = 409> <Delay = 7.01>
ST_815 : Operation 3898 [3/4] (6.43ns)   --->   "%tmp_28_82 = fadd float %tmp_27_82, %tmp_28_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3898 'fadd' 'tmp_28_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 3899 [3/4] (6.43ns)   --->   "%tmp_30_82 = fadd float %tmp_29_82, %tmp_30_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3899 'fadd' 'tmp_30_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 3900 [3/3] (7.01ns)   --->   "%tmp_27_83 = fmul float %lA_load_84, %lx_load_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3900 'fmul' 'tmp_27_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 3901 [3/3] (7.01ns)   --->   "%tmp_29_83 = fmul float %lB_load_84, %lx_load_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3901 'fmul' 'tmp_29_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 816 <SV = 410> <Delay = 7.01>
ST_816 : Operation 3902 [2/4] (6.43ns)   --->   "%tmp_28_82 = fadd float %tmp_27_82, %tmp_28_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3902 'fadd' 'tmp_28_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 3903 [2/4] (6.43ns)   --->   "%tmp_30_82 = fadd float %tmp_29_82, %tmp_30_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3903 'fadd' 'tmp_30_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 3904 [2/3] (7.01ns)   --->   "%tmp_27_83 = fmul float %lA_load_84, %lx_load_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3904 'fmul' 'tmp_27_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 3905 [2/3] (7.01ns)   --->   "%tmp_29_83 = fmul float %lB_load_84, %lx_load_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3905 'fmul' 'tmp_29_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 817 <SV = 411> <Delay = 7.01>
ST_817 : Operation 3906 [1/4] (6.43ns)   --->   "%tmp_28_82 = fadd float %tmp_27_82, %tmp_28_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3906 'fadd' 'tmp_28_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 3907 [1/4] (6.43ns)   --->   "%tmp_30_82 = fadd float %tmp_29_82, %tmp_30_81" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3907 'fadd' 'tmp_30_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 3908 [1/3] (7.01ns)   --->   "%tmp_27_83 = fmul float %lA_load_84, %lx_load_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3908 'fmul' 'tmp_27_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 3909 [1/3] (7.01ns)   --->   "%tmp_29_83 = fmul float %lB_load_84, %lx_load_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3909 'fmul' 'tmp_29_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 3910 [1/1] (0.00ns)   --->   "%tmp_24_84 = or i14 %tmp_18, 85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3910 'or' 'tmp_24_84' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 3911 [1/1] (0.00ns)   --->   "%tmp_25_84 = zext i14 %tmp_24_84 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3911 'zext' 'tmp_25_84' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 3912 [1/1] (0.00ns)   --->   "%lA_addr_86 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3912 'getelementptr' 'lA_addr_86' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 3913 [2/2] (1.23ns)   --->   "%lA_load_85 = load float* %lA_addr_86, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3913 'load' 'lA_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_817 : Operation 3914 [1/1] (0.00ns)   --->   "%lB_addr_86 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3914 'getelementptr' 'lB_addr_86' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 3915 [2/2] (1.23ns)   --->   "%lB_load_85 = load float* %lB_addr_86, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3915 'load' 'lB_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 818 <SV = 412> <Delay = 6.43>
ST_818 : Operation 3916 [4/4] (6.43ns)   --->   "%tmp_28_83 = fadd float %tmp_27_83, %tmp_28_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3916 'fadd' 'tmp_28_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 3917 [4/4] (6.43ns)   --->   "%tmp_30_83 = fadd float %tmp_29_83, %tmp_30_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3917 'fadd' 'tmp_30_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 3918 [1/2] (1.23ns)   --->   "%lA_load_85 = load float* %lA_addr_86, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3918 'load' 'lA_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_818 : Operation 3919 [1/2] (1.23ns)   --->   "%lB_load_85 = load float* %lB_addr_86, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3919 'load' 'lB_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 819 <SV = 413> <Delay = 7.01>
ST_819 : Operation 3920 [3/4] (6.43ns)   --->   "%tmp_28_83 = fadd float %tmp_27_83, %tmp_28_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3920 'fadd' 'tmp_28_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 3921 [3/4] (6.43ns)   --->   "%tmp_30_83 = fadd float %tmp_29_83, %tmp_30_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3921 'fadd' 'tmp_30_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 3922 [3/3] (7.01ns)   --->   "%tmp_27_84 = fmul float %lA_load_85, %lx_load_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3922 'fmul' 'tmp_27_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 3923 [3/3] (7.01ns)   --->   "%tmp_29_84 = fmul float %lB_load_85, %lx_load_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3923 'fmul' 'tmp_29_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 820 <SV = 414> <Delay = 7.01>
ST_820 : Operation 3924 [2/4] (6.43ns)   --->   "%tmp_28_83 = fadd float %tmp_27_83, %tmp_28_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3924 'fadd' 'tmp_28_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 3925 [2/4] (6.43ns)   --->   "%tmp_30_83 = fadd float %tmp_29_83, %tmp_30_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3925 'fadd' 'tmp_30_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 3926 [2/3] (7.01ns)   --->   "%tmp_27_84 = fmul float %lA_load_85, %lx_load_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3926 'fmul' 'tmp_27_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 3927 [2/3] (7.01ns)   --->   "%tmp_29_84 = fmul float %lB_load_85, %lx_load_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3927 'fmul' 'tmp_29_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 821 <SV = 415> <Delay = 7.01>
ST_821 : Operation 3928 [1/4] (6.43ns)   --->   "%tmp_28_83 = fadd float %tmp_27_83, %tmp_28_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3928 'fadd' 'tmp_28_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 3929 [1/4] (6.43ns)   --->   "%tmp_30_83 = fadd float %tmp_29_83, %tmp_30_82" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3929 'fadd' 'tmp_30_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 3930 [1/3] (7.01ns)   --->   "%tmp_27_84 = fmul float %lA_load_85, %lx_load_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3930 'fmul' 'tmp_27_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 3931 [1/3] (7.01ns)   --->   "%tmp_29_84 = fmul float %lB_load_85, %lx_load_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3931 'fmul' 'tmp_29_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 3932 [1/1] (0.00ns)   --->   "%tmp_24_85 = or i14 %tmp_18, 86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3932 'or' 'tmp_24_85' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 3933 [1/1] (0.00ns)   --->   "%tmp_25_85 = zext i14 %tmp_24_85 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3933 'zext' 'tmp_25_85' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 3934 [1/1] (0.00ns)   --->   "%lA_addr_87 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3934 'getelementptr' 'lA_addr_87' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 3935 [2/2] (1.23ns)   --->   "%lA_load_86 = load float* %lA_addr_87, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3935 'load' 'lA_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_821 : Operation 3936 [1/1] (0.00ns)   --->   "%lB_addr_87 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3936 'getelementptr' 'lB_addr_87' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 3937 [2/2] (1.23ns)   --->   "%lB_load_86 = load float* %lB_addr_87, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3937 'load' 'lB_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 822 <SV = 416> <Delay = 6.43>
ST_822 : Operation 3938 [4/4] (6.43ns)   --->   "%tmp_28_84 = fadd float %tmp_27_84, %tmp_28_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3938 'fadd' 'tmp_28_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 3939 [4/4] (6.43ns)   --->   "%tmp_30_84 = fadd float %tmp_29_84, %tmp_30_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3939 'fadd' 'tmp_30_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 3940 [1/2] (1.23ns)   --->   "%lA_load_86 = load float* %lA_addr_87, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3940 'load' 'lA_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_822 : Operation 3941 [1/2] (1.23ns)   --->   "%lB_load_86 = load float* %lB_addr_87, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3941 'load' 'lB_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 823 <SV = 417> <Delay = 7.01>
ST_823 : Operation 3942 [3/4] (6.43ns)   --->   "%tmp_28_84 = fadd float %tmp_27_84, %tmp_28_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3942 'fadd' 'tmp_28_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 3943 [3/4] (6.43ns)   --->   "%tmp_30_84 = fadd float %tmp_29_84, %tmp_30_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3943 'fadd' 'tmp_30_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 3944 [3/3] (7.01ns)   --->   "%tmp_27_85 = fmul float %lA_load_86, %lx_load_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3944 'fmul' 'tmp_27_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 3945 [3/3] (7.01ns)   --->   "%tmp_29_85 = fmul float %lB_load_86, %lx_load_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3945 'fmul' 'tmp_29_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 824 <SV = 418> <Delay = 7.01>
ST_824 : Operation 3946 [2/4] (6.43ns)   --->   "%tmp_28_84 = fadd float %tmp_27_84, %tmp_28_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3946 'fadd' 'tmp_28_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 3947 [2/4] (6.43ns)   --->   "%tmp_30_84 = fadd float %tmp_29_84, %tmp_30_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3947 'fadd' 'tmp_30_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 3948 [2/3] (7.01ns)   --->   "%tmp_27_85 = fmul float %lA_load_86, %lx_load_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3948 'fmul' 'tmp_27_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 3949 [2/3] (7.01ns)   --->   "%tmp_29_85 = fmul float %lB_load_86, %lx_load_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3949 'fmul' 'tmp_29_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 825 <SV = 419> <Delay = 7.01>
ST_825 : Operation 3950 [1/4] (6.43ns)   --->   "%tmp_28_84 = fadd float %tmp_27_84, %tmp_28_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3950 'fadd' 'tmp_28_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 3951 [1/4] (6.43ns)   --->   "%tmp_30_84 = fadd float %tmp_29_84, %tmp_30_83" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3951 'fadd' 'tmp_30_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 3952 [1/3] (7.01ns)   --->   "%tmp_27_85 = fmul float %lA_load_86, %lx_load_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3952 'fmul' 'tmp_27_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 3953 [1/3] (7.01ns)   --->   "%tmp_29_85 = fmul float %lB_load_86, %lx_load_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3953 'fmul' 'tmp_29_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 3954 [1/1] (0.00ns)   --->   "%tmp_24_86 = or i14 %tmp_18, 87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3954 'or' 'tmp_24_86' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 3955 [1/1] (0.00ns)   --->   "%tmp_25_86 = zext i14 %tmp_24_86 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3955 'zext' 'tmp_25_86' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 3956 [1/1] (0.00ns)   --->   "%lA_addr_88 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3956 'getelementptr' 'lA_addr_88' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 3957 [2/2] (1.23ns)   --->   "%lA_load_87 = load float* %lA_addr_88, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3957 'load' 'lA_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_825 : Operation 3958 [1/1] (0.00ns)   --->   "%lB_addr_88 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3958 'getelementptr' 'lB_addr_88' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 3959 [2/2] (1.23ns)   --->   "%lB_load_87 = load float* %lB_addr_88, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3959 'load' 'lB_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 826 <SV = 420> <Delay = 6.43>
ST_826 : Operation 3960 [4/4] (6.43ns)   --->   "%tmp_28_85 = fadd float %tmp_27_85, %tmp_28_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3960 'fadd' 'tmp_28_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 3961 [4/4] (6.43ns)   --->   "%tmp_30_85 = fadd float %tmp_29_85, %tmp_30_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3961 'fadd' 'tmp_30_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 3962 [1/2] (1.23ns)   --->   "%lA_load_87 = load float* %lA_addr_88, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3962 'load' 'lA_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_826 : Operation 3963 [1/2] (1.23ns)   --->   "%lB_load_87 = load float* %lB_addr_88, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3963 'load' 'lB_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 827 <SV = 421> <Delay = 7.01>
ST_827 : Operation 3964 [3/4] (6.43ns)   --->   "%tmp_28_85 = fadd float %tmp_27_85, %tmp_28_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3964 'fadd' 'tmp_28_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 3965 [3/4] (6.43ns)   --->   "%tmp_30_85 = fadd float %tmp_29_85, %tmp_30_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3965 'fadd' 'tmp_30_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 3966 [3/3] (7.01ns)   --->   "%tmp_27_86 = fmul float %lA_load_87, %lx_load_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3966 'fmul' 'tmp_27_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 3967 [3/3] (7.01ns)   --->   "%tmp_29_86 = fmul float %lB_load_87, %lx_load_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3967 'fmul' 'tmp_29_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 828 <SV = 422> <Delay = 7.01>
ST_828 : Operation 3968 [2/4] (6.43ns)   --->   "%tmp_28_85 = fadd float %tmp_27_85, %tmp_28_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3968 'fadd' 'tmp_28_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 3969 [2/4] (6.43ns)   --->   "%tmp_30_85 = fadd float %tmp_29_85, %tmp_30_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3969 'fadd' 'tmp_30_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 3970 [2/3] (7.01ns)   --->   "%tmp_27_86 = fmul float %lA_load_87, %lx_load_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3970 'fmul' 'tmp_27_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 3971 [2/3] (7.01ns)   --->   "%tmp_29_86 = fmul float %lB_load_87, %lx_load_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3971 'fmul' 'tmp_29_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 829 <SV = 423> <Delay = 7.01>
ST_829 : Operation 3972 [1/4] (6.43ns)   --->   "%tmp_28_85 = fadd float %tmp_27_85, %tmp_28_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3972 'fadd' 'tmp_28_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 3973 [1/4] (6.43ns)   --->   "%tmp_30_85 = fadd float %tmp_29_85, %tmp_30_84" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3973 'fadd' 'tmp_30_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 3974 [1/3] (7.01ns)   --->   "%tmp_27_86 = fmul float %lA_load_87, %lx_load_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3974 'fmul' 'tmp_27_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 3975 [1/3] (7.01ns)   --->   "%tmp_29_86 = fmul float %lB_load_87, %lx_load_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3975 'fmul' 'tmp_29_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 3976 [1/1] (0.00ns)   --->   "%tmp_24_87 = or i14 %tmp_18, 88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3976 'or' 'tmp_24_87' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 3977 [1/1] (0.00ns)   --->   "%tmp_25_87 = zext i14 %tmp_24_87 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3977 'zext' 'tmp_25_87' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 3978 [1/1] (0.00ns)   --->   "%lA_addr_89 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3978 'getelementptr' 'lA_addr_89' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 3979 [2/2] (1.23ns)   --->   "%lA_load_88 = load float* %lA_addr_89, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3979 'load' 'lA_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_829 : Operation 3980 [1/1] (0.00ns)   --->   "%lB_addr_89 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3980 'getelementptr' 'lB_addr_89' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 3981 [2/2] (1.23ns)   --->   "%lB_load_88 = load float* %lB_addr_89, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3981 'load' 'lB_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 830 <SV = 424> <Delay = 6.43>
ST_830 : Operation 3982 [4/4] (6.43ns)   --->   "%tmp_28_86 = fadd float %tmp_27_86, %tmp_28_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3982 'fadd' 'tmp_28_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 3983 [4/4] (6.43ns)   --->   "%tmp_30_86 = fadd float %tmp_29_86, %tmp_30_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3983 'fadd' 'tmp_30_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 3984 [1/2] (1.23ns)   --->   "%lA_load_88 = load float* %lA_addr_89, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3984 'load' 'lA_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_830 : Operation 3985 [1/2] (1.23ns)   --->   "%lB_load_88 = load float* %lB_addr_89, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3985 'load' 'lB_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 831 <SV = 425> <Delay = 7.01>
ST_831 : Operation 3986 [3/4] (6.43ns)   --->   "%tmp_28_86 = fadd float %tmp_27_86, %tmp_28_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3986 'fadd' 'tmp_28_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 3987 [3/4] (6.43ns)   --->   "%tmp_30_86 = fadd float %tmp_29_86, %tmp_30_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3987 'fadd' 'tmp_30_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 3988 [3/3] (7.01ns)   --->   "%tmp_27_87 = fmul float %lA_load_88, %lx_load_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3988 'fmul' 'tmp_27_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 3989 [3/3] (7.01ns)   --->   "%tmp_29_87 = fmul float %lB_load_88, %lx_load_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3989 'fmul' 'tmp_29_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 832 <SV = 426> <Delay = 7.01>
ST_832 : Operation 3990 [2/4] (6.43ns)   --->   "%tmp_28_86 = fadd float %tmp_27_86, %tmp_28_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3990 'fadd' 'tmp_28_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 3991 [2/4] (6.43ns)   --->   "%tmp_30_86 = fadd float %tmp_29_86, %tmp_30_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3991 'fadd' 'tmp_30_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 3992 [2/3] (7.01ns)   --->   "%tmp_27_87 = fmul float %lA_load_88, %lx_load_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3992 'fmul' 'tmp_27_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 3993 [2/3] (7.01ns)   --->   "%tmp_29_87 = fmul float %lB_load_88, %lx_load_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3993 'fmul' 'tmp_29_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 833 <SV = 427> <Delay = 7.01>
ST_833 : Operation 3994 [1/4] (6.43ns)   --->   "%tmp_28_86 = fadd float %tmp_27_86, %tmp_28_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3994 'fadd' 'tmp_28_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 3995 [1/4] (6.43ns)   --->   "%tmp_30_86 = fadd float %tmp_29_86, %tmp_30_85" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3995 'fadd' 'tmp_30_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 3996 [1/3] (7.01ns)   --->   "%tmp_27_87 = fmul float %lA_load_88, %lx_load_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3996 'fmul' 'tmp_27_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 3997 [1/3] (7.01ns)   --->   "%tmp_29_87 = fmul float %lB_load_88, %lx_load_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 3997 'fmul' 'tmp_29_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 3998 [1/1] (0.00ns)   --->   "%tmp_24_88 = or i14 %tmp_18, 89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3998 'or' 'tmp_24_88' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 3999 [1/1] (0.00ns)   --->   "%tmp_25_88 = zext i14 %tmp_24_88 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 3999 'zext' 'tmp_25_88' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 4000 [1/1] (0.00ns)   --->   "%lA_addr_90 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4000 'getelementptr' 'lA_addr_90' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 4001 [2/2] (1.23ns)   --->   "%lA_load_89 = load float* %lA_addr_90, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4001 'load' 'lA_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_833 : Operation 4002 [1/1] (0.00ns)   --->   "%lB_addr_90 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4002 'getelementptr' 'lB_addr_90' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 4003 [2/2] (1.23ns)   --->   "%lB_load_89 = load float* %lB_addr_90, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4003 'load' 'lB_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 834 <SV = 428> <Delay = 6.43>
ST_834 : Operation 4004 [4/4] (6.43ns)   --->   "%tmp_28_87 = fadd float %tmp_27_87, %tmp_28_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4004 'fadd' 'tmp_28_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 4005 [4/4] (6.43ns)   --->   "%tmp_30_87 = fadd float %tmp_29_87, %tmp_30_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4005 'fadd' 'tmp_30_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 4006 [1/2] (1.23ns)   --->   "%lA_load_89 = load float* %lA_addr_90, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4006 'load' 'lA_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_834 : Operation 4007 [1/2] (1.23ns)   --->   "%lB_load_89 = load float* %lB_addr_90, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4007 'load' 'lB_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 835 <SV = 429> <Delay = 7.01>
ST_835 : Operation 4008 [3/4] (6.43ns)   --->   "%tmp_28_87 = fadd float %tmp_27_87, %tmp_28_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4008 'fadd' 'tmp_28_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 4009 [3/4] (6.43ns)   --->   "%tmp_30_87 = fadd float %tmp_29_87, %tmp_30_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4009 'fadd' 'tmp_30_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 4010 [3/3] (7.01ns)   --->   "%tmp_27_88 = fmul float %lA_load_89, %lx_load_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4010 'fmul' 'tmp_27_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 4011 [3/3] (7.01ns)   --->   "%tmp_29_88 = fmul float %lB_load_89, %lx_load_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4011 'fmul' 'tmp_29_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 836 <SV = 430> <Delay = 7.01>
ST_836 : Operation 4012 [2/4] (6.43ns)   --->   "%tmp_28_87 = fadd float %tmp_27_87, %tmp_28_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4012 'fadd' 'tmp_28_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 4013 [2/4] (6.43ns)   --->   "%tmp_30_87 = fadd float %tmp_29_87, %tmp_30_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4013 'fadd' 'tmp_30_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 4014 [2/3] (7.01ns)   --->   "%tmp_27_88 = fmul float %lA_load_89, %lx_load_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4014 'fmul' 'tmp_27_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 4015 [2/3] (7.01ns)   --->   "%tmp_29_88 = fmul float %lB_load_89, %lx_load_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4015 'fmul' 'tmp_29_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 837 <SV = 431> <Delay = 7.01>
ST_837 : Operation 4016 [1/4] (6.43ns)   --->   "%tmp_28_87 = fadd float %tmp_27_87, %tmp_28_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4016 'fadd' 'tmp_28_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 4017 [1/4] (6.43ns)   --->   "%tmp_30_87 = fadd float %tmp_29_87, %tmp_30_86" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4017 'fadd' 'tmp_30_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 4018 [1/3] (7.01ns)   --->   "%tmp_27_88 = fmul float %lA_load_89, %lx_load_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4018 'fmul' 'tmp_27_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 4019 [1/3] (7.01ns)   --->   "%tmp_29_88 = fmul float %lB_load_89, %lx_load_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4019 'fmul' 'tmp_29_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 4020 [1/1] (0.00ns)   --->   "%tmp_24_89 = or i14 %tmp_18, 90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4020 'or' 'tmp_24_89' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 4021 [1/1] (0.00ns)   --->   "%tmp_25_89 = zext i14 %tmp_24_89 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4021 'zext' 'tmp_25_89' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 4022 [1/1] (0.00ns)   --->   "%lA_addr_91 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4022 'getelementptr' 'lA_addr_91' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 4023 [2/2] (1.23ns)   --->   "%lA_load_90 = load float* %lA_addr_91, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4023 'load' 'lA_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_837 : Operation 4024 [1/1] (0.00ns)   --->   "%lB_addr_91 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4024 'getelementptr' 'lB_addr_91' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 4025 [2/2] (1.23ns)   --->   "%lB_load_90 = load float* %lB_addr_91, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4025 'load' 'lB_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 838 <SV = 432> <Delay = 6.43>
ST_838 : Operation 4026 [4/4] (6.43ns)   --->   "%tmp_28_88 = fadd float %tmp_27_88, %tmp_28_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4026 'fadd' 'tmp_28_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 4027 [4/4] (6.43ns)   --->   "%tmp_30_88 = fadd float %tmp_29_88, %tmp_30_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4027 'fadd' 'tmp_30_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 4028 [1/2] (1.23ns)   --->   "%lA_load_90 = load float* %lA_addr_91, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4028 'load' 'lA_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_838 : Operation 4029 [1/2] (1.23ns)   --->   "%lB_load_90 = load float* %lB_addr_91, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4029 'load' 'lB_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 839 <SV = 433> <Delay = 7.01>
ST_839 : Operation 4030 [3/4] (6.43ns)   --->   "%tmp_28_88 = fadd float %tmp_27_88, %tmp_28_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4030 'fadd' 'tmp_28_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 4031 [3/4] (6.43ns)   --->   "%tmp_30_88 = fadd float %tmp_29_88, %tmp_30_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4031 'fadd' 'tmp_30_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 4032 [3/3] (7.01ns)   --->   "%tmp_27_89 = fmul float %lA_load_90, %lx_load_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4032 'fmul' 'tmp_27_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 4033 [3/3] (7.01ns)   --->   "%tmp_29_89 = fmul float %lB_load_90, %lx_load_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4033 'fmul' 'tmp_29_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 840 <SV = 434> <Delay = 7.01>
ST_840 : Operation 4034 [2/4] (6.43ns)   --->   "%tmp_28_88 = fadd float %tmp_27_88, %tmp_28_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4034 'fadd' 'tmp_28_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 4035 [2/4] (6.43ns)   --->   "%tmp_30_88 = fadd float %tmp_29_88, %tmp_30_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4035 'fadd' 'tmp_30_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 4036 [2/3] (7.01ns)   --->   "%tmp_27_89 = fmul float %lA_load_90, %lx_load_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4036 'fmul' 'tmp_27_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 4037 [2/3] (7.01ns)   --->   "%tmp_29_89 = fmul float %lB_load_90, %lx_load_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4037 'fmul' 'tmp_29_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 841 <SV = 435> <Delay = 7.01>
ST_841 : Operation 4038 [1/4] (6.43ns)   --->   "%tmp_28_88 = fadd float %tmp_27_88, %tmp_28_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4038 'fadd' 'tmp_28_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 4039 [1/4] (6.43ns)   --->   "%tmp_30_88 = fadd float %tmp_29_88, %tmp_30_87" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4039 'fadd' 'tmp_30_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 4040 [1/3] (7.01ns)   --->   "%tmp_27_89 = fmul float %lA_load_90, %lx_load_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4040 'fmul' 'tmp_27_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 4041 [1/3] (7.01ns)   --->   "%tmp_29_89 = fmul float %lB_load_90, %lx_load_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4041 'fmul' 'tmp_29_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 4042 [1/1] (0.00ns)   --->   "%tmp_24_90 = or i14 %tmp_18, 91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4042 'or' 'tmp_24_90' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 4043 [1/1] (0.00ns)   --->   "%tmp_25_90 = zext i14 %tmp_24_90 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4043 'zext' 'tmp_25_90' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 4044 [1/1] (0.00ns)   --->   "%lA_addr_92 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4044 'getelementptr' 'lA_addr_92' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 4045 [2/2] (1.23ns)   --->   "%lA_load_91 = load float* %lA_addr_92, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4045 'load' 'lA_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_841 : Operation 4046 [1/1] (0.00ns)   --->   "%lB_addr_92 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4046 'getelementptr' 'lB_addr_92' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 4047 [2/2] (1.23ns)   --->   "%lB_load_91 = load float* %lB_addr_92, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4047 'load' 'lB_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 842 <SV = 436> <Delay = 6.43>
ST_842 : Operation 4048 [4/4] (6.43ns)   --->   "%tmp_28_89 = fadd float %tmp_27_89, %tmp_28_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4048 'fadd' 'tmp_28_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 4049 [4/4] (6.43ns)   --->   "%tmp_30_89 = fadd float %tmp_29_89, %tmp_30_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4049 'fadd' 'tmp_30_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 4050 [1/2] (1.23ns)   --->   "%lA_load_91 = load float* %lA_addr_92, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4050 'load' 'lA_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_842 : Operation 4051 [1/2] (1.23ns)   --->   "%lB_load_91 = load float* %lB_addr_92, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4051 'load' 'lB_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 843 <SV = 437> <Delay = 7.01>
ST_843 : Operation 4052 [3/4] (6.43ns)   --->   "%tmp_28_89 = fadd float %tmp_27_89, %tmp_28_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4052 'fadd' 'tmp_28_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 4053 [3/4] (6.43ns)   --->   "%tmp_30_89 = fadd float %tmp_29_89, %tmp_30_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4053 'fadd' 'tmp_30_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 4054 [3/3] (7.01ns)   --->   "%tmp_27_90 = fmul float %lA_load_91, %lx_load_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4054 'fmul' 'tmp_27_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 4055 [3/3] (7.01ns)   --->   "%tmp_29_90 = fmul float %lB_load_91, %lx_load_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4055 'fmul' 'tmp_29_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 844 <SV = 438> <Delay = 7.01>
ST_844 : Operation 4056 [2/4] (6.43ns)   --->   "%tmp_28_89 = fadd float %tmp_27_89, %tmp_28_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4056 'fadd' 'tmp_28_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 4057 [2/4] (6.43ns)   --->   "%tmp_30_89 = fadd float %tmp_29_89, %tmp_30_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4057 'fadd' 'tmp_30_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 4058 [2/3] (7.01ns)   --->   "%tmp_27_90 = fmul float %lA_load_91, %lx_load_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4058 'fmul' 'tmp_27_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 4059 [2/3] (7.01ns)   --->   "%tmp_29_90 = fmul float %lB_load_91, %lx_load_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4059 'fmul' 'tmp_29_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 845 <SV = 439> <Delay = 7.01>
ST_845 : Operation 4060 [1/4] (6.43ns)   --->   "%tmp_28_89 = fadd float %tmp_27_89, %tmp_28_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4060 'fadd' 'tmp_28_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 4061 [1/4] (6.43ns)   --->   "%tmp_30_89 = fadd float %tmp_29_89, %tmp_30_88" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4061 'fadd' 'tmp_30_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 4062 [1/3] (7.01ns)   --->   "%tmp_27_90 = fmul float %lA_load_91, %lx_load_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4062 'fmul' 'tmp_27_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 4063 [1/3] (7.01ns)   --->   "%tmp_29_90 = fmul float %lB_load_91, %lx_load_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4063 'fmul' 'tmp_29_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 4064 [1/1] (0.00ns)   --->   "%tmp_24_91 = or i14 %tmp_18, 92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4064 'or' 'tmp_24_91' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 4065 [1/1] (0.00ns)   --->   "%tmp_25_91 = zext i14 %tmp_24_91 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4065 'zext' 'tmp_25_91' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 4066 [1/1] (0.00ns)   --->   "%lA_addr_93 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4066 'getelementptr' 'lA_addr_93' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 4067 [2/2] (1.23ns)   --->   "%lA_load_92 = load float* %lA_addr_93, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4067 'load' 'lA_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_845 : Operation 4068 [1/1] (0.00ns)   --->   "%lB_addr_93 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4068 'getelementptr' 'lB_addr_93' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 4069 [2/2] (1.23ns)   --->   "%lB_load_92 = load float* %lB_addr_93, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4069 'load' 'lB_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 846 <SV = 440> <Delay = 6.43>
ST_846 : Operation 4070 [4/4] (6.43ns)   --->   "%tmp_28_90 = fadd float %tmp_27_90, %tmp_28_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4070 'fadd' 'tmp_28_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 4071 [4/4] (6.43ns)   --->   "%tmp_30_90 = fadd float %tmp_29_90, %tmp_30_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4071 'fadd' 'tmp_30_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 4072 [1/2] (1.23ns)   --->   "%lA_load_92 = load float* %lA_addr_93, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4072 'load' 'lA_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_846 : Operation 4073 [1/2] (1.23ns)   --->   "%lB_load_92 = load float* %lB_addr_93, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4073 'load' 'lB_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 847 <SV = 441> <Delay = 7.01>
ST_847 : Operation 4074 [3/4] (6.43ns)   --->   "%tmp_28_90 = fadd float %tmp_27_90, %tmp_28_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4074 'fadd' 'tmp_28_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 4075 [3/4] (6.43ns)   --->   "%tmp_30_90 = fadd float %tmp_29_90, %tmp_30_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4075 'fadd' 'tmp_30_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 4076 [3/3] (7.01ns)   --->   "%tmp_27_91 = fmul float %lA_load_92, %lx_load_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4076 'fmul' 'tmp_27_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 4077 [3/3] (7.01ns)   --->   "%tmp_29_91 = fmul float %lB_load_92, %lx_load_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4077 'fmul' 'tmp_29_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 848 <SV = 442> <Delay = 7.01>
ST_848 : Operation 4078 [2/4] (6.43ns)   --->   "%tmp_28_90 = fadd float %tmp_27_90, %tmp_28_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4078 'fadd' 'tmp_28_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 4079 [2/4] (6.43ns)   --->   "%tmp_30_90 = fadd float %tmp_29_90, %tmp_30_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4079 'fadd' 'tmp_30_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 4080 [2/3] (7.01ns)   --->   "%tmp_27_91 = fmul float %lA_load_92, %lx_load_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4080 'fmul' 'tmp_27_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 4081 [2/3] (7.01ns)   --->   "%tmp_29_91 = fmul float %lB_load_92, %lx_load_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4081 'fmul' 'tmp_29_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 443> <Delay = 7.01>
ST_849 : Operation 4082 [1/4] (6.43ns)   --->   "%tmp_28_90 = fadd float %tmp_27_90, %tmp_28_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4082 'fadd' 'tmp_28_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 4083 [1/4] (6.43ns)   --->   "%tmp_30_90 = fadd float %tmp_29_90, %tmp_30_89" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4083 'fadd' 'tmp_30_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 4084 [1/3] (7.01ns)   --->   "%tmp_27_91 = fmul float %lA_load_92, %lx_load_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4084 'fmul' 'tmp_27_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 4085 [1/3] (7.01ns)   --->   "%tmp_29_91 = fmul float %lB_load_92, %lx_load_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4085 'fmul' 'tmp_29_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 4086 [1/1] (0.00ns)   --->   "%tmp_24_92 = or i14 %tmp_18, 93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4086 'or' 'tmp_24_92' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 4087 [1/1] (0.00ns)   --->   "%tmp_25_92 = zext i14 %tmp_24_92 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4087 'zext' 'tmp_25_92' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 4088 [1/1] (0.00ns)   --->   "%lA_addr_94 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4088 'getelementptr' 'lA_addr_94' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 4089 [2/2] (1.23ns)   --->   "%lA_load_93 = load float* %lA_addr_94, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4089 'load' 'lA_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_849 : Operation 4090 [1/1] (0.00ns)   --->   "%lB_addr_94 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4090 'getelementptr' 'lB_addr_94' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 4091 [2/2] (1.23ns)   --->   "%lB_load_93 = load float* %lB_addr_94, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4091 'load' 'lB_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 850 <SV = 444> <Delay = 6.43>
ST_850 : Operation 4092 [4/4] (6.43ns)   --->   "%tmp_28_91 = fadd float %tmp_27_91, %tmp_28_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4092 'fadd' 'tmp_28_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 4093 [4/4] (6.43ns)   --->   "%tmp_30_91 = fadd float %tmp_29_91, %tmp_30_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4093 'fadd' 'tmp_30_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 4094 [1/2] (1.23ns)   --->   "%lA_load_93 = load float* %lA_addr_94, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4094 'load' 'lA_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_850 : Operation 4095 [1/2] (1.23ns)   --->   "%lB_load_93 = load float* %lB_addr_94, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4095 'load' 'lB_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 851 <SV = 445> <Delay = 7.01>
ST_851 : Operation 4096 [3/4] (6.43ns)   --->   "%tmp_28_91 = fadd float %tmp_27_91, %tmp_28_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4096 'fadd' 'tmp_28_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 4097 [3/4] (6.43ns)   --->   "%tmp_30_91 = fadd float %tmp_29_91, %tmp_30_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4097 'fadd' 'tmp_30_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 4098 [3/3] (7.01ns)   --->   "%tmp_27_92 = fmul float %lA_load_93, %lx_load_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4098 'fmul' 'tmp_27_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 4099 [3/3] (7.01ns)   --->   "%tmp_29_92 = fmul float %lB_load_93, %lx_load_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4099 'fmul' 'tmp_29_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 852 <SV = 446> <Delay = 7.01>
ST_852 : Operation 4100 [2/4] (6.43ns)   --->   "%tmp_28_91 = fadd float %tmp_27_91, %tmp_28_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4100 'fadd' 'tmp_28_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_852 : Operation 4101 [2/4] (6.43ns)   --->   "%tmp_30_91 = fadd float %tmp_29_91, %tmp_30_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4101 'fadd' 'tmp_30_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_852 : Operation 4102 [2/3] (7.01ns)   --->   "%tmp_27_92 = fmul float %lA_load_93, %lx_load_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4102 'fmul' 'tmp_27_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_852 : Operation 4103 [2/3] (7.01ns)   --->   "%tmp_29_92 = fmul float %lB_load_93, %lx_load_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4103 'fmul' 'tmp_29_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 853 <SV = 447> <Delay = 7.01>
ST_853 : Operation 4104 [1/4] (6.43ns)   --->   "%tmp_28_91 = fadd float %tmp_27_91, %tmp_28_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4104 'fadd' 'tmp_28_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 4105 [1/4] (6.43ns)   --->   "%tmp_30_91 = fadd float %tmp_29_91, %tmp_30_90" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4105 'fadd' 'tmp_30_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 4106 [1/3] (7.01ns)   --->   "%tmp_27_92 = fmul float %lA_load_93, %lx_load_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4106 'fmul' 'tmp_27_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 4107 [1/3] (7.01ns)   --->   "%tmp_29_92 = fmul float %lB_load_93, %lx_load_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4107 'fmul' 'tmp_29_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 4108 [1/1] (0.00ns)   --->   "%tmp_24_93 = or i14 %tmp_18, 94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4108 'or' 'tmp_24_93' <Predicate = true> <Delay = 0.00>
ST_853 : Operation 4109 [1/1] (0.00ns)   --->   "%tmp_25_93 = zext i14 %tmp_24_93 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4109 'zext' 'tmp_25_93' <Predicate = true> <Delay = 0.00>
ST_853 : Operation 4110 [1/1] (0.00ns)   --->   "%lA_addr_95 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4110 'getelementptr' 'lA_addr_95' <Predicate = true> <Delay = 0.00>
ST_853 : Operation 4111 [2/2] (1.23ns)   --->   "%lA_load_94 = load float* %lA_addr_95, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4111 'load' 'lA_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_853 : Operation 4112 [1/1] (0.00ns)   --->   "%lB_addr_95 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4112 'getelementptr' 'lB_addr_95' <Predicate = true> <Delay = 0.00>
ST_853 : Operation 4113 [2/2] (1.23ns)   --->   "%lB_load_94 = load float* %lB_addr_95, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4113 'load' 'lB_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 854 <SV = 448> <Delay = 6.43>
ST_854 : Operation 4114 [4/4] (6.43ns)   --->   "%tmp_28_92 = fadd float %tmp_27_92, %tmp_28_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4114 'fadd' 'tmp_28_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_854 : Operation 4115 [4/4] (6.43ns)   --->   "%tmp_30_92 = fadd float %tmp_29_92, %tmp_30_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4115 'fadd' 'tmp_30_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_854 : Operation 4116 [1/2] (1.23ns)   --->   "%lA_load_94 = load float* %lA_addr_95, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4116 'load' 'lA_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_854 : Operation 4117 [1/2] (1.23ns)   --->   "%lB_load_94 = load float* %lB_addr_95, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4117 'load' 'lB_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 855 <SV = 449> <Delay = 7.01>
ST_855 : Operation 4118 [3/4] (6.43ns)   --->   "%tmp_28_92 = fadd float %tmp_27_92, %tmp_28_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4118 'fadd' 'tmp_28_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_855 : Operation 4119 [3/4] (6.43ns)   --->   "%tmp_30_92 = fadd float %tmp_29_92, %tmp_30_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4119 'fadd' 'tmp_30_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_855 : Operation 4120 [3/3] (7.01ns)   --->   "%tmp_27_93 = fmul float %lA_load_94, %lx_load_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4120 'fmul' 'tmp_27_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_855 : Operation 4121 [3/3] (7.01ns)   --->   "%tmp_29_93 = fmul float %lB_load_94, %lx_load_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4121 'fmul' 'tmp_29_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 856 <SV = 450> <Delay = 7.01>
ST_856 : Operation 4122 [2/4] (6.43ns)   --->   "%tmp_28_92 = fadd float %tmp_27_92, %tmp_28_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4122 'fadd' 'tmp_28_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_856 : Operation 4123 [2/4] (6.43ns)   --->   "%tmp_30_92 = fadd float %tmp_29_92, %tmp_30_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4123 'fadd' 'tmp_30_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_856 : Operation 4124 [2/3] (7.01ns)   --->   "%tmp_27_93 = fmul float %lA_load_94, %lx_load_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4124 'fmul' 'tmp_27_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_856 : Operation 4125 [2/3] (7.01ns)   --->   "%tmp_29_93 = fmul float %lB_load_94, %lx_load_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4125 'fmul' 'tmp_29_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 857 <SV = 451> <Delay = 7.01>
ST_857 : Operation 4126 [1/4] (6.43ns)   --->   "%tmp_28_92 = fadd float %tmp_27_92, %tmp_28_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4126 'fadd' 'tmp_28_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_857 : Operation 4127 [1/4] (6.43ns)   --->   "%tmp_30_92 = fadd float %tmp_29_92, %tmp_30_91" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4127 'fadd' 'tmp_30_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_857 : Operation 4128 [1/3] (7.01ns)   --->   "%tmp_27_93 = fmul float %lA_load_94, %lx_load_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4128 'fmul' 'tmp_27_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_857 : Operation 4129 [1/3] (7.01ns)   --->   "%tmp_29_93 = fmul float %lB_load_94, %lx_load_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4129 'fmul' 'tmp_29_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_857 : Operation 4130 [1/1] (0.00ns)   --->   "%tmp_24_94 = or i14 %tmp_18, 95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4130 'or' 'tmp_24_94' <Predicate = true> <Delay = 0.00>
ST_857 : Operation 4131 [1/1] (0.00ns)   --->   "%tmp_25_94 = zext i14 %tmp_24_94 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4131 'zext' 'tmp_25_94' <Predicate = true> <Delay = 0.00>
ST_857 : Operation 4132 [1/1] (0.00ns)   --->   "%lA_addr_96 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4132 'getelementptr' 'lA_addr_96' <Predicate = true> <Delay = 0.00>
ST_857 : Operation 4133 [2/2] (1.23ns)   --->   "%lA_load_95 = load float* %lA_addr_96, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4133 'load' 'lA_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_857 : Operation 4134 [1/1] (0.00ns)   --->   "%lB_addr_96 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4134 'getelementptr' 'lB_addr_96' <Predicate = true> <Delay = 0.00>
ST_857 : Operation 4135 [2/2] (1.23ns)   --->   "%lB_load_95 = load float* %lB_addr_96, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4135 'load' 'lB_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 858 <SV = 452> <Delay = 6.43>
ST_858 : Operation 4136 [4/4] (6.43ns)   --->   "%tmp_28_93 = fadd float %tmp_27_93, %tmp_28_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4136 'fadd' 'tmp_28_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_858 : Operation 4137 [4/4] (6.43ns)   --->   "%tmp_30_93 = fadd float %tmp_29_93, %tmp_30_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4137 'fadd' 'tmp_30_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_858 : Operation 4138 [1/2] (1.23ns)   --->   "%lA_load_95 = load float* %lA_addr_96, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4138 'load' 'lA_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_858 : Operation 4139 [1/2] (1.23ns)   --->   "%lB_load_95 = load float* %lB_addr_96, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4139 'load' 'lB_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 859 <SV = 453> <Delay = 7.01>
ST_859 : Operation 4140 [3/4] (6.43ns)   --->   "%tmp_28_93 = fadd float %tmp_27_93, %tmp_28_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4140 'fadd' 'tmp_28_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_859 : Operation 4141 [3/4] (6.43ns)   --->   "%tmp_30_93 = fadd float %tmp_29_93, %tmp_30_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4141 'fadd' 'tmp_30_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_859 : Operation 4142 [3/3] (7.01ns)   --->   "%tmp_27_94 = fmul float %lA_load_95, %lx_load_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4142 'fmul' 'tmp_27_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_859 : Operation 4143 [3/3] (7.01ns)   --->   "%tmp_29_94 = fmul float %lB_load_95, %lx_load_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4143 'fmul' 'tmp_29_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 860 <SV = 454> <Delay = 7.01>
ST_860 : Operation 4144 [2/4] (6.43ns)   --->   "%tmp_28_93 = fadd float %tmp_27_93, %tmp_28_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4144 'fadd' 'tmp_28_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_860 : Operation 4145 [2/4] (6.43ns)   --->   "%tmp_30_93 = fadd float %tmp_29_93, %tmp_30_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4145 'fadd' 'tmp_30_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_860 : Operation 4146 [2/3] (7.01ns)   --->   "%tmp_27_94 = fmul float %lA_load_95, %lx_load_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4146 'fmul' 'tmp_27_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_860 : Operation 4147 [2/3] (7.01ns)   --->   "%tmp_29_94 = fmul float %lB_load_95, %lx_load_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4147 'fmul' 'tmp_29_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 455> <Delay = 7.01>
ST_861 : Operation 4148 [1/4] (6.43ns)   --->   "%tmp_28_93 = fadd float %tmp_27_93, %tmp_28_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4148 'fadd' 'tmp_28_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_861 : Operation 4149 [1/4] (6.43ns)   --->   "%tmp_30_93 = fadd float %tmp_29_93, %tmp_30_92" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4149 'fadd' 'tmp_30_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_861 : Operation 4150 [1/3] (7.01ns)   --->   "%tmp_27_94 = fmul float %lA_load_95, %lx_load_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4150 'fmul' 'tmp_27_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_861 : Operation 4151 [1/3] (7.01ns)   --->   "%tmp_29_94 = fmul float %lB_load_95, %lx_load_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4151 'fmul' 'tmp_29_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_861 : Operation 4152 [1/1] (0.00ns)   --->   "%tmp_24_95 = or i14 %tmp_18, 96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4152 'or' 'tmp_24_95' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 4153 [1/1] (0.00ns)   --->   "%tmp_25_95 = zext i14 %tmp_24_95 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4153 'zext' 'tmp_25_95' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 4154 [1/1] (0.00ns)   --->   "%lA_addr_97 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4154 'getelementptr' 'lA_addr_97' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 4155 [2/2] (1.23ns)   --->   "%lA_load_96 = load float* %lA_addr_97, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4155 'load' 'lA_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_861 : Operation 4156 [1/1] (0.00ns)   --->   "%lB_addr_97 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4156 'getelementptr' 'lB_addr_97' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 4157 [2/2] (1.23ns)   --->   "%lB_load_96 = load float* %lB_addr_97, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4157 'load' 'lB_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 862 <SV = 456> <Delay = 6.43>
ST_862 : Operation 4158 [4/4] (6.43ns)   --->   "%tmp_28_94 = fadd float %tmp_27_94, %tmp_28_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4158 'fadd' 'tmp_28_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_862 : Operation 4159 [4/4] (6.43ns)   --->   "%tmp_30_94 = fadd float %tmp_29_94, %tmp_30_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4159 'fadd' 'tmp_30_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_862 : Operation 4160 [1/2] (1.23ns)   --->   "%lA_load_96 = load float* %lA_addr_97, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4160 'load' 'lA_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_862 : Operation 4161 [1/2] (1.23ns)   --->   "%lB_load_96 = load float* %lB_addr_97, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4161 'load' 'lB_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 863 <SV = 457> <Delay = 7.01>
ST_863 : Operation 4162 [3/4] (6.43ns)   --->   "%tmp_28_94 = fadd float %tmp_27_94, %tmp_28_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4162 'fadd' 'tmp_28_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_863 : Operation 4163 [3/4] (6.43ns)   --->   "%tmp_30_94 = fadd float %tmp_29_94, %tmp_30_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4163 'fadd' 'tmp_30_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_863 : Operation 4164 [3/3] (7.01ns)   --->   "%tmp_27_95 = fmul float %lA_load_96, %lx_load_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4164 'fmul' 'tmp_27_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_863 : Operation 4165 [3/3] (7.01ns)   --->   "%tmp_29_95 = fmul float %lB_load_96, %lx_load_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4165 'fmul' 'tmp_29_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 864 <SV = 458> <Delay = 7.01>
ST_864 : Operation 4166 [2/4] (6.43ns)   --->   "%tmp_28_94 = fadd float %tmp_27_94, %tmp_28_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4166 'fadd' 'tmp_28_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_864 : Operation 4167 [2/4] (6.43ns)   --->   "%tmp_30_94 = fadd float %tmp_29_94, %tmp_30_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4167 'fadd' 'tmp_30_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_864 : Operation 4168 [2/3] (7.01ns)   --->   "%tmp_27_95 = fmul float %lA_load_96, %lx_load_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4168 'fmul' 'tmp_27_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_864 : Operation 4169 [2/3] (7.01ns)   --->   "%tmp_29_95 = fmul float %lB_load_96, %lx_load_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4169 'fmul' 'tmp_29_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 865 <SV = 459> <Delay = 7.01>
ST_865 : Operation 4170 [1/4] (6.43ns)   --->   "%tmp_28_94 = fadd float %tmp_27_94, %tmp_28_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4170 'fadd' 'tmp_28_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_865 : Operation 4171 [1/4] (6.43ns)   --->   "%tmp_30_94 = fadd float %tmp_29_94, %tmp_30_93" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4171 'fadd' 'tmp_30_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_865 : Operation 4172 [1/3] (7.01ns)   --->   "%tmp_27_95 = fmul float %lA_load_96, %lx_load_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4172 'fmul' 'tmp_27_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_865 : Operation 4173 [1/3] (7.01ns)   --->   "%tmp_29_95 = fmul float %lB_load_96, %lx_load_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4173 'fmul' 'tmp_29_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_865 : Operation 4174 [1/1] (0.00ns)   --->   "%tmp_24_96 = or i14 %tmp_18, 97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4174 'or' 'tmp_24_96' <Predicate = true> <Delay = 0.00>
ST_865 : Operation 4175 [1/1] (0.00ns)   --->   "%tmp_25_96 = zext i14 %tmp_24_96 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4175 'zext' 'tmp_25_96' <Predicate = true> <Delay = 0.00>
ST_865 : Operation 4176 [1/1] (0.00ns)   --->   "%lA_addr_98 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4176 'getelementptr' 'lA_addr_98' <Predicate = true> <Delay = 0.00>
ST_865 : Operation 4177 [2/2] (1.23ns)   --->   "%lA_load_97 = load float* %lA_addr_98, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4177 'load' 'lA_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_865 : Operation 4178 [1/1] (0.00ns)   --->   "%lB_addr_98 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4178 'getelementptr' 'lB_addr_98' <Predicate = true> <Delay = 0.00>
ST_865 : Operation 4179 [2/2] (1.23ns)   --->   "%lB_load_97 = load float* %lB_addr_98, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4179 'load' 'lB_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 866 <SV = 460> <Delay = 6.43>
ST_866 : Operation 4180 [4/4] (6.43ns)   --->   "%tmp_28_95 = fadd float %tmp_27_95, %tmp_28_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4180 'fadd' 'tmp_28_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_866 : Operation 4181 [4/4] (6.43ns)   --->   "%tmp_30_95 = fadd float %tmp_29_95, %tmp_30_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4181 'fadd' 'tmp_30_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_866 : Operation 4182 [1/2] (1.23ns)   --->   "%lA_load_97 = load float* %lA_addr_98, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4182 'load' 'lA_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_866 : Operation 4183 [1/2] (1.23ns)   --->   "%lB_load_97 = load float* %lB_addr_98, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4183 'load' 'lB_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 867 <SV = 461> <Delay = 7.01>
ST_867 : Operation 4184 [3/4] (6.43ns)   --->   "%tmp_28_95 = fadd float %tmp_27_95, %tmp_28_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4184 'fadd' 'tmp_28_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 4185 [3/4] (6.43ns)   --->   "%tmp_30_95 = fadd float %tmp_29_95, %tmp_30_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4185 'fadd' 'tmp_30_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 4186 [3/3] (7.01ns)   --->   "%tmp_27_96 = fmul float %lA_load_97, %lx_load_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4186 'fmul' 'tmp_27_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 4187 [3/3] (7.01ns)   --->   "%tmp_29_96 = fmul float %lB_load_97, %lx_load_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4187 'fmul' 'tmp_29_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 868 <SV = 462> <Delay = 7.01>
ST_868 : Operation 4188 [2/4] (6.43ns)   --->   "%tmp_28_95 = fadd float %tmp_27_95, %tmp_28_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4188 'fadd' 'tmp_28_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_868 : Operation 4189 [2/4] (6.43ns)   --->   "%tmp_30_95 = fadd float %tmp_29_95, %tmp_30_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4189 'fadd' 'tmp_30_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_868 : Operation 4190 [2/3] (7.01ns)   --->   "%tmp_27_96 = fmul float %lA_load_97, %lx_load_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4190 'fmul' 'tmp_27_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_868 : Operation 4191 [2/3] (7.01ns)   --->   "%tmp_29_96 = fmul float %lB_load_97, %lx_load_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4191 'fmul' 'tmp_29_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 869 <SV = 463> <Delay = 7.01>
ST_869 : Operation 4192 [1/4] (6.43ns)   --->   "%tmp_28_95 = fadd float %tmp_27_95, %tmp_28_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4192 'fadd' 'tmp_28_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_869 : Operation 4193 [1/4] (6.43ns)   --->   "%tmp_30_95 = fadd float %tmp_29_95, %tmp_30_94" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4193 'fadd' 'tmp_30_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_869 : Operation 4194 [1/3] (7.01ns)   --->   "%tmp_27_96 = fmul float %lA_load_97, %lx_load_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4194 'fmul' 'tmp_27_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_869 : Operation 4195 [1/3] (7.01ns)   --->   "%tmp_29_96 = fmul float %lB_load_97, %lx_load_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4195 'fmul' 'tmp_29_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_869 : Operation 4196 [1/1] (0.00ns)   --->   "%tmp_24_97 = or i14 %tmp_18, 98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4196 'or' 'tmp_24_97' <Predicate = true> <Delay = 0.00>
ST_869 : Operation 4197 [1/1] (0.00ns)   --->   "%tmp_25_97 = zext i14 %tmp_24_97 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4197 'zext' 'tmp_25_97' <Predicate = true> <Delay = 0.00>
ST_869 : Operation 4198 [1/1] (0.00ns)   --->   "%lA_addr_99 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4198 'getelementptr' 'lA_addr_99' <Predicate = true> <Delay = 0.00>
ST_869 : Operation 4199 [2/2] (1.23ns)   --->   "%lA_load_98 = load float* %lA_addr_99, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4199 'load' 'lA_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_869 : Operation 4200 [1/1] (0.00ns)   --->   "%lB_addr_99 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4200 'getelementptr' 'lB_addr_99' <Predicate = true> <Delay = 0.00>
ST_869 : Operation 4201 [2/2] (1.23ns)   --->   "%lB_load_98 = load float* %lB_addr_99, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4201 'load' 'lB_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 870 <SV = 464> <Delay = 6.43>
ST_870 : Operation 4202 [4/4] (6.43ns)   --->   "%tmp_28_96 = fadd float %tmp_27_96, %tmp_28_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4202 'fadd' 'tmp_28_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_870 : Operation 4203 [4/4] (6.43ns)   --->   "%tmp_30_96 = fadd float %tmp_29_96, %tmp_30_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4203 'fadd' 'tmp_30_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_870 : Operation 4204 [1/2] (1.23ns)   --->   "%lA_load_98 = load float* %lA_addr_99, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4204 'load' 'lA_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_870 : Operation 4205 [1/2] (1.23ns)   --->   "%lB_load_98 = load float* %lB_addr_99, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4205 'load' 'lB_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 871 <SV = 465> <Delay = 7.01>
ST_871 : Operation 4206 [3/4] (6.43ns)   --->   "%tmp_28_96 = fadd float %tmp_27_96, %tmp_28_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4206 'fadd' 'tmp_28_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_871 : Operation 4207 [3/4] (6.43ns)   --->   "%tmp_30_96 = fadd float %tmp_29_96, %tmp_30_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4207 'fadd' 'tmp_30_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_871 : Operation 4208 [3/3] (7.01ns)   --->   "%tmp_27_97 = fmul float %lA_load_98, %lx_load_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4208 'fmul' 'tmp_27_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_871 : Operation 4209 [3/3] (7.01ns)   --->   "%tmp_29_97 = fmul float %lB_load_98, %lx_load_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4209 'fmul' 'tmp_29_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 872 <SV = 466> <Delay = 7.01>
ST_872 : Operation 4210 [2/4] (6.43ns)   --->   "%tmp_28_96 = fadd float %tmp_27_96, %tmp_28_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4210 'fadd' 'tmp_28_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_872 : Operation 4211 [2/4] (6.43ns)   --->   "%tmp_30_96 = fadd float %tmp_29_96, %tmp_30_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4211 'fadd' 'tmp_30_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_872 : Operation 4212 [2/3] (7.01ns)   --->   "%tmp_27_97 = fmul float %lA_load_98, %lx_load_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4212 'fmul' 'tmp_27_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_872 : Operation 4213 [2/3] (7.01ns)   --->   "%tmp_29_97 = fmul float %lB_load_98, %lx_load_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4213 'fmul' 'tmp_29_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 873 <SV = 467> <Delay = 7.01>
ST_873 : Operation 4214 [1/4] (6.43ns)   --->   "%tmp_28_96 = fadd float %tmp_27_96, %tmp_28_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4214 'fadd' 'tmp_28_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_873 : Operation 4215 [1/4] (6.43ns)   --->   "%tmp_30_96 = fadd float %tmp_29_96, %tmp_30_95" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4215 'fadd' 'tmp_30_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_873 : Operation 4216 [1/3] (7.01ns)   --->   "%tmp_27_97 = fmul float %lA_load_98, %lx_load_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4216 'fmul' 'tmp_27_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_873 : Operation 4217 [1/3] (7.01ns)   --->   "%tmp_29_97 = fmul float %lB_load_98, %lx_load_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4217 'fmul' 'tmp_29_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_873 : Operation 4218 [1/1] (0.00ns)   --->   "%tmp_24_98 = or i14 %tmp_18, 99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4218 'or' 'tmp_24_98' <Predicate = true> <Delay = 0.00>
ST_873 : Operation 4219 [1/1] (0.00ns)   --->   "%tmp_25_98 = zext i14 %tmp_24_98 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4219 'zext' 'tmp_25_98' <Predicate = true> <Delay = 0.00>
ST_873 : Operation 4220 [1/1] (0.00ns)   --->   "%lA_addr_100 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4220 'getelementptr' 'lA_addr_100' <Predicate = true> <Delay = 0.00>
ST_873 : Operation 4221 [2/2] (1.23ns)   --->   "%lA_load_99 = load float* %lA_addr_100, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4221 'load' 'lA_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_873 : Operation 4222 [1/1] (0.00ns)   --->   "%lB_addr_100 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4222 'getelementptr' 'lB_addr_100' <Predicate = true> <Delay = 0.00>
ST_873 : Operation 4223 [2/2] (1.23ns)   --->   "%lB_load_99 = load float* %lB_addr_100, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4223 'load' 'lB_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 874 <SV = 468> <Delay = 6.43>
ST_874 : Operation 4224 [4/4] (6.43ns)   --->   "%tmp_28_97 = fadd float %tmp_27_97, %tmp_28_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4224 'fadd' 'tmp_28_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_874 : Operation 4225 [4/4] (6.43ns)   --->   "%tmp_30_97 = fadd float %tmp_29_97, %tmp_30_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4225 'fadd' 'tmp_30_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_874 : Operation 4226 [1/2] (1.23ns)   --->   "%lA_load_99 = load float* %lA_addr_100, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4226 'load' 'lA_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_874 : Operation 4227 [1/2] (1.23ns)   --->   "%lB_load_99 = load float* %lB_addr_100, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4227 'load' 'lB_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 875 <SV = 469> <Delay = 7.01>
ST_875 : Operation 4228 [3/4] (6.43ns)   --->   "%tmp_28_97 = fadd float %tmp_27_97, %tmp_28_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4228 'fadd' 'tmp_28_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_875 : Operation 4229 [3/4] (6.43ns)   --->   "%tmp_30_97 = fadd float %tmp_29_97, %tmp_30_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4229 'fadd' 'tmp_30_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_875 : Operation 4230 [3/3] (7.01ns)   --->   "%tmp_27_98 = fmul float %lA_load_99, %lx_load_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4230 'fmul' 'tmp_27_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_875 : Operation 4231 [3/3] (7.01ns)   --->   "%tmp_29_98 = fmul float %lB_load_99, %lx_load_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4231 'fmul' 'tmp_29_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 876 <SV = 470> <Delay = 7.01>
ST_876 : Operation 4232 [2/4] (6.43ns)   --->   "%tmp_28_97 = fadd float %tmp_27_97, %tmp_28_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4232 'fadd' 'tmp_28_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 4233 [2/4] (6.43ns)   --->   "%tmp_30_97 = fadd float %tmp_29_97, %tmp_30_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4233 'fadd' 'tmp_30_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 4234 [2/3] (7.01ns)   --->   "%tmp_27_98 = fmul float %lA_load_99, %lx_load_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4234 'fmul' 'tmp_27_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 4235 [2/3] (7.01ns)   --->   "%tmp_29_98 = fmul float %lB_load_99, %lx_load_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4235 'fmul' 'tmp_29_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 877 <SV = 471> <Delay = 7.01>
ST_877 : Operation 4236 [1/4] (6.43ns)   --->   "%tmp_28_97 = fadd float %tmp_27_97, %tmp_28_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4236 'fadd' 'tmp_28_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 4237 [1/4] (6.43ns)   --->   "%tmp_30_97 = fadd float %tmp_29_97, %tmp_30_96" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4237 'fadd' 'tmp_30_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 4238 [1/3] (7.01ns)   --->   "%tmp_27_98 = fmul float %lA_load_99, %lx_load_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4238 'fmul' 'tmp_27_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 4239 [1/3] (7.01ns)   --->   "%tmp_29_98 = fmul float %lB_load_99, %lx_load_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4239 'fmul' 'tmp_29_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 4240 [1/1] (0.00ns)   --->   "%tmp_24_99 = or i14 %tmp_18, 100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4240 'or' 'tmp_24_99' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 4241 [1/1] (0.00ns)   --->   "%tmp_25_99 = zext i14 %tmp_24_99 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4241 'zext' 'tmp_25_99' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 4242 [1/1] (0.00ns)   --->   "%lA_addr_101 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4242 'getelementptr' 'lA_addr_101' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 4243 [2/2] (1.23ns)   --->   "%lA_load_100 = load float* %lA_addr_101, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4243 'load' 'lA_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_877 : Operation 4244 [1/1] (0.00ns)   --->   "%lB_addr_101 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4244 'getelementptr' 'lB_addr_101' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 4245 [2/2] (1.23ns)   --->   "%lB_load_100 = load float* %lB_addr_101, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4245 'load' 'lB_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 878 <SV = 472> <Delay = 6.43>
ST_878 : Operation 4246 [4/4] (6.43ns)   --->   "%tmp_28_98 = fadd float %tmp_27_98, %tmp_28_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4246 'fadd' 'tmp_28_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_878 : Operation 4247 [4/4] (6.43ns)   --->   "%tmp_30_98 = fadd float %tmp_29_98, %tmp_30_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4247 'fadd' 'tmp_30_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_878 : Operation 4248 [1/2] (1.23ns)   --->   "%lA_load_100 = load float* %lA_addr_101, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4248 'load' 'lA_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_878 : Operation 4249 [1/2] (1.23ns)   --->   "%lB_load_100 = load float* %lB_addr_101, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4249 'load' 'lB_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 879 <SV = 473> <Delay = 7.01>
ST_879 : Operation 4250 [3/4] (6.43ns)   --->   "%tmp_28_98 = fadd float %tmp_27_98, %tmp_28_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4250 'fadd' 'tmp_28_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_879 : Operation 4251 [3/4] (6.43ns)   --->   "%tmp_30_98 = fadd float %tmp_29_98, %tmp_30_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4251 'fadd' 'tmp_30_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_879 : Operation 4252 [3/3] (7.01ns)   --->   "%tmp_27_99 = fmul float %lA_load_100, %lx_load_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4252 'fmul' 'tmp_27_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_879 : Operation 4253 [3/3] (7.01ns)   --->   "%tmp_29_99 = fmul float %lB_load_100, %lx_load_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4253 'fmul' 'tmp_29_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 880 <SV = 474> <Delay = 7.01>
ST_880 : Operation 4254 [2/4] (6.43ns)   --->   "%tmp_28_98 = fadd float %tmp_27_98, %tmp_28_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4254 'fadd' 'tmp_28_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 4255 [2/4] (6.43ns)   --->   "%tmp_30_98 = fadd float %tmp_29_98, %tmp_30_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4255 'fadd' 'tmp_30_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 4256 [2/3] (7.01ns)   --->   "%tmp_27_99 = fmul float %lA_load_100, %lx_load_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4256 'fmul' 'tmp_27_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 4257 [2/3] (7.01ns)   --->   "%tmp_29_99 = fmul float %lB_load_100, %lx_load_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4257 'fmul' 'tmp_29_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 881 <SV = 475> <Delay = 7.01>
ST_881 : Operation 4258 [1/4] (6.43ns)   --->   "%tmp_28_98 = fadd float %tmp_27_98, %tmp_28_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4258 'fadd' 'tmp_28_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_881 : Operation 4259 [1/4] (6.43ns)   --->   "%tmp_30_98 = fadd float %tmp_29_98, %tmp_30_97" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4259 'fadd' 'tmp_30_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_881 : Operation 4260 [1/3] (7.01ns)   --->   "%tmp_27_99 = fmul float %lA_load_100, %lx_load_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4260 'fmul' 'tmp_27_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_881 : Operation 4261 [1/3] (7.01ns)   --->   "%tmp_29_99 = fmul float %lB_load_100, %lx_load_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4261 'fmul' 'tmp_29_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_881 : Operation 4262 [1/1] (0.00ns)   --->   "%tmp_24_100 = or i14 %tmp_18, 101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4262 'or' 'tmp_24_100' <Predicate = true> <Delay = 0.00>
ST_881 : Operation 4263 [1/1] (0.00ns)   --->   "%tmp_25_100 = zext i14 %tmp_24_100 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4263 'zext' 'tmp_25_100' <Predicate = true> <Delay = 0.00>
ST_881 : Operation 4264 [1/1] (0.00ns)   --->   "%lA_addr_102 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4264 'getelementptr' 'lA_addr_102' <Predicate = true> <Delay = 0.00>
ST_881 : Operation 4265 [2/2] (1.23ns)   --->   "%lA_load_101 = load float* %lA_addr_102, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4265 'load' 'lA_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_881 : Operation 4266 [1/1] (0.00ns)   --->   "%lB_addr_102 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4266 'getelementptr' 'lB_addr_102' <Predicate = true> <Delay = 0.00>
ST_881 : Operation 4267 [2/2] (1.23ns)   --->   "%lB_load_101 = load float* %lB_addr_102, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4267 'load' 'lB_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 882 <SV = 476> <Delay = 6.43>
ST_882 : Operation 4268 [4/4] (6.43ns)   --->   "%tmp_28_99 = fadd float %tmp_27_99, %tmp_28_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4268 'fadd' 'tmp_28_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_882 : Operation 4269 [4/4] (6.43ns)   --->   "%tmp_30_99 = fadd float %tmp_29_99, %tmp_30_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4269 'fadd' 'tmp_30_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_882 : Operation 4270 [1/2] (1.23ns)   --->   "%lA_load_101 = load float* %lA_addr_102, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4270 'load' 'lA_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_882 : Operation 4271 [1/2] (1.23ns)   --->   "%lB_load_101 = load float* %lB_addr_102, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4271 'load' 'lB_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 883 <SV = 477> <Delay = 7.01>
ST_883 : Operation 4272 [3/4] (6.43ns)   --->   "%tmp_28_99 = fadd float %tmp_27_99, %tmp_28_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4272 'fadd' 'tmp_28_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_883 : Operation 4273 [3/4] (6.43ns)   --->   "%tmp_30_99 = fadd float %tmp_29_99, %tmp_30_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4273 'fadd' 'tmp_30_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_883 : Operation 4274 [3/3] (7.01ns)   --->   "%tmp_27_100 = fmul float %lA_load_101, %lx_load_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4274 'fmul' 'tmp_27_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_883 : Operation 4275 [3/3] (7.01ns)   --->   "%tmp_29_100 = fmul float %lB_load_101, %lx_load_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4275 'fmul' 'tmp_29_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 884 <SV = 478> <Delay = 7.01>
ST_884 : Operation 4276 [2/4] (6.43ns)   --->   "%tmp_28_99 = fadd float %tmp_27_99, %tmp_28_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4276 'fadd' 'tmp_28_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_884 : Operation 4277 [2/4] (6.43ns)   --->   "%tmp_30_99 = fadd float %tmp_29_99, %tmp_30_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4277 'fadd' 'tmp_30_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_884 : Operation 4278 [2/3] (7.01ns)   --->   "%tmp_27_100 = fmul float %lA_load_101, %lx_load_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4278 'fmul' 'tmp_27_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_884 : Operation 4279 [2/3] (7.01ns)   --->   "%tmp_29_100 = fmul float %lB_load_101, %lx_load_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4279 'fmul' 'tmp_29_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 479> <Delay = 7.01>
ST_885 : Operation 4280 [1/4] (6.43ns)   --->   "%tmp_28_99 = fadd float %tmp_27_99, %tmp_28_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4280 'fadd' 'tmp_28_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 4281 [1/4] (6.43ns)   --->   "%tmp_30_99 = fadd float %tmp_29_99, %tmp_30_98" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4281 'fadd' 'tmp_30_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 4282 [1/3] (7.01ns)   --->   "%tmp_27_100 = fmul float %lA_load_101, %lx_load_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4282 'fmul' 'tmp_27_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 4283 [1/3] (7.01ns)   --->   "%tmp_29_100 = fmul float %lB_load_101, %lx_load_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4283 'fmul' 'tmp_29_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 4284 [1/1] (0.00ns)   --->   "%tmp_24_101 = or i14 %tmp_18, 102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4284 'or' 'tmp_24_101' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 4285 [1/1] (0.00ns)   --->   "%tmp_25_101 = zext i14 %tmp_24_101 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4285 'zext' 'tmp_25_101' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 4286 [1/1] (0.00ns)   --->   "%lA_addr_103 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4286 'getelementptr' 'lA_addr_103' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 4287 [2/2] (1.23ns)   --->   "%lA_load_102 = load float* %lA_addr_103, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4287 'load' 'lA_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_885 : Operation 4288 [1/1] (0.00ns)   --->   "%lB_addr_103 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4288 'getelementptr' 'lB_addr_103' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 4289 [2/2] (1.23ns)   --->   "%lB_load_102 = load float* %lB_addr_103, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4289 'load' 'lB_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 886 <SV = 480> <Delay = 6.43>
ST_886 : Operation 4290 [4/4] (6.43ns)   --->   "%tmp_28_100 = fadd float %tmp_27_100, %tmp_28_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4290 'fadd' 'tmp_28_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_886 : Operation 4291 [4/4] (6.43ns)   --->   "%tmp_30_100 = fadd float %tmp_29_100, %tmp_30_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4291 'fadd' 'tmp_30_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_886 : Operation 4292 [1/2] (1.23ns)   --->   "%lA_load_102 = load float* %lA_addr_103, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4292 'load' 'lA_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_886 : Operation 4293 [1/2] (1.23ns)   --->   "%lB_load_102 = load float* %lB_addr_103, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4293 'load' 'lB_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 887 <SV = 481> <Delay = 7.01>
ST_887 : Operation 4294 [3/4] (6.43ns)   --->   "%tmp_28_100 = fadd float %tmp_27_100, %tmp_28_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4294 'fadd' 'tmp_28_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_887 : Operation 4295 [3/4] (6.43ns)   --->   "%tmp_30_100 = fadd float %tmp_29_100, %tmp_30_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4295 'fadd' 'tmp_30_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_887 : Operation 4296 [3/3] (7.01ns)   --->   "%tmp_27_101 = fmul float %lA_load_102, %lx_load_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4296 'fmul' 'tmp_27_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_887 : Operation 4297 [3/3] (7.01ns)   --->   "%tmp_29_101 = fmul float %lB_load_102, %lx_load_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4297 'fmul' 'tmp_29_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 888 <SV = 482> <Delay = 7.01>
ST_888 : Operation 4298 [2/4] (6.43ns)   --->   "%tmp_28_100 = fadd float %tmp_27_100, %tmp_28_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4298 'fadd' 'tmp_28_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_888 : Operation 4299 [2/4] (6.43ns)   --->   "%tmp_30_100 = fadd float %tmp_29_100, %tmp_30_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4299 'fadd' 'tmp_30_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_888 : Operation 4300 [2/3] (7.01ns)   --->   "%tmp_27_101 = fmul float %lA_load_102, %lx_load_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4300 'fmul' 'tmp_27_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_888 : Operation 4301 [2/3] (7.01ns)   --->   "%tmp_29_101 = fmul float %lB_load_102, %lx_load_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4301 'fmul' 'tmp_29_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 889 <SV = 483> <Delay = 7.01>
ST_889 : Operation 4302 [1/4] (6.43ns)   --->   "%tmp_28_100 = fadd float %tmp_27_100, %tmp_28_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4302 'fadd' 'tmp_28_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_889 : Operation 4303 [1/4] (6.43ns)   --->   "%tmp_30_100 = fadd float %tmp_29_100, %tmp_30_99" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4303 'fadd' 'tmp_30_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_889 : Operation 4304 [1/3] (7.01ns)   --->   "%tmp_27_101 = fmul float %lA_load_102, %lx_load_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4304 'fmul' 'tmp_27_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_889 : Operation 4305 [1/3] (7.01ns)   --->   "%tmp_29_101 = fmul float %lB_load_102, %lx_load_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4305 'fmul' 'tmp_29_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_889 : Operation 4306 [1/1] (0.00ns)   --->   "%tmp_24_102 = or i14 %tmp_18, 103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4306 'or' 'tmp_24_102' <Predicate = true> <Delay = 0.00>
ST_889 : Operation 4307 [1/1] (0.00ns)   --->   "%tmp_25_102 = zext i14 %tmp_24_102 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4307 'zext' 'tmp_25_102' <Predicate = true> <Delay = 0.00>
ST_889 : Operation 4308 [1/1] (0.00ns)   --->   "%lA_addr_104 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4308 'getelementptr' 'lA_addr_104' <Predicate = true> <Delay = 0.00>
ST_889 : Operation 4309 [2/2] (1.23ns)   --->   "%lA_load_103 = load float* %lA_addr_104, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4309 'load' 'lA_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_889 : Operation 4310 [1/1] (0.00ns)   --->   "%lB_addr_104 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4310 'getelementptr' 'lB_addr_104' <Predicate = true> <Delay = 0.00>
ST_889 : Operation 4311 [2/2] (1.23ns)   --->   "%lB_load_103 = load float* %lB_addr_104, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4311 'load' 'lB_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 890 <SV = 484> <Delay = 6.43>
ST_890 : Operation 4312 [4/4] (6.43ns)   --->   "%tmp_28_101 = fadd float %tmp_27_101, %tmp_28_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4312 'fadd' 'tmp_28_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_890 : Operation 4313 [4/4] (6.43ns)   --->   "%tmp_30_101 = fadd float %tmp_29_101, %tmp_30_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4313 'fadd' 'tmp_30_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_890 : Operation 4314 [1/2] (1.23ns)   --->   "%lA_load_103 = load float* %lA_addr_104, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4314 'load' 'lA_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_890 : Operation 4315 [1/2] (1.23ns)   --->   "%lB_load_103 = load float* %lB_addr_104, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4315 'load' 'lB_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 891 <SV = 485> <Delay = 7.01>
ST_891 : Operation 4316 [3/4] (6.43ns)   --->   "%tmp_28_101 = fadd float %tmp_27_101, %tmp_28_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4316 'fadd' 'tmp_28_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_891 : Operation 4317 [3/4] (6.43ns)   --->   "%tmp_30_101 = fadd float %tmp_29_101, %tmp_30_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4317 'fadd' 'tmp_30_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_891 : Operation 4318 [3/3] (7.01ns)   --->   "%tmp_27_102 = fmul float %lA_load_103, %lx_load_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4318 'fmul' 'tmp_27_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_891 : Operation 4319 [3/3] (7.01ns)   --->   "%tmp_29_102 = fmul float %lB_load_103, %lx_load_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4319 'fmul' 'tmp_29_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 892 <SV = 486> <Delay = 7.01>
ST_892 : Operation 4320 [2/4] (6.43ns)   --->   "%tmp_28_101 = fadd float %tmp_27_101, %tmp_28_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4320 'fadd' 'tmp_28_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 4321 [2/4] (6.43ns)   --->   "%tmp_30_101 = fadd float %tmp_29_101, %tmp_30_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4321 'fadd' 'tmp_30_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 4322 [2/3] (7.01ns)   --->   "%tmp_27_102 = fmul float %lA_load_103, %lx_load_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4322 'fmul' 'tmp_27_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 4323 [2/3] (7.01ns)   --->   "%tmp_29_102 = fmul float %lB_load_103, %lx_load_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4323 'fmul' 'tmp_29_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 893 <SV = 487> <Delay = 7.01>
ST_893 : Operation 4324 [1/4] (6.43ns)   --->   "%tmp_28_101 = fadd float %tmp_27_101, %tmp_28_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4324 'fadd' 'tmp_28_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_893 : Operation 4325 [1/4] (6.43ns)   --->   "%tmp_30_101 = fadd float %tmp_29_101, %tmp_30_100" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4325 'fadd' 'tmp_30_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_893 : Operation 4326 [1/3] (7.01ns)   --->   "%tmp_27_102 = fmul float %lA_load_103, %lx_load_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4326 'fmul' 'tmp_27_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_893 : Operation 4327 [1/3] (7.01ns)   --->   "%tmp_29_102 = fmul float %lB_load_103, %lx_load_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4327 'fmul' 'tmp_29_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_893 : Operation 4328 [1/1] (0.00ns)   --->   "%tmp_24_103 = or i14 %tmp_18, 104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4328 'or' 'tmp_24_103' <Predicate = true> <Delay = 0.00>
ST_893 : Operation 4329 [1/1] (0.00ns)   --->   "%tmp_25_103 = zext i14 %tmp_24_103 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4329 'zext' 'tmp_25_103' <Predicate = true> <Delay = 0.00>
ST_893 : Operation 4330 [1/1] (0.00ns)   --->   "%lA_addr_105 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4330 'getelementptr' 'lA_addr_105' <Predicate = true> <Delay = 0.00>
ST_893 : Operation 4331 [2/2] (1.23ns)   --->   "%lA_load_104 = load float* %lA_addr_105, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4331 'load' 'lA_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_893 : Operation 4332 [1/1] (0.00ns)   --->   "%lB_addr_105 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4332 'getelementptr' 'lB_addr_105' <Predicate = true> <Delay = 0.00>
ST_893 : Operation 4333 [2/2] (1.23ns)   --->   "%lB_load_104 = load float* %lB_addr_105, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4333 'load' 'lB_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 894 <SV = 488> <Delay = 6.43>
ST_894 : Operation 4334 [4/4] (6.43ns)   --->   "%tmp_28_102 = fadd float %tmp_27_102, %tmp_28_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4334 'fadd' 'tmp_28_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 4335 [4/4] (6.43ns)   --->   "%tmp_30_102 = fadd float %tmp_29_102, %tmp_30_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4335 'fadd' 'tmp_30_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 4336 [1/2] (1.23ns)   --->   "%lA_load_104 = load float* %lA_addr_105, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4336 'load' 'lA_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_894 : Operation 4337 [1/2] (1.23ns)   --->   "%lB_load_104 = load float* %lB_addr_105, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4337 'load' 'lB_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 895 <SV = 489> <Delay = 7.01>
ST_895 : Operation 4338 [3/4] (6.43ns)   --->   "%tmp_28_102 = fadd float %tmp_27_102, %tmp_28_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4338 'fadd' 'tmp_28_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_895 : Operation 4339 [3/4] (6.43ns)   --->   "%tmp_30_102 = fadd float %tmp_29_102, %tmp_30_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4339 'fadd' 'tmp_30_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_895 : Operation 4340 [3/3] (7.01ns)   --->   "%tmp_27_103 = fmul float %lA_load_104, %lx_load_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4340 'fmul' 'tmp_27_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_895 : Operation 4341 [3/3] (7.01ns)   --->   "%tmp_29_103 = fmul float %lB_load_104, %lx_load_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4341 'fmul' 'tmp_29_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 896 <SV = 490> <Delay = 7.01>
ST_896 : Operation 4342 [2/4] (6.43ns)   --->   "%tmp_28_102 = fadd float %tmp_27_102, %tmp_28_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4342 'fadd' 'tmp_28_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 4343 [2/4] (6.43ns)   --->   "%tmp_30_102 = fadd float %tmp_29_102, %tmp_30_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4343 'fadd' 'tmp_30_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 4344 [2/3] (7.01ns)   --->   "%tmp_27_103 = fmul float %lA_load_104, %lx_load_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4344 'fmul' 'tmp_27_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 4345 [2/3] (7.01ns)   --->   "%tmp_29_103 = fmul float %lB_load_104, %lx_load_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4345 'fmul' 'tmp_29_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 897 <SV = 491> <Delay = 7.01>
ST_897 : Operation 4346 [1/4] (6.43ns)   --->   "%tmp_28_102 = fadd float %tmp_27_102, %tmp_28_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4346 'fadd' 'tmp_28_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_897 : Operation 4347 [1/4] (6.43ns)   --->   "%tmp_30_102 = fadd float %tmp_29_102, %tmp_30_101" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4347 'fadd' 'tmp_30_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_897 : Operation 4348 [1/3] (7.01ns)   --->   "%tmp_27_103 = fmul float %lA_load_104, %lx_load_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4348 'fmul' 'tmp_27_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_897 : Operation 4349 [1/3] (7.01ns)   --->   "%tmp_29_103 = fmul float %lB_load_104, %lx_load_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4349 'fmul' 'tmp_29_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_897 : Operation 4350 [1/1] (0.00ns)   --->   "%tmp_24_104 = or i14 %tmp_18, 105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4350 'or' 'tmp_24_104' <Predicate = true> <Delay = 0.00>
ST_897 : Operation 4351 [1/1] (0.00ns)   --->   "%tmp_25_104 = zext i14 %tmp_24_104 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4351 'zext' 'tmp_25_104' <Predicate = true> <Delay = 0.00>
ST_897 : Operation 4352 [1/1] (0.00ns)   --->   "%lA_addr_106 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4352 'getelementptr' 'lA_addr_106' <Predicate = true> <Delay = 0.00>
ST_897 : Operation 4353 [2/2] (1.23ns)   --->   "%lA_load_105 = load float* %lA_addr_106, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4353 'load' 'lA_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_897 : Operation 4354 [1/1] (0.00ns)   --->   "%lB_addr_106 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4354 'getelementptr' 'lB_addr_106' <Predicate = true> <Delay = 0.00>
ST_897 : Operation 4355 [2/2] (1.23ns)   --->   "%lB_load_105 = load float* %lB_addr_106, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4355 'load' 'lB_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 898 <SV = 492> <Delay = 6.43>
ST_898 : Operation 4356 [4/4] (6.43ns)   --->   "%tmp_28_103 = fadd float %tmp_27_103, %tmp_28_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4356 'fadd' 'tmp_28_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_898 : Operation 4357 [4/4] (6.43ns)   --->   "%tmp_30_103 = fadd float %tmp_29_103, %tmp_30_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4357 'fadd' 'tmp_30_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_898 : Operation 4358 [1/2] (1.23ns)   --->   "%lA_load_105 = load float* %lA_addr_106, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4358 'load' 'lA_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_898 : Operation 4359 [1/2] (1.23ns)   --->   "%lB_load_105 = load float* %lB_addr_106, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4359 'load' 'lB_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 899 <SV = 493> <Delay = 7.01>
ST_899 : Operation 4360 [3/4] (6.43ns)   --->   "%tmp_28_103 = fadd float %tmp_27_103, %tmp_28_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4360 'fadd' 'tmp_28_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_899 : Operation 4361 [3/4] (6.43ns)   --->   "%tmp_30_103 = fadd float %tmp_29_103, %tmp_30_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4361 'fadd' 'tmp_30_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_899 : Operation 4362 [3/3] (7.01ns)   --->   "%tmp_27_104 = fmul float %lA_load_105, %lx_load_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4362 'fmul' 'tmp_27_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_899 : Operation 4363 [3/3] (7.01ns)   --->   "%tmp_29_104 = fmul float %lB_load_105, %lx_load_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4363 'fmul' 'tmp_29_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 900 <SV = 494> <Delay = 7.01>
ST_900 : Operation 4364 [2/4] (6.43ns)   --->   "%tmp_28_103 = fadd float %tmp_27_103, %tmp_28_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4364 'fadd' 'tmp_28_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 4365 [2/4] (6.43ns)   --->   "%tmp_30_103 = fadd float %tmp_29_103, %tmp_30_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4365 'fadd' 'tmp_30_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 4366 [2/3] (7.01ns)   --->   "%tmp_27_104 = fmul float %lA_load_105, %lx_load_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4366 'fmul' 'tmp_27_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 4367 [2/3] (7.01ns)   --->   "%tmp_29_104 = fmul float %lB_load_105, %lx_load_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4367 'fmul' 'tmp_29_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 901 <SV = 495> <Delay = 7.01>
ST_901 : Operation 4368 [1/4] (6.43ns)   --->   "%tmp_28_103 = fadd float %tmp_27_103, %tmp_28_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4368 'fadd' 'tmp_28_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_901 : Operation 4369 [1/4] (6.43ns)   --->   "%tmp_30_103 = fadd float %tmp_29_103, %tmp_30_102" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4369 'fadd' 'tmp_30_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_901 : Operation 4370 [1/3] (7.01ns)   --->   "%tmp_27_104 = fmul float %lA_load_105, %lx_load_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4370 'fmul' 'tmp_27_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_901 : Operation 4371 [1/3] (7.01ns)   --->   "%tmp_29_104 = fmul float %lB_load_105, %lx_load_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4371 'fmul' 'tmp_29_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_901 : Operation 4372 [1/1] (0.00ns)   --->   "%tmp_24_105 = or i14 %tmp_18, 106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4372 'or' 'tmp_24_105' <Predicate = true> <Delay = 0.00>
ST_901 : Operation 4373 [1/1] (0.00ns)   --->   "%tmp_25_105 = zext i14 %tmp_24_105 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4373 'zext' 'tmp_25_105' <Predicate = true> <Delay = 0.00>
ST_901 : Operation 4374 [1/1] (0.00ns)   --->   "%lA_addr_107 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4374 'getelementptr' 'lA_addr_107' <Predicate = true> <Delay = 0.00>
ST_901 : Operation 4375 [2/2] (1.23ns)   --->   "%lA_load_106 = load float* %lA_addr_107, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4375 'load' 'lA_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_901 : Operation 4376 [1/1] (0.00ns)   --->   "%lB_addr_107 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4376 'getelementptr' 'lB_addr_107' <Predicate = true> <Delay = 0.00>
ST_901 : Operation 4377 [2/2] (1.23ns)   --->   "%lB_load_106 = load float* %lB_addr_107, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4377 'load' 'lB_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 902 <SV = 496> <Delay = 6.43>
ST_902 : Operation 4378 [4/4] (6.43ns)   --->   "%tmp_28_104 = fadd float %tmp_27_104, %tmp_28_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4378 'fadd' 'tmp_28_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 4379 [4/4] (6.43ns)   --->   "%tmp_30_104 = fadd float %tmp_29_104, %tmp_30_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4379 'fadd' 'tmp_30_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 4380 [1/2] (1.23ns)   --->   "%lA_load_106 = load float* %lA_addr_107, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4380 'load' 'lA_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_902 : Operation 4381 [1/2] (1.23ns)   --->   "%lB_load_106 = load float* %lB_addr_107, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4381 'load' 'lB_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 903 <SV = 497> <Delay = 7.01>
ST_903 : Operation 4382 [3/4] (6.43ns)   --->   "%tmp_28_104 = fadd float %tmp_27_104, %tmp_28_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4382 'fadd' 'tmp_28_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_903 : Operation 4383 [3/4] (6.43ns)   --->   "%tmp_30_104 = fadd float %tmp_29_104, %tmp_30_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4383 'fadd' 'tmp_30_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_903 : Operation 4384 [3/3] (7.01ns)   --->   "%tmp_27_105 = fmul float %lA_load_106, %lx_load_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4384 'fmul' 'tmp_27_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_903 : Operation 4385 [3/3] (7.01ns)   --->   "%tmp_29_105 = fmul float %lB_load_106, %lx_load_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4385 'fmul' 'tmp_29_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 904 <SV = 498> <Delay = 7.01>
ST_904 : Operation 4386 [2/4] (6.43ns)   --->   "%tmp_28_104 = fadd float %tmp_27_104, %tmp_28_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4386 'fadd' 'tmp_28_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 4387 [2/4] (6.43ns)   --->   "%tmp_30_104 = fadd float %tmp_29_104, %tmp_30_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4387 'fadd' 'tmp_30_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 4388 [2/3] (7.01ns)   --->   "%tmp_27_105 = fmul float %lA_load_106, %lx_load_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4388 'fmul' 'tmp_27_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 4389 [2/3] (7.01ns)   --->   "%tmp_29_105 = fmul float %lB_load_106, %lx_load_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4389 'fmul' 'tmp_29_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 905 <SV = 499> <Delay = 7.01>
ST_905 : Operation 4390 [1/4] (6.43ns)   --->   "%tmp_28_104 = fadd float %tmp_27_104, %tmp_28_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4390 'fadd' 'tmp_28_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_905 : Operation 4391 [1/4] (6.43ns)   --->   "%tmp_30_104 = fadd float %tmp_29_104, %tmp_30_103" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4391 'fadd' 'tmp_30_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_905 : Operation 4392 [1/3] (7.01ns)   --->   "%tmp_27_105 = fmul float %lA_load_106, %lx_load_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4392 'fmul' 'tmp_27_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_905 : Operation 4393 [1/3] (7.01ns)   --->   "%tmp_29_105 = fmul float %lB_load_106, %lx_load_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4393 'fmul' 'tmp_29_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_905 : Operation 4394 [1/1] (0.00ns)   --->   "%tmp_24_106 = or i14 %tmp_18, 107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4394 'or' 'tmp_24_106' <Predicate = true> <Delay = 0.00>
ST_905 : Operation 4395 [1/1] (0.00ns)   --->   "%tmp_25_106 = zext i14 %tmp_24_106 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4395 'zext' 'tmp_25_106' <Predicate = true> <Delay = 0.00>
ST_905 : Operation 4396 [1/1] (0.00ns)   --->   "%lA_addr_108 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4396 'getelementptr' 'lA_addr_108' <Predicate = true> <Delay = 0.00>
ST_905 : Operation 4397 [2/2] (1.23ns)   --->   "%lA_load_107 = load float* %lA_addr_108, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4397 'load' 'lA_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_905 : Operation 4398 [1/1] (0.00ns)   --->   "%lB_addr_108 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4398 'getelementptr' 'lB_addr_108' <Predicate = true> <Delay = 0.00>
ST_905 : Operation 4399 [2/2] (1.23ns)   --->   "%lB_load_107 = load float* %lB_addr_108, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4399 'load' 'lB_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 906 <SV = 500> <Delay = 6.43>
ST_906 : Operation 4400 [4/4] (6.43ns)   --->   "%tmp_28_105 = fadd float %tmp_27_105, %tmp_28_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4400 'fadd' 'tmp_28_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 4401 [4/4] (6.43ns)   --->   "%tmp_30_105 = fadd float %tmp_29_105, %tmp_30_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4401 'fadd' 'tmp_30_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 4402 [1/2] (1.23ns)   --->   "%lA_load_107 = load float* %lA_addr_108, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4402 'load' 'lA_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_906 : Operation 4403 [1/2] (1.23ns)   --->   "%lB_load_107 = load float* %lB_addr_108, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4403 'load' 'lB_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 907 <SV = 501> <Delay = 7.01>
ST_907 : Operation 4404 [3/4] (6.43ns)   --->   "%tmp_28_105 = fadd float %tmp_27_105, %tmp_28_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4404 'fadd' 'tmp_28_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_907 : Operation 4405 [3/4] (6.43ns)   --->   "%tmp_30_105 = fadd float %tmp_29_105, %tmp_30_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4405 'fadd' 'tmp_30_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_907 : Operation 4406 [3/3] (7.01ns)   --->   "%tmp_27_106 = fmul float %lA_load_107, %lx_load_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4406 'fmul' 'tmp_27_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_907 : Operation 4407 [3/3] (7.01ns)   --->   "%tmp_29_106 = fmul float %lB_load_107, %lx_load_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4407 'fmul' 'tmp_29_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 908 <SV = 502> <Delay = 7.01>
ST_908 : Operation 4408 [2/4] (6.43ns)   --->   "%tmp_28_105 = fadd float %tmp_27_105, %tmp_28_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4408 'fadd' 'tmp_28_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 4409 [2/4] (6.43ns)   --->   "%tmp_30_105 = fadd float %tmp_29_105, %tmp_30_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4409 'fadd' 'tmp_30_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 4410 [2/3] (7.01ns)   --->   "%tmp_27_106 = fmul float %lA_load_107, %lx_load_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4410 'fmul' 'tmp_27_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 4411 [2/3] (7.01ns)   --->   "%tmp_29_106 = fmul float %lB_load_107, %lx_load_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4411 'fmul' 'tmp_29_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 909 <SV = 503> <Delay = 7.01>
ST_909 : Operation 4412 [1/4] (6.43ns)   --->   "%tmp_28_105 = fadd float %tmp_27_105, %tmp_28_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4412 'fadd' 'tmp_28_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_909 : Operation 4413 [1/4] (6.43ns)   --->   "%tmp_30_105 = fadd float %tmp_29_105, %tmp_30_104" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4413 'fadd' 'tmp_30_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_909 : Operation 4414 [1/3] (7.01ns)   --->   "%tmp_27_106 = fmul float %lA_load_107, %lx_load_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4414 'fmul' 'tmp_27_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_909 : Operation 4415 [1/3] (7.01ns)   --->   "%tmp_29_106 = fmul float %lB_load_107, %lx_load_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4415 'fmul' 'tmp_29_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_909 : Operation 4416 [1/1] (0.00ns)   --->   "%tmp_24_107 = or i14 %tmp_18, 108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4416 'or' 'tmp_24_107' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 4417 [1/1] (0.00ns)   --->   "%tmp_25_107 = zext i14 %tmp_24_107 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4417 'zext' 'tmp_25_107' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 4418 [1/1] (0.00ns)   --->   "%lA_addr_109 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4418 'getelementptr' 'lA_addr_109' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 4419 [2/2] (1.23ns)   --->   "%lA_load_108 = load float* %lA_addr_109, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4419 'load' 'lA_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_909 : Operation 4420 [1/1] (0.00ns)   --->   "%lB_addr_109 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4420 'getelementptr' 'lB_addr_109' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 4421 [2/2] (1.23ns)   --->   "%lB_load_108 = load float* %lB_addr_109, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4421 'load' 'lB_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 910 <SV = 504> <Delay = 6.43>
ST_910 : Operation 4422 [4/4] (6.43ns)   --->   "%tmp_28_106 = fadd float %tmp_27_106, %tmp_28_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4422 'fadd' 'tmp_28_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 4423 [4/4] (6.43ns)   --->   "%tmp_30_106 = fadd float %tmp_29_106, %tmp_30_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4423 'fadd' 'tmp_30_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 4424 [1/2] (1.23ns)   --->   "%lA_load_108 = load float* %lA_addr_109, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4424 'load' 'lA_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_910 : Operation 4425 [1/2] (1.23ns)   --->   "%lB_load_108 = load float* %lB_addr_109, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4425 'load' 'lB_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 911 <SV = 505> <Delay = 7.01>
ST_911 : Operation 4426 [3/4] (6.43ns)   --->   "%tmp_28_106 = fadd float %tmp_27_106, %tmp_28_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4426 'fadd' 'tmp_28_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_911 : Operation 4427 [3/4] (6.43ns)   --->   "%tmp_30_106 = fadd float %tmp_29_106, %tmp_30_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4427 'fadd' 'tmp_30_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_911 : Operation 4428 [3/3] (7.01ns)   --->   "%tmp_27_107 = fmul float %lA_load_108, %lx_load_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4428 'fmul' 'tmp_27_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_911 : Operation 4429 [3/3] (7.01ns)   --->   "%tmp_29_107 = fmul float %lB_load_108, %lx_load_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4429 'fmul' 'tmp_29_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 912 <SV = 506> <Delay = 7.01>
ST_912 : Operation 4430 [2/4] (6.43ns)   --->   "%tmp_28_106 = fadd float %tmp_27_106, %tmp_28_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4430 'fadd' 'tmp_28_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_912 : Operation 4431 [2/4] (6.43ns)   --->   "%tmp_30_106 = fadd float %tmp_29_106, %tmp_30_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4431 'fadd' 'tmp_30_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_912 : Operation 4432 [2/3] (7.01ns)   --->   "%tmp_27_107 = fmul float %lA_load_108, %lx_load_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4432 'fmul' 'tmp_27_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_912 : Operation 4433 [2/3] (7.01ns)   --->   "%tmp_29_107 = fmul float %lB_load_108, %lx_load_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4433 'fmul' 'tmp_29_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 913 <SV = 507> <Delay = 7.01>
ST_913 : Operation 4434 [1/4] (6.43ns)   --->   "%tmp_28_106 = fadd float %tmp_27_106, %tmp_28_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4434 'fadd' 'tmp_28_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_913 : Operation 4435 [1/4] (6.43ns)   --->   "%tmp_30_106 = fadd float %tmp_29_106, %tmp_30_105" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4435 'fadd' 'tmp_30_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_913 : Operation 4436 [1/3] (7.01ns)   --->   "%tmp_27_107 = fmul float %lA_load_108, %lx_load_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4436 'fmul' 'tmp_27_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_913 : Operation 4437 [1/3] (7.01ns)   --->   "%tmp_29_107 = fmul float %lB_load_108, %lx_load_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4437 'fmul' 'tmp_29_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_913 : Operation 4438 [1/1] (0.00ns)   --->   "%tmp_24_108 = or i14 %tmp_18, 109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4438 'or' 'tmp_24_108' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 4439 [1/1] (0.00ns)   --->   "%tmp_25_108 = zext i14 %tmp_24_108 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4439 'zext' 'tmp_25_108' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 4440 [1/1] (0.00ns)   --->   "%lA_addr_110 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4440 'getelementptr' 'lA_addr_110' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 4441 [2/2] (1.23ns)   --->   "%lA_load_109 = load float* %lA_addr_110, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4441 'load' 'lA_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_913 : Operation 4442 [1/1] (0.00ns)   --->   "%lB_addr_110 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4442 'getelementptr' 'lB_addr_110' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 4443 [2/2] (1.23ns)   --->   "%lB_load_109 = load float* %lB_addr_110, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4443 'load' 'lB_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 914 <SV = 508> <Delay = 6.43>
ST_914 : Operation 4444 [4/4] (6.43ns)   --->   "%tmp_28_107 = fadd float %tmp_27_107, %tmp_28_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4444 'fadd' 'tmp_28_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_914 : Operation 4445 [4/4] (6.43ns)   --->   "%tmp_30_107 = fadd float %tmp_29_107, %tmp_30_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4445 'fadd' 'tmp_30_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_914 : Operation 4446 [1/2] (1.23ns)   --->   "%lA_load_109 = load float* %lA_addr_110, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4446 'load' 'lA_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_914 : Operation 4447 [1/2] (1.23ns)   --->   "%lB_load_109 = load float* %lB_addr_110, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4447 'load' 'lB_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 915 <SV = 509> <Delay = 7.01>
ST_915 : Operation 4448 [3/4] (6.43ns)   --->   "%tmp_28_107 = fadd float %tmp_27_107, %tmp_28_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4448 'fadd' 'tmp_28_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_915 : Operation 4449 [3/4] (6.43ns)   --->   "%tmp_30_107 = fadd float %tmp_29_107, %tmp_30_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4449 'fadd' 'tmp_30_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_915 : Operation 4450 [3/3] (7.01ns)   --->   "%tmp_27_108 = fmul float %lA_load_109, %lx_load_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4450 'fmul' 'tmp_27_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_915 : Operation 4451 [3/3] (7.01ns)   --->   "%tmp_29_108 = fmul float %lB_load_109, %lx_load_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4451 'fmul' 'tmp_29_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 916 <SV = 510> <Delay = 7.01>
ST_916 : Operation 4452 [2/4] (6.43ns)   --->   "%tmp_28_107 = fadd float %tmp_27_107, %tmp_28_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4452 'fadd' 'tmp_28_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_916 : Operation 4453 [2/4] (6.43ns)   --->   "%tmp_30_107 = fadd float %tmp_29_107, %tmp_30_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4453 'fadd' 'tmp_30_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_916 : Operation 4454 [2/3] (7.01ns)   --->   "%tmp_27_108 = fmul float %lA_load_109, %lx_load_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4454 'fmul' 'tmp_27_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_916 : Operation 4455 [2/3] (7.01ns)   --->   "%tmp_29_108 = fmul float %lB_load_109, %lx_load_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4455 'fmul' 'tmp_29_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 917 <SV = 511> <Delay = 7.01>
ST_917 : Operation 4456 [1/4] (6.43ns)   --->   "%tmp_28_107 = fadd float %tmp_27_107, %tmp_28_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4456 'fadd' 'tmp_28_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_917 : Operation 4457 [1/4] (6.43ns)   --->   "%tmp_30_107 = fadd float %tmp_29_107, %tmp_30_106" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4457 'fadd' 'tmp_30_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_917 : Operation 4458 [1/3] (7.01ns)   --->   "%tmp_27_108 = fmul float %lA_load_109, %lx_load_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4458 'fmul' 'tmp_27_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_917 : Operation 4459 [1/3] (7.01ns)   --->   "%tmp_29_108 = fmul float %lB_load_109, %lx_load_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4459 'fmul' 'tmp_29_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_917 : Operation 4460 [1/1] (0.00ns)   --->   "%tmp_24_109 = or i14 %tmp_18, 110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4460 'or' 'tmp_24_109' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 4461 [1/1] (0.00ns)   --->   "%tmp_25_109 = zext i14 %tmp_24_109 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4461 'zext' 'tmp_25_109' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 4462 [1/1] (0.00ns)   --->   "%lA_addr_111 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4462 'getelementptr' 'lA_addr_111' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 4463 [2/2] (1.23ns)   --->   "%lA_load_110 = load float* %lA_addr_111, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4463 'load' 'lA_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_917 : Operation 4464 [1/1] (0.00ns)   --->   "%lB_addr_111 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4464 'getelementptr' 'lB_addr_111' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 4465 [2/2] (1.23ns)   --->   "%lB_load_110 = load float* %lB_addr_111, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4465 'load' 'lB_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 918 <SV = 512> <Delay = 6.43>
ST_918 : Operation 4466 [4/4] (6.43ns)   --->   "%tmp_28_108 = fadd float %tmp_27_108, %tmp_28_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4466 'fadd' 'tmp_28_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_918 : Operation 4467 [4/4] (6.43ns)   --->   "%tmp_30_108 = fadd float %tmp_29_108, %tmp_30_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4467 'fadd' 'tmp_30_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_918 : Operation 4468 [1/2] (1.23ns)   --->   "%lA_load_110 = load float* %lA_addr_111, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4468 'load' 'lA_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_918 : Operation 4469 [1/2] (1.23ns)   --->   "%lB_load_110 = load float* %lB_addr_111, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4469 'load' 'lB_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 919 <SV = 513> <Delay = 7.01>
ST_919 : Operation 4470 [3/4] (6.43ns)   --->   "%tmp_28_108 = fadd float %tmp_27_108, %tmp_28_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4470 'fadd' 'tmp_28_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_919 : Operation 4471 [3/4] (6.43ns)   --->   "%tmp_30_108 = fadd float %tmp_29_108, %tmp_30_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4471 'fadd' 'tmp_30_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_919 : Operation 4472 [3/3] (7.01ns)   --->   "%tmp_27_109 = fmul float %lA_load_110, %lx_load_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4472 'fmul' 'tmp_27_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_919 : Operation 4473 [3/3] (7.01ns)   --->   "%tmp_29_109 = fmul float %lB_load_110, %lx_load_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4473 'fmul' 'tmp_29_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 920 <SV = 514> <Delay = 7.01>
ST_920 : Operation 4474 [2/4] (6.43ns)   --->   "%tmp_28_108 = fadd float %tmp_27_108, %tmp_28_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4474 'fadd' 'tmp_28_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_920 : Operation 4475 [2/4] (6.43ns)   --->   "%tmp_30_108 = fadd float %tmp_29_108, %tmp_30_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4475 'fadd' 'tmp_30_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_920 : Operation 4476 [2/3] (7.01ns)   --->   "%tmp_27_109 = fmul float %lA_load_110, %lx_load_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4476 'fmul' 'tmp_27_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_920 : Operation 4477 [2/3] (7.01ns)   --->   "%tmp_29_109 = fmul float %lB_load_110, %lx_load_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4477 'fmul' 'tmp_29_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 921 <SV = 515> <Delay = 7.01>
ST_921 : Operation 4478 [1/4] (6.43ns)   --->   "%tmp_28_108 = fadd float %tmp_27_108, %tmp_28_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4478 'fadd' 'tmp_28_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_921 : Operation 4479 [1/4] (6.43ns)   --->   "%tmp_30_108 = fadd float %tmp_29_108, %tmp_30_107" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4479 'fadd' 'tmp_30_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_921 : Operation 4480 [1/3] (7.01ns)   --->   "%tmp_27_109 = fmul float %lA_load_110, %lx_load_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4480 'fmul' 'tmp_27_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_921 : Operation 4481 [1/3] (7.01ns)   --->   "%tmp_29_109 = fmul float %lB_load_110, %lx_load_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4481 'fmul' 'tmp_29_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_921 : Operation 4482 [1/1] (0.00ns)   --->   "%tmp_24_110 = or i14 %tmp_18, 111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4482 'or' 'tmp_24_110' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 4483 [1/1] (0.00ns)   --->   "%tmp_25_110 = zext i14 %tmp_24_110 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4483 'zext' 'tmp_25_110' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 4484 [1/1] (0.00ns)   --->   "%lA_addr_112 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4484 'getelementptr' 'lA_addr_112' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 4485 [2/2] (1.23ns)   --->   "%lA_load_111 = load float* %lA_addr_112, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4485 'load' 'lA_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_921 : Operation 4486 [1/1] (0.00ns)   --->   "%lB_addr_112 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4486 'getelementptr' 'lB_addr_112' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 4487 [2/2] (1.23ns)   --->   "%lB_load_111 = load float* %lB_addr_112, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4487 'load' 'lB_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 922 <SV = 516> <Delay = 6.43>
ST_922 : Operation 4488 [4/4] (6.43ns)   --->   "%tmp_28_109 = fadd float %tmp_27_109, %tmp_28_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4488 'fadd' 'tmp_28_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 4489 [4/4] (6.43ns)   --->   "%tmp_30_109 = fadd float %tmp_29_109, %tmp_30_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4489 'fadd' 'tmp_30_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 4490 [1/2] (1.23ns)   --->   "%lA_load_111 = load float* %lA_addr_112, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4490 'load' 'lA_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_922 : Operation 4491 [1/2] (1.23ns)   --->   "%lB_load_111 = load float* %lB_addr_112, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4491 'load' 'lB_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 923 <SV = 517> <Delay = 7.01>
ST_923 : Operation 4492 [3/4] (6.43ns)   --->   "%tmp_28_109 = fadd float %tmp_27_109, %tmp_28_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4492 'fadd' 'tmp_28_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_923 : Operation 4493 [3/4] (6.43ns)   --->   "%tmp_30_109 = fadd float %tmp_29_109, %tmp_30_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4493 'fadd' 'tmp_30_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_923 : Operation 4494 [3/3] (7.01ns)   --->   "%tmp_27_110 = fmul float %lA_load_111, %lx_load_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4494 'fmul' 'tmp_27_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_923 : Operation 4495 [3/3] (7.01ns)   --->   "%tmp_29_110 = fmul float %lB_load_111, %lx_load_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4495 'fmul' 'tmp_29_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 924 <SV = 518> <Delay = 7.01>
ST_924 : Operation 4496 [2/4] (6.43ns)   --->   "%tmp_28_109 = fadd float %tmp_27_109, %tmp_28_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4496 'fadd' 'tmp_28_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_924 : Operation 4497 [2/4] (6.43ns)   --->   "%tmp_30_109 = fadd float %tmp_29_109, %tmp_30_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4497 'fadd' 'tmp_30_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_924 : Operation 4498 [2/3] (7.01ns)   --->   "%tmp_27_110 = fmul float %lA_load_111, %lx_load_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4498 'fmul' 'tmp_27_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_924 : Operation 4499 [2/3] (7.01ns)   --->   "%tmp_29_110 = fmul float %lB_load_111, %lx_load_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4499 'fmul' 'tmp_29_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 925 <SV = 519> <Delay = 7.01>
ST_925 : Operation 4500 [1/4] (6.43ns)   --->   "%tmp_28_109 = fadd float %tmp_27_109, %tmp_28_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4500 'fadd' 'tmp_28_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_925 : Operation 4501 [1/4] (6.43ns)   --->   "%tmp_30_109 = fadd float %tmp_29_109, %tmp_30_108" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4501 'fadd' 'tmp_30_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_925 : Operation 4502 [1/3] (7.01ns)   --->   "%tmp_27_110 = fmul float %lA_load_111, %lx_load_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4502 'fmul' 'tmp_27_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_925 : Operation 4503 [1/3] (7.01ns)   --->   "%tmp_29_110 = fmul float %lB_load_111, %lx_load_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4503 'fmul' 'tmp_29_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_925 : Operation 4504 [1/1] (0.00ns)   --->   "%tmp_24_111 = or i14 %tmp_18, 112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4504 'or' 'tmp_24_111' <Predicate = true> <Delay = 0.00>
ST_925 : Operation 4505 [1/1] (0.00ns)   --->   "%tmp_25_111 = zext i14 %tmp_24_111 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4505 'zext' 'tmp_25_111' <Predicate = true> <Delay = 0.00>
ST_925 : Operation 4506 [1/1] (0.00ns)   --->   "%lA_addr_113 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4506 'getelementptr' 'lA_addr_113' <Predicate = true> <Delay = 0.00>
ST_925 : Operation 4507 [2/2] (1.23ns)   --->   "%lA_load_112 = load float* %lA_addr_113, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4507 'load' 'lA_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_925 : Operation 4508 [1/1] (0.00ns)   --->   "%lB_addr_113 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4508 'getelementptr' 'lB_addr_113' <Predicate = true> <Delay = 0.00>
ST_925 : Operation 4509 [2/2] (1.23ns)   --->   "%lB_load_112 = load float* %lB_addr_113, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4509 'load' 'lB_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 926 <SV = 520> <Delay = 6.43>
ST_926 : Operation 4510 [4/4] (6.43ns)   --->   "%tmp_28_110 = fadd float %tmp_27_110, %tmp_28_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4510 'fadd' 'tmp_28_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_926 : Operation 4511 [4/4] (6.43ns)   --->   "%tmp_30_110 = fadd float %tmp_29_110, %tmp_30_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4511 'fadd' 'tmp_30_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_926 : Operation 4512 [1/2] (1.23ns)   --->   "%lA_load_112 = load float* %lA_addr_113, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4512 'load' 'lA_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_926 : Operation 4513 [1/2] (1.23ns)   --->   "%lB_load_112 = load float* %lB_addr_113, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4513 'load' 'lB_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 927 <SV = 521> <Delay = 7.01>
ST_927 : Operation 4514 [3/4] (6.43ns)   --->   "%tmp_28_110 = fadd float %tmp_27_110, %tmp_28_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4514 'fadd' 'tmp_28_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_927 : Operation 4515 [3/4] (6.43ns)   --->   "%tmp_30_110 = fadd float %tmp_29_110, %tmp_30_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4515 'fadd' 'tmp_30_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_927 : Operation 4516 [3/3] (7.01ns)   --->   "%tmp_27_111 = fmul float %lA_load_112, %lx_load_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4516 'fmul' 'tmp_27_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_927 : Operation 4517 [3/3] (7.01ns)   --->   "%tmp_29_111 = fmul float %lB_load_112, %lx_load_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4517 'fmul' 'tmp_29_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 928 <SV = 522> <Delay = 7.01>
ST_928 : Operation 4518 [2/4] (6.43ns)   --->   "%tmp_28_110 = fadd float %tmp_27_110, %tmp_28_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4518 'fadd' 'tmp_28_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 4519 [2/4] (6.43ns)   --->   "%tmp_30_110 = fadd float %tmp_29_110, %tmp_30_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4519 'fadd' 'tmp_30_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 4520 [2/3] (7.01ns)   --->   "%tmp_27_111 = fmul float %lA_load_112, %lx_load_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4520 'fmul' 'tmp_27_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 4521 [2/3] (7.01ns)   --->   "%tmp_29_111 = fmul float %lB_load_112, %lx_load_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4521 'fmul' 'tmp_29_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 929 <SV = 523> <Delay = 7.01>
ST_929 : Operation 4522 [1/4] (6.43ns)   --->   "%tmp_28_110 = fadd float %tmp_27_110, %tmp_28_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4522 'fadd' 'tmp_28_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 4523 [1/4] (6.43ns)   --->   "%tmp_30_110 = fadd float %tmp_29_110, %tmp_30_109" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4523 'fadd' 'tmp_30_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 4524 [1/3] (7.01ns)   --->   "%tmp_27_111 = fmul float %lA_load_112, %lx_load_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4524 'fmul' 'tmp_27_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 4525 [1/3] (7.01ns)   --->   "%tmp_29_111 = fmul float %lB_load_112, %lx_load_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4525 'fmul' 'tmp_29_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 4526 [1/1] (0.00ns)   --->   "%tmp_24_112 = or i14 %tmp_18, 113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4526 'or' 'tmp_24_112' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 4527 [1/1] (0.00ns)   --->   "%tmp_25_112 = zext i14 %tmp_24_112 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4527 'zext' 'tmp_25_112' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 4528 [1/1] (0.00ns)   --->   "%lA_addr_114 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4528 'getelementptr' 'lA_addr_114' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 4529 [2/2] (1.23ns)   --->   "%lA_load_113 = load float* %lA_addr_114, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4529 'load' 'lA_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_929 : Operation 4530 [1/1] (0.00ns)   --->   "%lB_addr_114 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4530 'getelementptr' 'lB_addr_114' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 4531 [2/2] (1.23ns)   --->   "%lB_load_113 = load float* %lB_addr_114, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4531 'load' 'lB_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 930 <SV = 524> <Delay = 6.43>
ST_930 : Operation 4532 [4/4] (6.43ns)   --->   "%tmp_28_111 = fadd float %tmp_27_111, %tmp_28_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4532 'fadd' 'tmp_28_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 4533 [4/4] (6.43ns)   --->   "%tmp_30_111 = fadd float %tmp_29_111, %tmp_30_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4533 'fadd' 'tmp_30_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 4534 [1/2] (1.23ns)   --->   "%lA_load_113 = load float* %lA_addr_114, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4534 'load' 'lA_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_930 : Operation 4535 [1/2] (1.23ns)   --->   "%lB_load_113 = load float* %lB_addr_114, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4535 'load' 'lB_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 931 <SV = 525> <Delay = 7.01>
ST_931 : Operation 4536 [3/4] (6.43ns)   --->   "%tmp_28_111 = fadd float %tmp_27_111, %tmp_28_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4536 'fadd' 'tmp_28_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 4537 [3/4] (6.43ns)   --->   "%tmp_30_111 = fadd float %tmp_29_111, %tmp_30_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4537 'fadd' 'tmp_30_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 4538 [3/3] (7.01ns)   --->   "%tmp_27_112 = fmul float %lA_load_113, %lx_load_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4538 'fmul' 'tmp_27_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 4539 [3/3] (7.01ns)   --->   "%tmp_29_112 = fmul float %lB_load_113, %lx_load_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4539 'fmul' 'tmp_29_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 932 <SV = 526> <Delay = 7.01>
ST_932 : Operation 4540 [2/4] (6.43ns)   --->   "%tmp_28_111 = fadd float %tmp_27_111, %tmp_28_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4540 'fadd' 'tmp_28_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4541 [2/4] (6.43ns)   --->   "%tmp_30_111 = fadd float %tmp_29_111, %tmp_30_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4541 'fadd' 'tmp_30_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4542 [2/3] (7.01ns)   --->   "%tmp_27_112 = fmul float %lA_load_113, %lx_load_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4542 'fmul' 'tmp_27_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4543 [2/3] (7.01ns)   --->   "%tmp_29_112 = fmul float %lB_load_113, %lx_load_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4543 'fmul' 'tmp_29_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 933 <SV = 527> <Delay = 7.01>
ST_933 : Operation 4544 [1/4] (6.43ns)   --->   "%tmp_28_111 = fadd float %tmp_27_111, %tmp_28_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4544 'fadd' 'tmp_28_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 4545 [1/4] (6.43ns)   --->   "%tmp_30_111 = fadd float %tmp_29_111, %tmp_30_110" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4545 'fadd' 'tmp_30_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 4546 [1/3] (7.01ns)   --->   "%tmp_27_112 = fmul float %lA_load_113, %lx_load_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4546 'fmul' 'tmp_27_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 4547 [1/3] (7.01ns)   --->   "%tmp_29_112 = fmul float %lB_load_113, %lx_load_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4547 'fmul' 'tmp_29_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 4548 [1/1] (0.00ns)   --->   "%tmp_24_113 = or i14 %tmp_18, 114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4548 'or' 'tmp_24_113' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 4549 [1/1] (0.00ns)   --->   "%tmp_25_113 = zext i14 %tmp_24_113 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4549 'zext' 'tmp_25_113' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 4550 [1/1] (0.00ns)   --->   "%lA_addr_115 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4550 'getelementptr' 'lA_addr_115' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 4551 [2/2] (1.23ns)   --->   "%lA_load_114 = load float* %lA_addr_115, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4551 'load' 'lA_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_933 : Operation 4552 [1/1] (0.00ns)   --->   "%lB_addr_115 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4552 'getelementptr' 'lB_addr_115' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 4553 [2/2] (1.23ns)   --->   "%lB_load_114 = load float* %lB_addr_115, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4553 'load' 'lB_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 934 <SV = 528> <Delay = 6.43>
ST_934 : Operation 4554 [4/4] (6.43ns)   --->   "%tmp_28_112 = fadd float %tmp_27_112, %tmp_28_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4554 'fadd' 'tmp_28_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 4555 [4/4] (6.43ns)   --->   "%tmp_30_112 = fadd float %tmp_29_112, %tmp_30_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4555 'fadd' 'tmp_30_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 4556 [1/2] (1.23ns)   --->   "%lA_load_114 = load float* %lA_addr_115, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4556 'load' 'lA_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_934 : Operation 4557 [1/2] (1.23ns)   --->   "%lB_load_114 = load float* %lB_addr_115, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4557 'load' 'lB_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 935 <SV = 529> <Delay = 7.01>
ST_935 : Operation 4558 [3/4] (6.43ns)   --->   "%tmp_28_112 = fadd float %tmp_27_112, %tmp_28_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4558 'fadd' 'tmp_28_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 4559 [3/4] (6.43ns)   --->   "%tmp_30_112 = fadd float %tmp_29_112, %tmp_30_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4559 'fadd' 'tmp_30_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 4560 [3/3] (7.01ns)   --->   "%tmp_27_113 = fmul float %lA_load_114, %lx_load_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4560 'fmul' 'tmp_27_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 4561 [3/3] (7.01ns)   --->   "%tmp_29_113 = fmul float %lB_load_114, %lx_load_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4561 'fmul' 'tmp_29_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 936 <SV = 530> <Delay = 7.01>
ST_936 : Operation 4562 [2/4] (6.43ns)   --->   "%tmp_28_112 = fadd float %tmp_27_112, %tmp_28_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4562 'fadd' 'tmp_28_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 4563 [2/4] (6.43ns)   --->   "%tmp_30_112 = fadd float %tmp_29_112, %tmp_30_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4563 'fadd' 'tmp_30_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 4564 [2/3] (7.01ns)   --->   "%tmp_27_113 = fmul float %lA_load_114, %lx_load_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4564 'fmul' 'tmp_27_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 4565 [2/3] (7.01ns)   --->   "%tmp_29_113 = fmul float %lB_load_114, %lx_load_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4565 'fmul' 'tmp_29_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 937 <SV = 531> <Delay = 7.01>
ST_937 : Operation 4566 [1/4] (6.43ns)   --->   "%tmp_28_112 = fadd float %tmp_27_112, %tmp_28_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4566 'fadd' 'tmp_28_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 4567 [1/4] (6.43ns)   --->   "%tmp_30_112 = fadd float %tmp_29_112, %tmp_30_111" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4567 'fadd' 'tmp_30_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 4568 [1/3] (7.01ns)   --->   "%tmp_27_113 = fmul float %lA_load_114, %lx_load_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4568 'fmul' 'tmp_27_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 4569 [1/3] (7.01ns)   --->   "%tmp_29_113 = fmul float %lB_load_114, %lx_load_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4569 'fmul' 'tmp_29_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 4570 [1/1] (0.00ns)   --->   "%tmp_24_114 = or i14 %tmp_18, 115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4570 'or' 'tmp_24_114' <Predicate = true> <Delay = 0.00>
ST_937 : Operation 4571 [1/1] (0.00ns)   --->   "%tmp_25_114 = zext i14 %tmp_24_114 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4571 'zext' 'tmp_25_114' <Predicate = true> <Delay = 0.00>
ST_937 : Operation 4572 [1/1] (0.00ns)   --->   "%lA_addr_116 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4572 'getelementptr' 'lA_addr_116' <Predicate = true> <Delay = 0.00>
ST_937 : Operation 4573 [2/2] (1.23ns)   --->   "%lA_load_115 = load float* %lA_addr_116, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4573 'load' 'lA_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_937 : Operation 4574 [1/1] (0.00ns)   --->   "%lB_addr_116 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4574 'getelementptr' 'lB_addr_116' <Predicate = true> <Delay = 0.00>
ST_937 : Operation 4575 [2/2] (1.23ns)   --->   "%lB_load_115 = load float* %lB_addr_116, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4575 'load' 'lB_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 938 <SV = 532> <Delay = 6.43>
ST_938 : Operation 4576 [4/4] (6.43ns)   --->   "%tmp_28_113 = fadd float %tmp_27_113, %tmp_28_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4576 'fadd' 'tmp_28_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 4577 [4/4] (6.43ns)   --->   "%tmp_30_113 = fadd float %tmp_29_113, %tmp_30_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4577 'fadd' 'tmp_30_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 4578 [1/2] (1.23ns)   --->   "%lA_load_115 = load float* %lA_addr_116, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4578 'load' 'lA_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_938 : Operation 4579 [1/2] (1.23ns)   --->   "%lB_load_115 = load float* %lB_addr_116, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4579 'load' 'lB_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 939 <SV = 533> <Delay = 7.01>
ST_939 : Operation 4580 [3/4] (6.43ns)   --->   "%tmp_28_113 = fadd float %tmp_27_113, %tmp_28_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4580 'fadd' 'tmp_28_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 4581 [3/4] (6.43ns)   --->   "%tmp_30_113 = fadd float %tmp_29_113, %tmp_30_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4581 'fadd' 'tmp_30_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 4582 [3/3] (7.01ns)   --->   "%tmp_27_114 = fmul float %lA_load_115, %lx_load_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4582 'fmul' 'tmp_27_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 4583 [3/3] (7.01ns)   --->   "%tmp_29_114 = fmul float %lB_load_115, %lx_load_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4583 'fmul' 'tmp_29_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 940 <SV = 534> <Delay = 7.01>
ST_940 : Operation 4584 [2/4] (6.43ns)   --->   "%tmp_28_113 = fadd float %tmp_27_113, %tmp_28_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4584 'fadd' 'tmp_28_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_940 : Operation 4585 [2/4] (6.43ns)   --->   "%tmp_30_113 = fadd float %tmp_29_113, %tmp_30_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4585 'fadd' 'tmp_30_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_940 : Operation 4586 [2/3] (7.01ns)   --->   "%tmp_27_114 = fmul float %lA_load_115, %lx_load_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4586 'fmul' 'tmp_27_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_940 : Operation 4587 [2/3] (7.01ns)   --->   "%tmp_29_114 = fmul float %lB_load_115, %lx_load_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4587 'fmul' 'tmp_29_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 941 <SV = 535> <Delay = 7.01>
ST_941 : Operation 4588 [1/4] (6.43ns)   --->   "%tmp_28_113 = fadd float %tmp_27_113, %tmp_28_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4588 'fadd' 'tmp_28_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_941 : Operation 4589 [1/4] (6.43ns)   --->   "%tmp_30_113 = fadd float %tmp_29_113, %tmp_30_112" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4589 'fadd' 'tmp_30_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_941 : Operation 4590 [1/3] (7.01ns)   --->   "%tmp_27_114 = fmul float %lA_load_115, %lx_load_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4590 'fmul' 'tmp_27_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_941 : Operation 4591 [1/3] (7.01ns)   --->   "%tmp_29_114 = fmul float %lB_load_115, %lx_load_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4591 'fmul' 'tmp_29_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_941 : Operation 4592 [1/1] (0.00ns)   --->   "%tmp_24_115 = or i14 %tmp_18, 116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4592 'or' 'tmp_24_115' <Predicate = true> <Delay = 0.00>
ST_941 : Operation 4593 [1/1] (0.00ns)   --->   "%tmp_25_115 = zext i14 %tmp_24_115 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4593 'zext' 'tmp_25_115' <Predicate = true> <Delay = 0.00>
ST_941 : Operation 4594 [1/1] (0.00ns)   --->   "%lA_addr_117 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4594 'getelementptr' 'lA_addr_117' <Predicate = true> <Delay = 0.00>
ST_941 : Operation 4595 [2/2] (1.23ns)   --->   "%lA_load_116 = load float* %lA_addr_117, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4595 'load' 'lA_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_941 : Operation 4596 [1/1] (0.00ns)   --->   "%lB_addr_117 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4596 'getelementptr' 'lB_addr_117' <Predicate = true> <Delay = 0.00>
ST_941 : Operation 4597 [2/2] (1.23ns)   --->   "%lB_load_116 = load float* %lB_addr_117, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4597 'load' 'lB_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 942 <SV = 536> <Delay = 6.43>
ST_942 : Operation 4598 [4/4] (6.43ns)   --->   "%tmp_28_114 = fadd float %tmp_27_114, %tmp_28_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4598 'fadd' 'tmp_28_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_942 : Operation 4599 [4/4] (6.43ns)   --->   "%tmp_30_114 = fadd float %tmp_29_114, %tmp_30_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4599 'fadd' 'tmp_30_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_942 : Operation 4600 [1/2] (1.23ns)   --->   "%lA_load_116 = load float* %lA_addr_117, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4600 'load' 'lA_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_942 : Operation 4601 [1/2] (1.23ns)   --->   "%lB_load_116 = load float* %lB_addr_117, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4601 'load' 'lB_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 943 <SV = 537> <Delay = 7.01>
ST_943 : Operation 4602 [3/4] (6.43ns)   --->   "%tmp_28_114 = fadd float %tmp_27_114, %tmp_28_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4602 'fadd' 'tmp_28_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_943 : Operation 4603 [3/4] (6.43ns)   --->   "%tmp_30_114 = fadd float %tmp_29_114, %tmp_30_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4603 'fadd' 'tmp_30_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_943 : Operation 4604 [3/3] (7.01ns)   --->   "%tmp_27_115 = fmul float %lA_load_116, %lx_load_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4604 'fmul' 'tmp_27_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_943 : Operation 4605 [3/3] (7.01ns)   --->   "%tmp_29_115 = fmul float %lB_load_116, %lx_load_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4605 'fmul' 'tmp_29_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 944 <SV = 538> <Delay = 7.01>
ST_944 : Operation 4606 [2/4] (6.43ns)   --->   "%tmp_28_114 = fadd float %tmp_27_114, %tmp_28_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4606 'fadd' 'tmp_28_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_944 : Operation 4607 [2/4] (6.43ns)   --->   "%tmp_30_114 = fadd float %tmp_29_114, %tmp_30_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4607 'fadd' 'tmp_30_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_944 : Operation 4608 [2/3] (7.01ns)   --->   "%tmp_27_115 = fmul float %lA_load_116, %lx_load_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4608 'fmul' 'tmp_27_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_944 : Operation 4609 [2/3] (7.01ns)   --->   "%tmp_29_115 = fmul float %lB_load_116, %lx_load_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4609 'fmul' 'tmp_29_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 945 <SV = 539> <Delay = 7.01>
ST_945 : Operation 4610 [1/4] (6.43ns)   --->   "%tmp_28_114 = fadd float %tmp_27_114, %tmp_28_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4610 'fadd' 'tmp_28_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_945 : Operation 4611 [1/4] (6.43ns)   --->   "%tmp_30_114 = fadd float %tmp_29_114, %tmp_30_113" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4611 'fadd' 'tmp_30_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_945 : Operation 4612 [1/3] (7.01ns)   --->   "%tmp_27_115 = fmul float %lA_load_116, %lx_load_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4612 'fmul' 'tmp_27_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_945 : Operation 4613 [1/3] (7.01ns)   --->   "%tmp_29_115 = fmul float %lB_load_116, %lx_load_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4613 'fmul' 'tmp_29_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_945 : Operation 4614 [1/1] (0.00ns)   --->   "%tmp_24_116 = or i14 %tmp_18, 117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4614 'or' 'tmp_24_116' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 4615 [1/1] (0.00ns)   --->   "%tmp_25_116 = zext i14 %tmp_24_116 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4615 'zext' 'tmp_25_116' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 4616 [1/1] (0.00ns)   --->   "%lA_addr_118 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4616 'getelementptr' 'lA_addr_118' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 4617 [2/2] (1.23ns)   --->   "%lA_load_117 = load float* %lA_addr_118, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4617 'load' 'lA_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_945 : Operation 4618 [1/1] (0.00ns)   --->   "%lB_addr_118 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4618 'getelementptr' 'lB_addr_118' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 4619 [2/2] (1.23ns)   --->   "%lB_load_117 = load float* %lB_addr_118, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4619 'load' 'lB_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 946 <SV = 540> <Delay = 6.43>
ST_946 : Operation 4620 [4/4] (6.43ns)   --->   "%tmp_28_115 = fadd float %tmp_27_115, %tmp_28_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4620 'fadd' 'tmp_28_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_946 : Operation 4621 [4/4] (6.43ns)   --->   "%tmp_30_115 = fadd float %tmp_29_115, %tmp_30_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4621 'fadd' 'tmp_30_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_946 : Operation 4622 [1/2] (1.23ns)   --->   "%lA_load_117 = load float* %lA_addr_118, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4622 'load' 'lA_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_946 : Operation 4623 [1/2] (1.23ns)   --->   "%lB_load_117 = load float* %lB_addr_118, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4623 'load' 'lB_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 947 <SV = 541> <Delay = 7.01>
ST_947 : Operation 4624 [3/4] (6.43ns)   --->   "%tmp_28_115 = fadd float %tmp_27_115, %tmp_28_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4624 'fadd' 'tmp_28_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_947 : Operation 4625 [3/4] (6.43ns)   --->   "%tmp_30_115 = fadd float %tmp_29_115, %tmp_30_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4625 'fadd' 'tmp_30_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_947 : Operation 4626 [3/3] (7.01ns)   --->   "%tmp_27_116 = fmul float %lA_load_117, %lx_load_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4626 'fmul' 'tmp_27_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_947 : Operation 4627 [3/3] (7.01ns)   --->   "%tmp_29_116 = fmul float %lB_load_117, %lx_load_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4627 'fmul' 'tmp_29_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 948 <SV = 542> <Delay = 7.01>
ST_948 : Operation 4628 [2/4] (6.43ns)   --->   "%tmp_28_115 = fadd float %tmp_27_115, %tmp_28_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4628 'fadd' 'tmp_28_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_948 : Operation 4629 [2/4] (6.43ns)   --->   "%tmp_30_115 = fadd float %tmp_29_115, %tmp_30_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4629 'fadd' 'tmp_30_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_948 : Operation 4630 [2/3] (7.01ns)   --->   "%tmp_27_116 = fmul float %lA_load_117, %lx_load_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4630 'fmul' 'tmp_27_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_948 : Operation 4631 [2/3] (7.01ns)   --->   "%tmp_29_116 = fmul float %lB_load_117, %lx_load_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4631 'fmul' 'tmp_29_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 949 <SV = 543> <Delay = 7.01>
ST_949 : Operation 4632 [1/4] (6.43ns)   --->   "%tmp_28_115 = fadd float %tmp_27_115, %tmp_28_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4632 'fadd' 'tmp_28_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_949 : Operation 4633 [1/4] (6.43ns)   --->   "%tmp_30_115 = fadd float %tmp_29_115, %tmp_30_114" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4633 'fadd' 'tmp_30_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_949 : Operation 4634 [1/3] (7.01ns)   --->   "%tmp_27_116 = fmul float %lA_load_117, %lx_load_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4634 'fmul' 'tmp_27_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_949 : Operation 4635 [1/3] (7.01ns)   --->   "%tmp_29_116 = fmul float %lB_load_117, %lx_load_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4635 'fmul' 'tmp_29_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_949 : Operation 4636 [1/1] (0.00ns)   --->   "%tmp_24_117 = or i14 %tmp_18, 118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4636 'or' 'tmp_24_117' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 4637 [1/1] (0.00ns)   --->   "%tmp_25_117 = zext i14 %tmp_24_117 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4637 'zext' 'tmp_25_117' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 4638 [1/1] (0.00ns)   --->   "%lA_addr_119 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4638 'getelementptr' 'lA_addr_119' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 4639 [2/2] (1.23ns)   --->   "%lA_load_118 = load float* %lA_addr_119, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4639 'load' 'lA_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_949 : Operation 4640 [1/1] (0.00ns)   --->   "%lB_addr_119 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4640 'getelementptr' 'lB_addr_119' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 4641 [2/2] (1.23ns)   --->   "%lB_load_118 = load float* %lB_addr_119, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4641 'load' 'lB_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 950 <SV = 544> <Delay = 6.43>
ST_950 : Operation 4642 [4/4] (6.43ns)   --->   "%tmp_28_116 = fadd float %tmp_27_116, %tmp_28_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4642 'fadd' 'tmp_28_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 4643 [4/4] (6.43ns)   --->   "%tmp_30_116 = fadd float %tmp_29_116, %tmp_30_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4643 'fadd' 'tmp_30_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 4644 [1/2] (1.23ns)   --->   "%lA_load_118 = load float* %lA_addr_119, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4644 'load' 'lA_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_950 : Operation 4645 [1/2] (1.23ns)   --->   "%lB_load_118 = load float* %lB_addr_119, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4645 'load' 'lB_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 951 <SV = 545> <Delay = 7.01>
ST_951 : Operation 4646 [3/4] (6.43ns)   --->   "%tmp_28_116 = fadd float %tmp_27_116, %tmp_28_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4646 'fadd' 'tmp_28_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 4647 [3/4] (6.43ns)   --->   "%tmp_30_116 = fadd float %tmp_29_116, %tmp_30_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4647 'fadd' 'tmp_30_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 4648 [3/3] (7.01ns)   --->   "%tmp_27_117 = fmul float %lA_load_118, %lx_load_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4648 'fmul' 'tmp_27_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 4649 [3/3] (7.01ns)   --->   "%tmp_29_117 = fmul float %lB_load_118, %lx_load_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4649 'fmul' 'tmp_29_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 952 <SV = 546> <Delay = 7.01>
ST_952 : Operation 4650 [2/4] (6.43ns)   --->   "%tmp_28_116 = fadd float %tmp_27_116, %tmp_28_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4650 'fadd' 'tmp_28_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 4651 [2/4] (6.43ns)   --->   "%tmp_30_116 = fadd float %tmp_29_116, %tmp_30_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4651 'fadd' 'tmp_30_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 4652 [2/3] (7.01ns)   --->   "%tmp_27_117 = fmul float %lA_load_118, %lx_load_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4652 'fmul' 'tmp_27_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 4653 [2/3] (7.01ns)   --->   "%tmp_29_117 = fmul float %lB_load_118, %lx_load_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4653 'fmul' 'tmp_29_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 953 <SV = 547> <Delay = 7.01>
ST_953 : Operation 4654 [1/4] (6.43ns)   --->   "%tmp_28_116 = fadd float %tmp_27_116, %tmp_28_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4654 'fadd' 'tmp_28_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 4655 [1/4] (6.43ns)   --->   "%tmp_30_116 = fadd float %tmp_29_116, %tmp_30_115" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4655 'fadd' 'tmp_30_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 4656 [1/3] (7.01ns)   --->   "%tmp_27_117 = fmul float %lA_load_118, %lx_load_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4656 'fmul' 'tmp_27_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 4657 [1/3] (7.01ns)   --->   "%tmp_29_117 = fmul float %lB_load_118, %lx_load_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4657 'fmul' 'tmp_29_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 4658 [1/1] (0.00ns)   --->   "%tmp_24_118 = or i14 %tmp_18, 119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4658 'or' 'tmp_24_118' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 4659 [1/1] (0.00ns)   --->   "%tmp_25_118 = zext i14 %tmp_24_118 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4659 'zext' 'tmp_25_118' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 4660 [1/1] (0.00ns)   --->   "%lA_addr_120 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4660 'getelementptr' 'lA_addr_120' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 4661 [2/2] (1.23ns)   --->   "%lA_load_119 = load float* %lA_addr_120, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4661 'load' 'lA_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_953 : Operation 4662 [1/1] (0.00ns)   --->   "%lB_addr_120 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4662 'getelementptr' 'lB_addr_120' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 4663 [2/2] (1.23ns)   --->   "%lB_load_119 = load float* %lB_addr_120, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4663 'load' 'lB_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 954 <SV = 548> <Delay = 6.43>
ST_954 : Operation 4664 [4/4] (6.43ns)   --->   "%tmp_28_117 = fadd float %tmp_27_117, %tmp_28_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4664 'fadd' 'tmp_28_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 4665 [4/4] (6.43ns)   --->   "%tmp_30_117 = fadd float %tmp_29_117, %tmp_30_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4665 'fadd' 'tmp_30_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 4666 [1/2] (1.23ns)   --->   "%lA_load_119 = load float* %lA_addr_120, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4666 'load' 'lA_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_954 : Operation 4667 [1/2] (1.23ns)   --->   "%lB_load_119 = load float* %lB_addr_120, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4667 'load' 'lB_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 955 <SV = 549> <Delay = 7.01>
ST_955 : Operation 4668 [3/4] (6.43ns)   --->   "%tmp_28_117 = fadd float %tmp_27_117, %tmp_28_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4668 'fadd' 'tmp_28_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 4669 [3/4] (6.43ns)   --->   "%tmp_30_117 = fadd float %tmp_29_117, %tmp_30_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4669 'fadd' 'tmp_30_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 4670 [3/3] (7.01ns)   --->   "%tmp_27_118 = fmul float %lA_load_119, %lx_load_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4670 'fmul' 'tmp_27_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 4671 [3/3] (7.01ns)   --->   "%tmp_29_118 = fmul float %lB_load_119, %lx_load_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4671 'fmul' 'tmp_29_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 956 <SV = 550> <Delay = 7.01>
ST_956 : Operation 4672 [2/4] (6.43ns)   --->   "%tmp_28_117 = fadd float %tmp_27_117, %tmp_28_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4672 'fadd' 'tmp_28_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 4673 [2/4] (6.43ns)   --->   "%tmp_30_117 = fadd float %tmp_29_117, %tmp_30_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4673 'fadd' 'tmp_30_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 4674 [2/3] (7.01ns)   --->   "%tmp_27_118 = fmul float %lA_load_119, %lx_load_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4674 'fmul' 'tmp_27_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 4675 [2/3] (7.01ns)   --->   "%tmp_29_118 = fmul float %lB_load_119, %lx_load_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4675 'fmul' 'tmp_29_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 957 <SV = 551> <Delay = 7.01>
ST_957 : Operation 4676 [1/4] (6.43ns)   --->   "%tmp_28_117 = fadd float %tmp_27_117, %tmp_28_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4676 'fadd' 'tmp_28_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 4677 [1/4] (6.43ns)   --->   "%tmp_30_117 = fadd float %tmp_29_117, %tmp_30_116" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4677 'fadd' 'tmp_30_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 4678 [1/3] (7.01ns)   --->   "%tmp_27_118 = fmul float %lA_load_119, %lx_load_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4678 'fmul' 'tmp_27_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 4679 [1/3] (7.01ns)   --->   "%tmp_29_118 = fmul float %lB_load_119, %lx_load_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4679 'fmul' 'tmp_29_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 4680 [1/1] (0.00ns)   --->   "%tmp_24_119 = or i14 %tmp_18, 120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4680 'or' 'tmp_24_119' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 4681 [1/1] (0.00ns)   --->   "%tmp_25_119 = zext i14 %tmp_24_119 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4681 'zext' 'tmp_25_119' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 4682 [1/1] (0.00ns)   --->   "%lA_addr_121 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4682 'getelementptr' 'lA_addr_121' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 4683 [2/2] (1.23ns)   --->   "%lA_load_120 = load float* %lA_addr_121, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4683 'load' 'lA_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_957 : Operation 4684 [1/1] (0.00ns)   --->   "%lB_addr_121 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4684 'getelementptr' 'lB_addr_121' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 4685 [2/2] (1.23ns)   --->   "%lB_load_120 = load float* %lB_addr_121, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4685 'load' 'lB_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 958 <SV = 552> <Delay = 6.43>
ST_958 : Operation 4686 [4/4] (6.43ns)   --->   "%tmp_28_118 = fadd float %tmp_27_118, %tmp_28_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4686 'fadd' 'tmp_28_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 4687 [4/4] (6.43ns)   --->   "%tmp_30_118 = fadd float %tmp_29_118, %tmp_30_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4687 'fadd' 'tmp_30_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 4688 [1/2] (1.23ns)   --->   "%lA_load_120 = load float* %lA_addr_121, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4688 'load' 'lA_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_958 : Operation 4689 [1/2] (1.23ns)   --->   "%lB_load_120 = load float* %lB_addr_121, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4689 'load' 'lB_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 959 <SV = 553> <Delay = 7.01>
ST_959 : Operation 4690 [3/4] (6.43ns)   --->   "%tmp_28_118 = fadd float %tmp_27_118, %tmp_28_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4690 'fadd' 'tmp_28_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 4691 [3/4] (6.43ns)   --->   "%tmp_30_118 = fadd float %tmp_29_118, %tmp_30_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4691 'fadd' 'tmp_30_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 4692 [3/3] (7.01ns)   --->   "%tmp_27_119 = fmul float %lA_load_120, %lx_load_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4692 'fmul' 'tmp_27_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 4693 [3/3] (7.01ns)   --->   "%tmp_29_119 = fmul float %lB_load_120, %lx_load_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4693 'fmul' 'tmp_29_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 960 <SV = 554> <Delay = 7.01>
ST_960 : Operation 4694 [2/4] (6.43ns)   --->   "%tmp_28_118 = fadd float %tmp_27_118, %tmp_28_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4694 'fadd' 'tmp_28_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 4695 [2/4] (6.43ns)   --->   "%tmp_30_118 = fadd float %tmp_29_118, %tmp_30_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4695 'fadd' 'tmp_30_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 4696 [2/3] (7.01ns)   --->   "%tmp_27_119 = fmul float %lA_load_120, %lx_load_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4696 'fmul' 'tmp_27_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 4697 [2/3] (7.01ns)   --->   "%tmp_29_119 = fmul float %lB_load_120, %lx_load_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4697 'fmul' 'tmp_29_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 961 <SV = 555> <Delay = 7.01>
ST_961 : Operation 4698 [1/4] (6.43ns)   --->   "%tmp_28_118 = fadd float %tmp_27_118, %tmp_28_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4698 'fadd' 'tmp_28_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 4699 [1/4] (6.43ns)   --->   "%tmp_30_118 = fadd float %tmp_29_118, %tmp_30_117" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4699 'fadd' 'tmp_30_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 4700 [1/3] (7.01ns)   --->   "%tmp_27_119 = fmul float %lA_load_120, %lx_load_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4700 'fmul' 'tmp_27_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 4701 [1/3] (7.01ns)   --->   "%tmp_29_119 = fmul float %lB_load_120, %lx_load_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4701 'fmul' 'tmp_29_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 4702 [1/1] (0.00ns)   --->   "%tmp_24_120 = or i14 %tmp_18, 121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4702 'or' 'tmp_24_120' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 4703 [1/1] (0.00ns)   --->   "%tmp_25_120 = zext i14 %tmp_24_120 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4703 'zext' 'tmp_25_120' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 4704 [1/1] (0.00ns)   --->   "%lA_addr_122 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4704 'getelementptr' 'lA_addr_122' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 4705 [2/2] (1.23ns)   --->   "%lA_load_121 = load float* %lA_addr_122, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4705 'load' 'lA_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_961 : Operation 4706 [1/1] (0.00ns)   --->   "%lB_addr_122 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4706 'getelementptr' 'lB_addr_122' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 4707 [2/2] (1.23ns)   --->   "%lB_load_121 = load float* %lB_addr_122, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4707 'load' 'lB_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 962 <SV = 556> <Delay = 6.43>
ST_962 : Operation 4708 [4/4] (6.43ns)   --->   "%tmp_28_119 = fadd float %tmp_27_119, %tmp_28_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4708 'fadd' 'tmp_28_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 4709 [4/4] (6.43ns)   --->   "%tmp_30_119 = fadd float %tmp_29_119, %tmp_30_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4709 'fadd' 'tmp_30_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 4710 [1/2] (1.23ns)   --->   "%lA_load_121 = load float* %lA_addr_122, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4710 'load' 'lA_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_962 : Operation 4711 [1/2] (1.23ns)   --->   "%lB_load_121 = load float* %lB_addr_122, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4711 'load' 'lB_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 963 <SV = 557> <Delay = 7.01>
ST_963 : Operation 4712 [3/4] (6.43ns)   --->   "%tmp_28_119 = fadd float %tmp_27_119, %tmp_28_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4712 'fadd' 'tmp_28_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 4713 [3/4] (6.43ns)   --->   "%tmp_30_119 = fadd float %tmp_29_119, %tmp_30_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4713 'fadd' 'tmp_30_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 4714 [3/3] (7.01ns)   --->   "%tmp_27_120 = fmul float %lA_load_121, %lx_load_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4714 'fmul' 'tmp_27_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 4715 [3/3] (7.01ns)   --->   "%tmp_29_120 = fmul float %lB_load_121, %lx_load_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4715 'fmul' 'tmp_29_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 964 <SV = 558> <Delay = 7.01>
ST_964 : Operation 4716 [2/4] (6.43ns)   --->   "%tmp_28_119 = fadd float %tmp_27_119, %tmp_28_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4716 'fadd' 'tmp_28_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 4717 [2/4] (6.43ns)   --->   "%tmp_30_119 = fadd float %tmp_29_119, %tmp_30_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4717 'fadd' 'tmp_30_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 4718 [2/3] (7.01ns)   --->   "%tmp_27_120 = fmul float %lA_load_121, %lx_load_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4718 'fmul' 'tmp_27_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 4719 [2/3] (7.01ns)   --->   "%tmp_29_120 = fmul float %lB_load_121, %lx_load_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4719 'fmul' 'tmp_29_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 965 <SV = 559> <Delay = 7.01>
ST_965 : Operation 4720 [1/4] (6.43ns)   --->   "%tmp_28_119 = fadd float %tmp_27_119, %tmp_28_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4720 'fadd' 'tmp_28_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 4721 [1/4] (6.43ns)   --->   "%tmp_30_119 = fadd float %tmp_29_119, %tmp_30_118" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4721 'fadd' 'tmp_30_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 4722 [1/3] (7.01ns)   --->   "%tmp_27_120 = fmul float %lA_load_121, %lx_load_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4722 'fmul' 'tmp_27_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 4723 [1/3] (7.01ns)   --->   "%tmp_29_120 = fmul float %lB_load_121, %lx_load_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4723 'fmul' 'tmp_29_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 4724 [1/1] (0.00ns)   --->   "%tmp_24_121 = or i14 %tmp_18, 122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4724 'or' 'tmp_24_121' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 4725 [1/1] (0.00ns)   --->   "%tmp_25_121 = zext i14 %tmp_24_121 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4725 'zext' 'tmp_25_121' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 4726 [1/1] (0.00ns)   --->   "%lA_addr_123 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4726 'getelementptr' 'lA_addr_123' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 4727 [2/2] (1.23ns)   --->   "%lA_load_122 = load float* %lA_addr_123, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4727 'load' 'lA_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_965 : Operation 4728 [1/1] (0.00ns)   --->   "%lB_addr_123 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4728 'getelementptr' 'lB_addr_123' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 4729 [2/2] (1.23ns)   --->   "%lB_load_122 = load float* %lB_addr_123, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4729 'load' 'lB_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 966 <SV = 560> <Delay = 6.43>
ST_966 : Operation 4730 [4/4] (6.43ns)   --->   "%tmp_28_120 = fadd float %tmp_27_120, %tmp_28_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4730 'fadd' 'tmp_28_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 4731 [4/4] (6.43ns)   --->   "%tmp_30_120 = fadd float %tmp_29_120, %tmp_30_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4731 'fadd' 'tmp_30_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 4732 [1/2] (1.23ns)   --->   "%lA_load_122 = load float* %lA_addr_123, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4732 'load' 'lA_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_966 : Operation 4733 [1/2] (1.23ns)   --->   "%lB_load_122 = load float* %lB_addr_123, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4733 'load' 'lB_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 967 <SV = 561> <Delay = 7.01>
ST_967 : Operation 4734 [3/4] (6.43ns)   --->   "%tmp_28_120 = fadd float %tmp_27_120, %tmp_28_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4734 'fadd' 'tmp_28_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 4735 [3/4] (6.43ns)   --->   "%tmp_30_120 = fadd float %tmp_29_120, %tmp_30_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4735 'fadd' 'tmp_30_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 4736 [3/3] (7.01ns)   --->   "%tmp_27_121 = fmul float %lA_load_122, %lx_load_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4736 'fmul' 'tmp_27_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 4737 [3/3] (7.01ns)   --->   "%tmp_29_121 = fmul float %lB_load_122, %lx_load_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4737 'fmul' 'tmp_29_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 968 <SV = 562> <Delay = 7.01>
ST_968 : Operation 4738 [2/4] (6.43ns)   --->   "%tmp_28_120 = fadd float %tmp_27_120, %tmp_28_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4738 'fadd' 'tmp_28_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 4739 [2/4] (6.43ns)   --->   "%tmp_30_120 = fadd float %tmp_29_120, %tmp_30_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4739 'fadd' 'tmp_30_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 4740 [2/3] (7.01ns)   --->   "%tmp_27_121 = fmul float %lA_load_122, %lx_load_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4740 'fmul' 'tmp_27_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 4741 [2/3] (7.01ns)   --->   "%tmp_29_121 = fmul float %lB_load_122, %lx_load_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4741 'fmul' 'tmp_29_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 969 <SV = 563> <Delay = 7.01>
ST_969 : Operation 4742 [1/4] (6.43ns)   --->   "%tmp_28_120 = fadd float %tmp_27_120, %tmp_28_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4742 'fadd' 'tmp_28_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 4743 [1/4] (6.43ns)   --->   "%tmp_30_120 = fadd float %tmp_29_120, %tmp_30_119" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4743 'fadd' 'tmp_30_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 4744 [1/3] (7.01ns)   --->   "%tmp_27_121 = fmul float %lA_load_122, %lx_load_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4744 'fmul' 'tmp_27_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 4745 [1/3] (7.01ns)   --->   "%tmp_29_121 = fmul float %lB_load_122, %lx_load_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4745 'fmul' 'tmp_29_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 4746 [1/1] (0.00ns)   --->   "%tmp_24_122 = or i14 %tmp_18, 123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4746 'or' 'tmp_24_122' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 4747 [1/1] (0.00ns)   --->   "%tmp_25_122 = zext i14 %tmp_24_122 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4747 'zext' 'tmp_25_122' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 4748 [1/1] (0.00ns)   --->   "%lA_addr_124 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4748 'getelementptr' 'lA_addr_124' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 4749 [2/2] (1.23ns)   --->   "%lA_load_123 = load float* %lA_addr_124, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4749 'load' 'lA_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_969 : Operation 4750 [1/1] (0.00ns)   --->   "%lB_addr_124 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4750 'getelementptr' 'lB_addr_124' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 4751 [2/2] (1.23ns)   --->   "%lB_load_123 = load float* %lB_addr_124, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4751 'load' 'lB_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 970 <SV = 564> <Delay = 6.43>
ST_970 : Operation 4752 [4/4] (6.43ns)   --->   "%tmp_28_121 = fadd float %tmp_27_121, %tmp_28_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4752 'fadd' 'tmp_28_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 4753 [4/4] (6.43ns)   --->   "%tmp_30_121 = fadd float %tmp_29_121, %tmp_30_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4753 'fadd' 'tmp_30_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 4754 [1/2] (1.23ns)   --->   "%lA_load_123 = load float* %lA_addr_124, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4754 'load' 'lA_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_970 : Operation 4755 [1/2] (1.23ns)   --->   "%lB_load_123 = load float* %lB_addr_124, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4755 'load' 'lB_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 971 <SV = 565> <Delay = 7.01>
ST_971 : Operation 4756 [3/4] (6.43ns)   --->   "%tmp_28_121 = fadd float %tmp_27_121, %tmp_28_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4756 'fadd' 'tmp_28_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 4757 [3/4] (6.43ns)   --->   "%tmp_30_121 = fadd float %tmp_29_121, %tmp_30_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4757 'fadd' 'tmp_30_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 4758 [3/3] (7.01ns)   --->   "%tmp_27_122 = fmul float %lA_load_123, %lx_load_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4758 'fmul' 'tmp_27_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 4759 [3/3] (7.01ns)   --->   "%tmp_29_122 = fmul float %lB_load_123, %lx_load_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4759 'fmul' 'tmp_29_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 972 <SV = 566> <Delay = 7.01>
ST_972 : Operation 4760 [2/4] (6.43ns)   --->   "%tmp_28_121 = fadd float %tmp_27_121, %tmp_28_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4760 'fadd' 'tmp_28_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 4761 [2/4] (6.43ns)   --->   "%tmp_30_121 = fadd float %tmp_29_121, %tmp_30_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4761 'fadd' 'tmp_30_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 4762 [2/3] (7.01ns)   --->   "%tmp_27_122 = fmul float %lA_load_123, %lx_load_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4762 'fmul' 'tmp_27_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 4763 [2/3] (7.01ns)   --->   "%tmp_29_122 = fmul float %lB_load_123, %lx_load_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4763 'fmul' 'tmp_29_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 973 <SV = 567> <Delay = 7.01>
ST_973 : Operation 4764 [1/4] (6.43ns)   --->   "%tmp_28_121 = fadd float %tmp_27_121, %tmp_28_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4764 'fadd' 'tmp_28_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 4765 [1/4] (6.43ns)   --->   "%tmp_30_121 = fadd float %tmp_29_121, %tmp_30_120" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4765 'fadd' 'tmp_30_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 4766 [1/3] (7.01ns)   --->   "%tmp_27_122 = fmul float %lA_load_123, %lx_load_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4766 'fmul' 'tmp_27_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 4767 [1/3] (7.01ns)   --->   "%tmp_29_122 = fmul float %lB_load_123, %lx_load_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4767 'fmul' 'tmp_29_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 4768 [1/1] (0.00ns)   --->   "%tmp_24_123 = or i14 %tmp_18, 124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4768 'or' 'tmp_24_123' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 4769 [1/1] (0.00ns)   --->   "%tmp_25_123 = zext i14 %tmp_24_123 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4769 'zext' 'tmp_25_123' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 4770 [1/1] (0.00ns)   --->   "%lA_addr_125 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4770 'getelementptr' 'lA_addr_125' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 4771 [2/2] (1.23ns)   --->   "%lA_load_124 = load float* %lA_addr_125, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4771 'load' 'lA_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_973 : Operation 4772 [1/1] (0.00ns)   --->   "%lB_addr_125 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4772 'getelementptr' 'lB_addr_125' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 4773 [2/2] (1.23ns)   --->   "%lB_load_124 = load float* %lB_addr_125, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4773 'load' 'lB_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 974 <SV = 568> <Delay = 6.43>
ST_974 : Operation 4774 [4/4] (6.43ns)   --->   "%tmp_28_122 = fadd float %tmp_27_122, %tmp_28_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4774 'fadd' 'tmp_28_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 4775 [4/4] (6.43ns)   --->   "%tmp_30_122 = fadd float %tmp_29_122, %tmp_30_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4775 'fadd' 'tmp_30_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 4776 [1/2] (1.23ns)   --->   "%lA_load_124 = load float* %lA_addr_125, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4776 'load' 'lA_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_974 : Operation 4777 [1/2] (1.23ns)   --->   "%lB_load_124 = load float* %lB_addr_125, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4777 'load' 'lB_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 975 <SV = 569> <Delay = 7.01>
ST_975 : Operation 4778 [3/4] (6.43ns)   --->   "%tmp_28_122 = fadd float %tmp_27_122, %tmp_28_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4778 'fadd' 'tmp_28_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 4779 [3/4] (6.43ns)   --->   "%tmp_30_122 = fadd float %tmp_29_122, %tmp_30_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4779 'fadd' 'tmp_30_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 4780 [3/3] (7.01ns)   --->   "%tmp_27_123 = fmul float %lA_load_124, %lx_load_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4780 'fmul' 'tmp_27_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 4781 [3/3] (7.01ns)   --->   "%tmp_29_123 = fmul float %lB_load_124, %lx_load_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4781 'fmul' 'tmp_29_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 976 <SV = 570> <Delay = 7.01>
ST_976 : Operation 4782 [2/4] (6.43ns)   --->   "%tmp_28_122 = fadd float %tmp_27_122, %tmp_28_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4782 'fadd' 'tmp_28_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 4783 [2/4] (6.43ns)   --->   "%tmp_30_122 = fadd float %tmp_29_122, %tmp_30_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4783 'fadd' 'tmp_30_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 4784 [2/3] (7.01ns)   --->   "%tmp_27_123 = fmul float %lA_load_124, %lx_load_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4784 'fmul' 'tmp_27_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 4785 [2/3] (7.01ns)   --->   "%tmp_29_123 = fmul float %lB_load_124, %lx_load_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4785 'fmul' 'tmp_29_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 977 <SV = 571> <Delay = 7.01>
ST_977 : Operation 4786 [1/4] (6.43ns)   --->   "%tmp_28_122 = fadd float %tmp_27_122, %tmp_28_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4786 'fadd' 'tmp_28_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 4787 [1/4] (6.43ns)   --->   "%tmp_30_122 = fadd float %tmp_29_122, %tmp_30_121" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4787 'fadd' 'tmp_30_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 4788 [1/3] (7.01ns)   --->   "%tmp_27_123 = fmul float %lA_load_124, %lx_load_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4788 'fmul' 'tmp_27_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 4789 [1/3] (7.01ns)   --->   "%tmp_29_123 = fmul float %lB_load_124, %lx_load_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4789 'fmul' 'tmp_29_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 4790 [1/1] (0.00ns)   --->   "%tmp_24_124 = or i14 %tmp_18, 125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4790 'or' 'tmp_24_124' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 4791 [1/1] (0.00ns)   --->   "%tmp_25_124 = zext i14 %tmp_24_124 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4791 'zext' 'tmp_25_124' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 4792 [1/1] (0.00ns)   --->   "%lA_addr_126 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4792 'getelementptr' 'lA_addr_126' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 4793 [2/2] (1.23ns)   --->   "%lA_load_125 = load float* %lA_addr_126, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4793 'load' 'lA_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_977 : Operation 4794 [1/1] (0.00ns)   --->   "%lB_addr_126 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4794 'getelementptr' 'lB_addr_126' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 4795 [2/2] (1.23ns)   --->   "%lB_load_125 = load float* %lB_addr_126, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4795 'load' 'lB_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 978 <SV = 572> <Delay = 6.43>
ST_978 : Operation 4796 [4/4] (6.43ns)   --->   "%tmp_28_123 = fadd float %tmp_27_123, %tmp_28_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4796 'fadd' 'tmp_28_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 4797 [4/4] (6.43ns)   --->   "%tmp_30_123 = fadd float %tmp_29_123, %tmp_30_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4797 'fadd' 'tmp_30_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 4798 [1/2] (1.23ns)   --->   "%lA_load_125 = load float* %lA_addr_126, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4798 'load' 'lA_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_978 : Operation 4799 [1/2] (1.23ns)   --->   "%lB_load_125 = load float* %lB_addr_126, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4799 'load' 'lB_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 979 <SV = 573> <Delay = 7.01>
ST_979 : Operation 4800 [3/4] (6.43ns)   --->   "%tmp_28_123 = fadd float %tmp_27_123, %tmp_28_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4800 'fadd' 'tmp_28_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 4801 [3/4] (6.43ns)   --->   "%tmp_30_123 = fadd float %tmp_29_123, %tmp_30_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4801 'fadd' 'tmp_30_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 4802 [3/3] (7.01ns)   --->   "%tmp_27_124 = fmul float %lA_load_125, %lx_load_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4802 'fmul' 'tmp_27_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 4803 [3/3] (7.01ns)   --->   "%tmp_29_124 = fmul float %lB_load_125, %lx_load_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4803 'fmul' 'tmp_29_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 980 <SV = 574> <Delay = 7.01>
ST_980 : Operation 4804 [2/4] (6.43ns)   --->   "%tmp_28_123 = fadd float %tmp_27_123, %tmp_28_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4804 'fadd' 'tmp_28_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_980 : Operation 4805 [2/4] (6.43ns)   --->   "%tmp_30_123 = fadd float %tmp_29_123, %tmp_30_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4805 'fadd' 'tmp_30_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_980 : Operation 4806 [2/3] (7.01ns)   --->   "%tmp_27_124 = fmul float %lA_load_125, %lx_load_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4806 'fmul' 'tmp_27_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_980 : Operation 4807 [2/3] (7.01ns)   --->   "%tmp_29_124 = fmul float %lB_load_125, %lx_load_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4807 'fmul' 'tmp_29_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 981 <SV = 575> <Delay = 7.01>
ST_981 : Operation 4808 [1/4] (6.43ns)   --->   "%tmp_28_123 = fadd float %tmp_27_123, %tmp_28_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4808 'fadd' 'tmp_28_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_981 : Operation 4809 [1/4] (6.43ns)   --->   "%tmp_30_123 = fadd float %tmp_29_123, %tmp_30_122" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4809 'fadd' 'tmp_30_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_981 : Operation 4810 [1/3] (7.01ns)   --->   "%tmp_27_124 = fmul float %lA_load_125, %lx_load_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4810 'fmul' 'tmp_27_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_981 : Operation 4811 [1/3] (7.01ns)   --->   "%tmp_29_124 = fmul float %lB_load_125, %lx_load_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4811 'fmul' 'tmp_29_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_981 : Operation 4812 [1/1] (0.00ns)   --->   "%tmp_24_125 = or i14 %tmp_18, 126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4812 'or' 'tmp_24_125' <Predicate = true> <Delay = 0.00>
ST_981 : Operation 4813 [1/1] (0.00ns)   --->   "%tmp_25_125 = zext i14 %tmp_24_125 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4813 'zext' 'tmp_25_125' <Predicate = true> <Delay = 0.00>
ST_981 : Operation 4814 [1/1] (0.00ns)   --->   "%lA_addr_127 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4814 'getelementptr' 'lA_addr_127' <Predicate = true> <Delay = 0.00>
ST_981 : Operation 4815 [2/2] (1.23ns)   --->   "%lA_load_126 = load float* %lA_addr_127, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4815 'load' 'lA_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_981 : Operation 4816 [1/1] (0.00ns)   --->   "%lB_addr_127 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4816 'getelementptr' 'lB_addr_127' <Predicate = true> <Delay = 0.00>
ST_981 : Operation 4817 [2/2] (1.23ns)   --->   "%lB_load_126 = load float* %lB_addr_127, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4817 'load' 'lB_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_981 : Operation 4818 [1/1] (0.00ns)   --->   "%tmp_24_126 = or i14 %tmp_18, 127" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4818 'or' 'tmp_24_126' <Predicate = true> <Delay = 0.00>

State 982 <SV = 576> <Delay = 6.43>
ST_982 : Operation 4819 [4/4] (6.43ns)   --->   "%tmp_28_124 = fadd float %tmp_27_124, %tmp_28_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4819 'fadd' 'tmp_28_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_982 : Operation 4820 [4/4] (6.43ns)   --->   "%tmp_30_124 = fadd float %tmp_29_124, %tmp_30_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4820 'fadd' 'tmp_30_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_982 : Operation 4821 [1/2] (1.23ns)   --->   "%lA_load_126 = load float* %lA_addr_127, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4821 'load' 'lA_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_982 : Operation 4822 [1/2] (1.23ns)   --->   "%lB_load_126 = load float* %lB_addr_127, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4822 'load' 'lB_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 983 <SV = 577> <Delay = 7.01>
ST_983 : Operation 4823 [3/4] (6.43ns)   --->   "%tmp_28_124 = fadd float %tmp_27_124, %tmp_28_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4823 'fadd' 'tmp_28_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_983 : Operation 4824 [3/4] (6.43ns)   --->   "%tmp_30_124 = fadd float %tmp_29_124, %tmp_30_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4824 'fadd' 'tmp_30_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_983 : Operation 4825 [3/3] (7.01ns)   --->   "%tmp_27_125 = fmul float %lA_load_126, %lx_load_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4825 'fmul' 'tmp_27_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_983 : Operation 4826 [3/3] (7.01ns)   --->   "%tmp_29_125 = fmul float %lB_load_126, %lx_load_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4826 'fmul' 'tmp_29_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 984 <SV = 578> <Delay = 7.01>
ST_984 : Operation 4827 [2/4] (6.43ns)   --->   "%tmp_28_124 = fadd float %tmp_27_124, %tmp_28_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4827 'fadd' 'tmp_28_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_984 : Operation 4828 [2/4] (6.43ns)   --->   "%tmp_30_124 = fadd float %tmp_29_124, %tmp_30_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4828 'fadd' 'tmp_30_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_984 : Operation 4829 [2/3] (7.01ns)   --->   "%tmp_27_125 = fmul float %lA_load_126, %lx_load_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4829 'fmul' 'tmp_27_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_984 : Operation 4830 [2/3] (7.01ns)   --->   "%tmp_29_125 = fmul float %lB_load_126, %lx_load_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4830 'fmul' 'tmp_29_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 985 <SV = 579> <Delay = 7.01>
ST_985 : Operation 4831 [1/4] (6.43ns)   --->   "%tmp_28_124 = fadd float %tmp_27_124, %tmp_28_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4831 'fadd' 'tmp_28_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_985 : Operation 4832 [1/4] (6.43ns)   --->   "%tmp_30_124 = fadd float %tmp_29_124, %tmp_30_123" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4832 'fadd' 'tmp_30_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_985 : Operation 4833 [1/3] (7.01ns)   --->   "%tmp_27_125 = fmul float %lA_load_126, %lx_load_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4833 'fmul' 'tmp_27_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_985 : Operation 4834 [1/3] (7.01ns)   --->   "%tmp_29_125 = fmul float %lB_load_126, %lx_load_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4834 'fmul' 'tmp_29_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_985 : Operation 4835 [1/1] (0.00ns)   --->   "%tmp_25_126 = zext i14 %tmp_24_126 to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4835 'zext' 'tmp_25_126' <Predicate = true> <Delay = 0.00>
ST_985 : Operation 4836 [1/1] (0.00ns)   --->   "%lA_addr_128 = getelementptr inbounds [16384 x float]* @lA, i64 0, i64 %tmp_25_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4836 'getelementptr' 'lA_addr_128' <Predicate = true> <Delay = 0.00>
ST_985 : Operation 4837 [2/2] (1.23ns)   --->   "%lA_load_127 = load float* %lA_addr_128, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4837 'load' 'lA_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_985 : Operation 4838 [1/1] (0.00ns)   --->   "%lB_addr_128 = getelementptr inbounds [16384 x float]* @lB, i64 0, i64 %tmp_25_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4838 'getelementptr' 'lB_addr_128' <Predicate = true> <Delay = 0.00>
ST_985 : Operation 4839 [2/2] (1.23ns)   --->   "%lB_load_127 = load float* %lB_addr_128, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4839 'load' 'lB_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 986 <SV = 580> <Delay = 6.43>
ST_986 : Operation 4840 [4/4] (6.43ns)   --->   "%tmp_28_125 = fadd float %tmp_27_125, %tmp_28_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4840 'fadd' 'tmp_28_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_986 : Operation 4841 [4/4] (6.43ns)   --->   "%tmp_30_125 = fadd float %tmp_29_125, %tmp_30_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4841 'fadd' 'tmp_30_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_986 : Operation 4842 [1/2] (1.23ns)   --->   "%lA_load_127 = load float* %lA_addr_128, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4842 'load' 'lA_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_986 : Operation 4843 [1/2] (1.23ns)   --->   "%lB_load_127 = load float* %lB_addr_128, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4843 'load' 'lB_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 987 <SV = 581> <Delay = 7.01>
ST_987 : Operation 4844 [3/4] (6.43ns)   --->   "%tmp_28_125 = fadd float %tmp_27_125, %tmp_28_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4844 'fadd' 'tmp_28_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_987 : Operation 4845 [3/4] (6.43ns)   --->   "%tmp_30_125 = fadd float %tmp_29_125, %tmp_30_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4845 'fadd' 'tmp_30_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_987 : Operation 4846 [3/3] (7.01ns)   --->   "%tmp_27_126 = fmul float %lA_load_127, %lx_load_127" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4846 'fmul' 'tmp_27_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_987 : Operation 4847 [3/3] (7.01ns)   --->   "%tmp_29_126 = fmul float %lB_load_127, %lx_load_127" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4847 'fmul' 'tmp_29_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 988 <SV = 582> <Delay = 7.01>
ST_988 : Operation 4848 [2/4] (6.43ns)   --->   "%tmp_28_125 = fadd float %tmp_27_125, %tmp_28_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4848 'fadd' 'tmp_28_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_988 : Operation 4849 [2/4] (6.43ns)   --->   "%tmp_30_125 = fadd float %tmp_29_125, %tmp_30_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4849 'fadd' 'tmp_30_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_988 : Operation 4850 [2/3] (7.01ns)   --->   "%tmp_27_126 = fmul float %lA_load_127, %lx_load_127" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4850 'fmul' 'tmp_27_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_988 : Operation 4851 [2/3] (7.01ns)   --->   "%tmp_29_126 = fmul float %lB_load_127, %lx_load_127" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4851 'fmul' 'tmp_29_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 989 <SV = 583> <Delay = 7.01>
ST_989 : Operation 4852 [1/4] (6.43ns)   --->   "%tmp_28_125 = fadd float %tmp_27_125, %tmp_28_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4852 'fadd' 'tmp_28_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_989 : Operation 4853 [1/4] (6.43ns)   --->   "%tmp_30_125 = fadd float %tmp_29_125, %tmp_30_124" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4853 'fadd' 'tmp_30_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_989 : Operation 4854 [1/3] (7.01ns)   --->   "%tmp_27_126 = fmul float %lA_load_127, %lx_load_127" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4854 'fmul' 'tmp_27_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_989 : Operation 4855 [1/3] (7.01ns)   --->   "%tmp_29_126 = fmul float %lB_load_127, %lx_load_127" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4855 'fmul' 'tmp_29_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 990 <SV = 584> <Delay = 6.43>
ST_990 : Operation 4856 [4/4] (6.43ns)   --->   "%tmp_28_126 = fadd float %tmp_27_126, %tmp_28_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4856 'fadd' 'tmp_28_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_990 : Operation 4857 [4/4] (6.43ns)   --->   "%tmp_30_126 = fadd float %tmp_29_126, %tmp_30_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4857 'fadd' 'tmp_30_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 991 <SV = 585> <Delay = 6.43>
ST_991 : Operation 4858 [3/4] (6.43ns)   --->   "%tmp_28_126 = fadd float %tmp_27_126, %tmp_28_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4858 'fadd' 'tmp_28_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_991 : Operation 4859 [3/4] (6.43ns)   --->   "%tmp_30_126 = fadd float %tmp_29_126, %tmp_30_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4859 'fadd' 'tmp_30_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 992 <SV = 586> <Delay = 6.43>
ST_992 : Operation 4860 [2/4] (6.43ns)   --->   "%tmp_28_126 = fadd float %tmp_27_126, %tmp_28_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4860 'fadd' 'tmp_28_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_992 : Operation 4861 [2/4] (6.43ns)   --->   "%tmp_30_126 = fadd float %tmp_29_126, %tmp_30_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4861 'fadd' 'tmp_30_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 993 <SV = 587> <Delay = 6.43>
ST_993 : Operation 4862 [1/4] (6.43ns)   --->   "%tmp_28_126 = fadd float %tmp_27_126, %tmp_28_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4862 'fadd' 'tmp_28_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_993 : Operation 4863 [1/4] (6.43ns)   --->   "%tmp_30_126 = fadd float %tmp_29_126, %tmp_30_125" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:32]   --->   Operation 4863 'fadd' 'tmp_30_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 994 <SV = 588> <Delay = 6.43>
ST_994 : Operation 4864 [4/4] (6.43ns)   --->   "%tmp_19 = fadd float %tmp_28_126, %tmp_30_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:35]   --->   Operation 4864 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 995 <SV = 589> <Delay = 6.43>
ST_995 : Operation 4865 [3/4] (6.43ns)   --->   "%tmp_19 = fadd float %tmp_28_126, %tmp_30_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:35]   --->   Operation 4865 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 996 <SV = 590> <Delay = 6.43>
ST_996 : Operation 4866 [2/4] (6.43ns)   --->   "%tmp_19 = fadd float %tmp_28_126, %tmp_30_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:35]   --->   Operation 4866 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 997 <SV = 591> <Delay = 6.43>
ST_997 : Operation 4867 [1/4] (6.43ns)   --->   "%tmp_19 = fadd float %tmp_28_126, %tmp_30_126" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:35]   --->   Operation 4867 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 998 <SV = 592> <Delay = 1.23>
ST_998 : Operation 4868 [1/1] (0.00ns)   --->   "%tmp_17 = zext i8 %i3_0_reg2mem61_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:26]   --->   Operation 4868 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_998 : Operation 4869 [1/1] (0.00ns)   --->   "%ltmp_addr = getelementptr inbounds [128 x float]* @ltmp, i64 0, i64 %tmp_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:26]   --->   Operation 4869 'getelementptr' 'ltmp_addr' <Predicate = true> <Delay = 0.00>
ST_998 : Operation 4870 [1/1] (0.00ns)   --->   "%ly_addr = getelementptr inbounds [128 x float]* @ly, i64 0, i64 %tmp_17" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:27]   --->   Operation 4870 'getelementptr' 'ly_addr' <Predicate = true> <Delay = 0.00>
ST_998 : Operation 4871 [1/1] (1.23ns)   --->   "store float %tmp_28_126, float* %ltmp_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31]   --->   Operation 4871 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_998 : Operation 4872 [1/1] (1.23ns)   --->   "store float %tmp_19, float* %ly_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:35]   --->   Operation 4872 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_998 : Operation 4873 [1/1] (0.00ns)   --->   "br label %4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:25]   --->   Operation 4873 'br' <Predicate = true> <Delay = 0.00>

State 999 <SV = 72> <Delay = 1.23>
ST_999 : Operation 4874 [1/1] (0.00ns)   --->   "%i4_0_reg2mem57_0_i_i = phi i8 [ 0, %6 ], [ %p_reg2mem14_0_i_i, %BurstBB150 ]" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4874 'phi' 'i4_0_reg2mem57_0_i_i' <Predicate = true> <Delay = 0.00>
ST_999 : Operation 4875 [1/1] (0.84ns)   --->   "%exitcond3 = icmp eq i8 %i4_0_reg2mem57_0_i_i, -128" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4875 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 4876 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 4876 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_999 : Operation 4877 [1/1] (0.76ns)   --->   "%p_reg2mem14_0_i_i = add i8 %i4_0_reg2mem57_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4877 'add' 'p_reg2mem14_0_i_i' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 4878 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %ReqCondBB148" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4878 'br' <Predicate = true> <Delay = 0.00>
ST_999 : Operation 4879 [1/1] (0.00ns)   --->   "%tmp_20 = zext i8 %i4_0_reg2mem57_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:41]   --->   Operation 4879 'zext' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_999 : Operation 4880 [1/1] (0.00ns)   --->   "%ly_addr_1 = getelementptr inbounds [128 x float]* @ly, i64 0, i64 %tmp_20" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:41]   --->   Operation 4880 'getelementptr' 'ly_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_999 : Operation 4881 [2/2] (1.23ns)   --->   "%ly_load = load float* %ly_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:41]   --->   Operation 4881 'load' 'ly_load' <Predicate = (!exitcond3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_999 : Operation 4882 [1/1] (0.65ns)   --->   "br label %.preheader" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 4882 'br' <Predicate = (exitcond3)> <Delay = 0.65>

State 1000 <SV = 73> <Delay = 7.30>
ST_1000 : Operation 4883 [1/2] (1.23ns)   --->   "%ly_load = load float* %ly_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:41]   --->   Operation 4883 'load' 'ly_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1000 : Operation 4884 [1/1] (0.00ns)   --->   "%val19_i_i = bitcast float %ly_load to i32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:41]   --->   Operation 4884 'bitcast' 'val19_i_i' <Predicate = true> <Delay = 0.00>
ST_1000 : Operation 4885 [1/1] (0.84ns)   --->   "%tmp_35 = icmp eq i8 %i4_0_reg2mem57_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4885 'icmp' 'tmp_35' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 4886 [1/1] (0.00ns)   --->   "br i1 %tmp_35, label %ReqBB149, label %BurstBB147" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4886 'br' <Predicate = true> <Delay = 0.00>
ST_1000 : Operation 4887 [1/1] (7.30ns)   --->   "%gmem_addr_8_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 128)" [gesummv_compute_unit:58]   --->   Operation 4887 'writereq' 'gmem_addr_8_wr_req' <Predicate = (tmp_35)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1000 : Operation 4888 [1/1] (0.00ns)   --->   "br label %BurstBB147"   --->   Operation 4888 'br' <Predicate = (tmp_35)> <Delay = 0.00>

State 1001 <SV = 74> <Delay = 7.30>
ST_1001 : Operation 4889 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 %val19_i_i, i4 -1)" [gesummv_compute_unit:58]   --->   Operation 4889 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1001 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_reg2mem14_0_i_i, i32 7)" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4890 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1001 : Operation 4891 [1/1] (0.76ns)   --->   "%tmp_37 = add i8 %i4_0_reg2mem57_0_i_i, -127" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4891 'add' 'tmp_37' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_38 = select i1 %tmp_36, i8 %tmp_37, i8 %p_reg2mem14_0_i_i" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4892 'select' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1001 : Operation 4893 [1/1] (0.84ns) (out node of the LUT)   --->   "%tmp_39 = icmp eq i8 %tmp_38, 0" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4893 'icmp' 'tmp_39' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 4894 [1/1] (0.00ns)   --->   "br i1 %tmp_39, label %RespBB, label %BurstBB150" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 4894 'br' <Predicate = true> <Delay = 0.00>

State 1002 <SV = 75> <Delay = 7.30>
ST_1002 : Operation 4895 [132/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4895 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1003 <SV = 76> <Delay = 7.30>
ST_1003 : Operation 4896 [131/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4896 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1004 <SV = 77> <Delay = 7.30>
ST_1004 : Operation 4897 [130/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4897 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1005 <SV = 78> <Delay = 7.30>
ST_1005 : Operation 4898 [129/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4898 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1006 <SV = 79> <Delay = 7.30>
ST_1006 : Operation 4899 [128/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4899 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1007 <SV = 80> <Delay = 7.30>
ST_1007 : Operation 4900 [127/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4900 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1008 <SV = 81> <Delay = 7.30>
ST_1008 : Operation 4901 [126/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4901 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1009 <SV = 82> <Delay = 7.30>
ST_1009 : Operation 4902 [125/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4902 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1010 <SV = 83> <Delay = 7.30>
ST_1010 : Operation 4903 [124/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4903 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1011 <SV = 84> <Delay = 7.30>
ST_1011 : Operation 4904 [123/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4904 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1012 <SV = 85> <Delay = 7.30>
ST_1012 : Operation 4905 [122/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4905 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1013 <SV = 86> <Delay = 7.30>
ST_1013 : Operation 4906 [121/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4906 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1014 <SV = 87> <Delay = 7.30>
ST_1014 : Operation 4907 [120/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4907 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1015 <SV = 88> <Delay = 7.30>
ST_1015 : Operation 4908 [119/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4908 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1016 <SV = 89> <Delay = 7.30>
ST_1016 : Operation 4909 [118/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4909 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1017 <SV = 90> <Delay = 7.30>
ST_1017 : Operation 4910 [117/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4910 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1018 <SV = 91> <Delay = 7.30>
ST_1018 : Operation 4911 [116/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4911 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1019 <SV = 92> <Delay = 7.30>
ST_1019 : Operation 4912 [115/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4912 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1020 <SV = 93> <Delay = 7.30>
ST_1020 : Operation 4913 [114/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4913 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1021 <SV = 94> <Delay = 7.30>
ST_1021 : Operation 4914 [113/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4914 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1022 <SV = 95> <Delay = 7.30>
ST_1022 : Operation 4915 [112/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4915 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1023 <SV = 96> <Delay = 7.30>
ST_1023 : Operation 4916 [111/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4916 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1024 <SV = 97> <Delay = 7.30>
ST_1024 : Operation 4917 [110/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4917 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1025 <SV = 98> <Delay = 7.30>
ST_1025 : Operation 4918 [109/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4918 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1026 <SV = 99> <Delay = 7.30>
ST_1026 : Operation 4919 [108/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4919 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1027 <SV = 100> <Delay = 7.30>
ST_1027 : Operation 4920 [107/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4920 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1028 <SV = 101> <Delay = 7.30>
ST_1028 : Operation 4921 [106/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4921 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1029 <SV = 102> <Delay = 7.30>
ST_1029 : Operation 4922 [105/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4922 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1030 <SV = 103> <Delay = 7.30>
ST_1030 : Operation 4923 [104/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4923 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1031 <SV = 104> <Delay = 7.30>
ST_1031 : Operation 4924 [103/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4924 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1032 <SV = 105> <Delay = 7.30>
ST_1032 : Operation 4925 [102/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4925 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1033 <SV = 106> <Delay = 7.30>
ST_1033 : Operation 4926 [101/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4926 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1034 <SV = 107> <Delay = 7.30>
ST_1034 : Operation 4927 [100/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4927 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1035 <SV = 108> <Delay = 7.30>
ST_1035 : Operation 4928 [99/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4928 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1036 <SV = 109> <Delay = 7.30>
ST_1036 : Operation 4929 [98/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4929 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1037 <SV = 110> <Delay = 7.30>
ST_1037 : Operation 4930 [97/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4930 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1038 <SV = 111> <Delay = 7.30>
ST_1038 : Operation 4931 [96/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4931 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1039 <SV = 112> <Delay = 7.30>
ST_1039 : Operation 4932 [95/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4932 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1040 <SV = 113> <Delay = 7.30>
ST_1040 : Operation 4933 [94/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4933 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1041 <SV = 114> <Delay = 7.30>
ST_1041 : Operation 4934 [93/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4934 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1042 <SV = 115> <Delay = 7.30>
ST_1042 : Operation 4935 [92/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4935 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1043 <SV = 116> <Delay = 7.30>
ST_1043 : Operation 4936 [91/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4936 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1044 <SV = 117> <Delay = 7.30>
ST_1044 : Operation 4937 [90/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4937 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1045 <SV = 118> <Delay = 7.30>
ST_1045 : Operation 4938 [89/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4938 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1046 <SV = 119> <Delay = 7.30>
ST_1046 : Operation 4939 [88/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4939 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1047 <SV = 120> <Delay = 7.30>
ST_1047 : Operation 4940 [87/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4940 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1048 <SV = 121> <Delay = 7.30>
ST_1048 : Operation 4941 [86/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4941 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1049 <SV = 122> <Delay = 7.30>
ST_1049 : Operation 4942 [85/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4942 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1050 <SV = 123> <Delay = 7.30>
ST_1050 : Operation 4943 [84/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4943 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1051 <SV = 124> <Delay = 7.30>
ST_1051 : Operation 4944 [83/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4944 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1052 <SV = 125> <Delay = 7.30>
ST_1052 : Operation 4945 [82/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4945 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1053 <SV = 126> <Delay = 7.30>
ST_1053 : Operation 4946 [81/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4946 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1054 <SV = 127> <Delay = 7.30>
ST_1054 : Operation 4947 [80/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4947 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1055 <SV = 128> <Delay = 7.30>
ST_1055 : Operation 4948 [79/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4948 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1056 <SV = 129> <Delay = 7.30>
ST_1056 : Operation 4949 [78/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4949 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1057 <SV = 130> <Delay = 7.30>
ST_1057 : Operation 4950 [77/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4950 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1058 <SV = 131> <Delay = 7.30>
ST_1058 : Operation 4951 [76/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4951 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1059 <SV = 132> <Delay = 7.30>
ST_1059 : Operation 4952 [75/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4952 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1060 <SV = 133> <Delay = 7.30>
ST_1060 : Operation 4953 [74/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4953 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1061 <SV = 134> <Delay = 7.30>
ST_1061 : Operation 4954 [73/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4954 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1062 <SV = 135> <Delay = 7.30>
ST_1062 : Operation 4955 [72/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4955 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1063 <SV = 136> <Delay = 7.30>
ST_1063 : Operation 4956 [71/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4956 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1064 <SV = 137> <Delay = 7.30>
ST_1064 : Operation 4957 [70/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4957 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1065 <SV = 138> <Delay = 7.30>
ST_1065 : Operation 4958 [69/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4958 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1066 <SV = 139> <Delay = 7.30>
ST_1066 : Operation 4959 [68/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4959 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1067 <SV = 140> <Delay = 7.30>
ST_1067 : Operation 4960 [67/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4960 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1068 <SV = 141> <Delay = 7.30>
ST_1068 : Operation 4961 [66/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4961 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1069 <SV = 142> <Delay = 7.30>
ST_1069 : Operation 4962 [65/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4962 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1070 <SV = 143> <Delay = 7.30>
ST_1070 : Operation 4963 [64/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4963 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1071 <SV = 144> <Delay = 7.30>
ST_1071 : Operation 4964 [63/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4964 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1072 <SV = 145> <Delay = 7.30>
ST_1072 : Operation 4965 [62/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4965 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1073 <SV = 146> <Delay = 7.30>
ST_1073 : Operation 4966 [61/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4966 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1074 <SV = 147> <Delay = 7.30>
ST_1074 : Operation 4967 [60/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4967 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1075 <SV = 148> <Delay = 7.30>
ST_1075 : Operation 4968 [59/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4968 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1076 <SV = 149> <Delay = 7.30>
ST_1076 : Operation 4969 [58/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4969 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1077 <SV = 150> <Delay = 7.30>
ST_1077 : Operation 4970 [57/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4970 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1078 <SV = 151> <Delay = 7.30>
ST_1078 : Operation 4971 [56/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4971 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1079 <SV = 152> <Delay = 7.30>
ST_1079 : Operation 4972 [55/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4972 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1080 <SV = 153> <Delay = 7.30>
ST_1080 : Operation 4973 [54/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4973 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1081 <SV = 154> <Delay = 7.30>
ST_1081 : Operation 4974 [53/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4974 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1082 <SV = 155> <Delay = 7.30>
ST_1082 : Operation 4975 [52/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4975 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1083 <SV = 156> <Delay = 7.30>
ST_1083 : Operation 4976 [51/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4976 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1084 <SV = 157> <Delay = 7.30>
ST_1084 : Operation 4977 [50/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4977 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1085 <SV = 158> <Delay = 7.30>
ST_1085 : Operation 4978 [49/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4978 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1086 <SV = 159> <Delay = 7.30>
ST_1086 : Operation 4979 [48/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4979 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1087 <SV = 160> <Delay = 7.30>
ST_1087 : Operation 4980 [47/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4980 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1088 <SV = 161> <Delay = 7.30>
ST_1088 : Operation 4981 [46/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4981 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1089 <SV = 162> <Delay = 7.30>
ST_1089 : Operation 4982 [45/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4982 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1090 <SV = 163> <Delay = 7.30>
ST_1090 : Operation 4983 [44/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4983 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1091 <SV = 164> <Delay = 7.30>
ST_1091 : Operation 4984 [43/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4984 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1092 <SV = 165> <Delay = 7.30>
ST_1092 : Operation 4985 [42/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4985 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1093 <SV = 166> <Delay = 7.30>
ST_1093 : Operation 4986 [41/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4986 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1094 <SV = 167> <Delay = 7.30>
ST_1094 : Operation 4987 [40/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4987 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1095 <SV = 168> <Delay = 7.30>
ST_1095 : Operation 4988 [39/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4988 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1096 <SV = 169> <Delay = 7.30>
ST_1096 : Operation 4989 [38/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4989 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1097 <SV = 170> <Delay = 7.30>
ST_1097 : Operation 4990 [37/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4990 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1098 <SV = 171> <Delay = 7.30>
ST_1098 : Operation 4991 [36/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4991 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1099 <SV = 172> <Delay = 7.30>
ST_1099 : Operation 4992 [35/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4992 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1100 <SV = 173> <Delay = 7.30>
ST_1100 : Operation 4993 [34/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4993 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1101 <SV = 174> <Delay = 7.30>
ST_1101 : Operation 4994 [33/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4994 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1102 <SV = 175> <Delay = 7.30>
ST_1102 : Operation 4995 [32/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4995 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1103 <SV = 176> <Delay = 7.30>
ST_1103 : Operation 4996 [31/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4996 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1104 <SV = 177> <Delay = 7.30>
ST_1104 : Operation 4997 [30/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4997 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1105 <SV = 178> <Delay = 7.30>
ST_1105 : Operation 4998 [29/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4998 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1106 <SV = 179> <Delay = 7.30>
ST_1106 : Operation 4999 [28/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 4999 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1107 <SV = 180> <Delay = 7.30>
ST_1107 : Operation 5000 [27/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5000 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1108 <SV = 181> <Delay = 7.30>
ST_1108 : Operation 5001 [26/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5001 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1109 <SV = 182> <Delay = 7.30>
ST_1109 : Operation 5002 [25/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5002 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1110 <SV = 183> <Delay = 7.30>
ST_1110 : Operation 5003 [24/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5003 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1111 <SV = 184> <Delay = 7.30>
ST_1111 : Operation 5004 [23/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5004 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1112 <SV = 185> <Delay = 7.30>
ST_1112 : Operation 5005 [22/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5005 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1113 <SV = 186> <Delay = 7.30>
ST_1113 : Operation 5006 [21/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5006 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1114 <SV = 187> <Delay = 7.30>
ST_1114 : Operation 5007 [20/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5007 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1115 <SV = 188> <Delay = 7.30>
ST_1115 : Operation 5008 [19/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5008 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1116 <SV = 189> <Delay = 7.30>
ST_1116 : Operation 5009 [18/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5009 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1117 <SV = 190> <Delay = 7.30>
ST_1117 : Operation 5010 [17/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5010 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1118 <SV = 191> <Delay = 7.30>
ST_1118 : Operation 5011 [16/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5011 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1119 <SV = 192> <Delay = 7.30>
ST_1119 : Operation 5012 [15/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5012 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1120 <SV = 193> <Delay = 7.30>
ST_1120 : Operation 5013 [14/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5013 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1121 <SV = 194> <Delay = 7.30>
ST_1121 : Operation 5014 [13/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5014 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1122 <SV = 195> <Delay = 7.30>
ST_1122 : Operation 5015 [12/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5015 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1123 <SV = 196> <Delay = 7.30>
ST_1123 : Operation 5016 [11/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5016 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1124 <SV = 197> <Delay = 7.30>
ST_1124 : Operation 5017 [10/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5017 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1125 <SV = 198> <Delay = 7.30>
ST_1125 : Operation 5018 [9/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5018 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1126 <SV = 199> <Delay = 7.30>
ST_1126 : Operation 5019 [8/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5019 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1127 <SV = 200> <Delay = 7.30>
ST_1127 : Operation 5020 [7/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5020 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1128 <SV = 201> <Delay = 7.30>
ST_1128 : Operation 5021 [6/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5021 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1129 <SV = 202> <Delay = 7.30>
ST_1129 : Operation 5022 [5/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5022 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1130 <SV = 203> <Delay = 7.30>
ST_1130 : Operation 5023 [4/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5023 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1131 <SV = 204> <Delay = 7.30>
ST_1131 : Operation 5024 [3/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5024 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1132 <SV = 205> <Delay = 7.30>
ST_1132 : Operation 5025 [2/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5025 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1133 <SV = 206> <Delay = 7.30>
ST_1133 : Operation 5026 [1/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [gesummv_compute_unit:58]   --->   Operation 5026 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = (tmp_39)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1133 : Operation 5027 [1/1] (0.00ns)   --->   "br label %BurstBB150"   --->   Operation 5027 'br' <Predicate = (tmp_39)> <Delay = 0.00>
ST_1133 : Operation 5028 [1/1] (0.00ns)   --->   "br label %7" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40]   --->   Operation 5028 'br' <Predicate = true> <Delay = 0.00>

State 1134 <SV = 73> <Delay = 1.23>
ST_1134 : Operation 5029 [1/1] (0.00ns)   --->   "%i5_0_reg2mem55_0_i_i = phi i8 [ %p_reg2mem_0_i_i, %BurstBB154 ], [ 0, %.preheader.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5029 'phi' 'i5_0_reg2mem55_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1134 : Operation 5030 [1/1] (0.84ns)   --->   "%exitcond = icmp eq i8 %i5_0_reg2mem55_0_i_i, -128" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5030 'icmp' 'exitcond' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1134 : Operation 5031 [1/1] (0.76ns)   --->   "%p_reg2mem_0_i_i = add i8 %i5_0_reg2mem55_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5031 'add' 'p_reg2mem_0_i_i' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1134 : Operation 5032 [1/1] (0.00ns)   --->   "%8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 5032 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_1134 : Operation 5033 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %ReqCondBB152" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5033 'br' <Predicate = true> <Delay = 0.00>
ST_1134 : Operation 5034 [1/1] (0.00ns)   --->   "%tmp_23 = zext i8 %i5_0_reg2mem55_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:43]   --->   Operation 5034 'zext' 'tmp_23' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1134 : Operation 5035 [1/1] (0.00ns)   --->   "%ltmp_addr_1 = getelementptr inbounds [128 x float]* @ltmp, i64 0, i64 %tmp_23" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:43]   --->   Operation 5035 'getelementptr' 'ltmp_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1134 : Operation 5036 [2/2] (1.23ns)   --->   "%ltmp_load = load float* %ltmp_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:43]   --->   Operation 5036 'load' 'ltmp_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1134 : Operation 5037 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 5037 'write' <Predicate = (exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1134 : Operation 5038 [1/1] (0.00ns)   --->   "%p0_count_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p0_count) nounwind"   --->   Operation 5038 'read' 'p0_count_read_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_1134 : Operation 5039 [1/1] (0.00ns)   --->   "%tmp_40 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p0_count_read_1, i32 4, i32 31)"   --->   Operation 5039 'partselect' 'tmp_40' <Predicate = (exitcond)> <Delay = 0.00>
ST_1134 : Operation 5040 [1/1] (1.01ns)   --->   "%icmp1 = icmp eq i28 %tmp_40, 0"   --->   Operation 5040 'icmp' 'icmp1' <Predicate = (exitcond)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1134 : Operation 5041 [1/1] (0.00ns)   --->   "br i1 %icmp1, label %10, label %for.body.i.i"   --->   Operation 5041 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 1135 <SV = 74> <Delay = 7.30>
ST_1135 : Operation 5042 [1/2] (1.23ns)   --->   "%ltmp_load = load float* %ltmp_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:43]   --->   Operation 5042 'load' 'ltmp_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1135 : Operation 5043 [1/1] (0.00ns)   --->   "%val_i_i = bitcast float %ltmp_load to i32" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:43]   --->   Operation 5043 'bitcast' 'val_i_i' <Predicate = true> <Delay = 0.00>
ST_1135 : Operation 5044 [1/1] (0.84ns)   --->   "%tmp_41 = icmp eq i8 %i5_0_reg2mem55_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5044 'icmp' 'tmp_41' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1135 : Operation 5045 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %ReqBB153, label %BurstBB151" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5045 'br' <Predicate = true> <Delay = 0.00>
ST_1135 : Operation 5046 [1/1] (7.30ns)   --->   "%gmem_addr_9_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4, i32 128)" [gesummv_compute_unit:58]   --->   Operation 5046 'writereq' 'gmem_addr_9_wr_req' <Predicate = (tmp_41)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1135 : Operation 5047 [1/1] (0.00ns)   --->   "br label %BurstBB151"   --->   Operation 5047 'br' <Predicate = (tmp_41)> <Delay = 0.00>

State 1136 <SV = 75> <Delay = 7.30>
ST_1136 : Operation 5048 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4, i32 %val_i_i, i4 -1)" [gesummv_compute_unit:58]   --->   Operation 5048 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1136 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_reg2mem_0_i_i, i32 7)" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5049 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1136 : Operation 5050 [1/1] (0.76ns)   --->   "%tmp_43 = add i8 %i5_0_reg2mem55_0_i_i, -127" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5050 'add' 'tmp_43' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1136 : Operation 5051 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_44 = select i1 %tmp_42, i8 %tmp_43, i8 %p_reg2mem_0_i_i" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5051 'select' 'tmp_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1136 : Operation 5052 [1/1] (0.84ns) (out node of the LUT)   --->   "%tmp_45 = icmp eq i8 %tmp_44, 0" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5052 'icmp' 'tmp_45' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1136 : Operation 5053 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %RespBB156, label %BurstBB154" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5053 'br' <Predicate = true> <Delay = 0.00>

State 1137 <SV = 76> <Delay = 7.30>
ST_1137 : Operation 5054 [132/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5054 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1138 <SV = 77> <Delay = 7.30>
ST_1138 : Operation 5055 [131/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5055 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1139 <SV = 78> <Delay = 7.30>
ST_1139 : Operation 5056 [130/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5056 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1140 <SV = 79> <Delay = 7.30>
ST_1140 : Operation 5057 [129/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5057 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1141 <SV = 80> <Delay = 7.30>
ST_1141 : Operation 5058 [128/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5058 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1142 <SV = 81> <Delay = 7.30>
ST_1142 : Operation 5059 [127/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5059 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1143 <SV = 82> <Delay = 7.30>
ST_1143 : Operation 5060 [126/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5060 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1144 <SV = 83> <Delay = 7.30>
ST_1144 : Operation 5061 [125/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5061 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1145 <SV = 84> <Delay = 7.30>
ST_1145 : Operation 5062 [124/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5062 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1146 <SV = 85> <Delay = 7.30>
ST_1146 : Operation 5063 [123/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5063 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1147 <SV = 86> <Delay = 7.30>
ST_1147 : Operation 5064 [122/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5064 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1148 <SV = 87> <Delay = 7.30>
ST_1148 : Operation 5065 [121/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5065 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1149 <SV = 88> <Delay = 7.30>
ST_1149 : Operation 5066 [120/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5066 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1150 <SV = 89> <Delay = 7.30>
ST_1150 : Operation 5067 [119/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5067 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1151 <SV = 90> <Delay = 7.30>
ST_1151 : Operation 5068 [118/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5068 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1152 <SV = 91> <Delay = 7.30>
ST_1152 : Operation 5069 [117/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5069 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1153 <SV = 92> <Delay = 7.30>
ST_1153 : Operation 5070 [116/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5070 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1154 <SV = 93> <Delay = 7.30>
ST_1154 : Operation 5071 [115/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5071 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1155 <SV = 94> <Delay = 7.30>
ST_1155 : Operation 5072 [114/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5072 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1156 <SV = 95> <Delay = 7.30>
ST_1156 : Operation 5073 [113/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5073 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1157 <SV = 96> <Delay = 7.30>
ST_1157 : Operation 5074 [112/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5074 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1158 <SV = 97> <Delay = 7.30>
ST_1158 : Operation 5075 [111/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5075 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1159 <SV = 98> <Delay = 7.30>
ST_1159 : Operation 5076 [110/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5076 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1160 <SV = 99> <Delay = 7.30>
ST_1160 : Operation 5077 [109/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5077 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1161 <SV = 100> <Delay = 7.30>
ST_1161 : Operation 5078 [108/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5078 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1162 <SV = 101> <Delay = 7.30>
ST_1162 : Operation 5079 [107/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5079 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1163 <SV = 102> <Delay = 7.30>
ST_1163 : Operation 5080 [106/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5080 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1164 <SV = 103> <Delay = 7.30>
ST_1164 : Operation 5081 [105/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5081 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1165 <SV = 104> <Delay = 7.30>
ST_1165 : Operation 5082 [104/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5082 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1166 <SV = 105> <Delay = 7.30>
ST_1166 : Operation 5083 [103/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5083 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1167 <SV = 106> <Delay = 7.30>
ST_1167 : Operation 5084 [102/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5084 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1168 <SV = 107> <Delay = 7.30>
ST_1168 : Operation 5085 [101/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5085 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1169 <SV = 108> <Delay = 7.30>
ST_1169 : Operation 5086 [100/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5086 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1170 <SV = 109> <Delay = 7.30>
ST_1170 : Operation 5087 [99/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5087 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1171 <SV = 110> <Delay = 7.30>
ST_1171 : Operation 5088 [98/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5088 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1172 <SV = 111> <Delay = 7.30>
ST_1172 : Operation 5089 [97/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5089 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1173 <SV = 112> <Delay = 7.30>
ST_1173 : Operation 5090 [96/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5090 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1174 <SV = 113> <Delay = 7.30>
ST_1174 : Operation 5091 [95/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5091 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1175 <SV = 114> <Delay = 7.30>
ST_1175 : Operation 5092 [94/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5092 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1176 <SV = 115> <Delay = 7.30>
ST_1176 : Operation 5093 [93/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5093 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1177 <SV = 116> <Delay = 7.30>
ST_1177 : Operation 5094 [92/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5094 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1178 <SV = 117> <Delay = 7.30>
ST_1178 : Operation 5095 [91/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5095 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1179 <SV = 118> <Delay = 7.30>
ST_1179 : Operation 5096 [90/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5096 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1180 <SV = 119> <Delay = 7.30>
ST_1180 : Operation 5097 [89/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5097 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1181 <SV = 120> <Delay = 7.30>
ST_1181 : Operation 5098 [88/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5098 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1182 <SV = 121> <Delay = 7.30>
ST_1182 : Operation 5099 [87/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5099 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1183 <SV = 122> <Delay = 7.30>
ST_1183 : Operation 5100 [86/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5100 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1184 <SV = 123> <Delay = 7.30>
ST_1184 : Operation 5101 [85/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5101 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1185 <SV = 124> <Delay = 7.30>
ST_1185 : Operation 5102 [84/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5102 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1186 <SV = 125> <Delay = 7.30>
ST_1186 : Operation 5103 [83/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5103 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1187 <SV = 126> <Delay = 7.30>
ST_1187 : Operation 5104 [82/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5104 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1188 <SV = 127> <Delay = 7.30>
ST_1188 : Operation 5105 [81/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5105 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1189 <SV = 128> <Delay = 7.30>
ST_1189 : Operation 5106 [80/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5106 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1190 <SV = 129> <Delay = 7.30>
ST_1190 : Operation 5107 [79/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5107 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1191 <SV = 130> <Delay = 7.30>
ST_1191 : Operation 5108 [78/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5108 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1192 <SV = 131> <Delay = 7.30>
ST_1192 : Operation 5109 [77/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5109 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1193 <SV = 132> <Delay = 7.30>
ST_1193 : Operation 5110 [76/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5110 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1194 <SV = 133> <Delay = 7.30>
ST_1194 : Operation 5111 [75/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5111 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1195 <SV = 134> <Delay = 7.30>
ST_1195 : Operation 5112 [74/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5112 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1196 <SV = 135> <Delay = 7.30>
ST_1196 : Operation 5113 [73/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5113 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1197 <SV = 136> <Delay = 7.30>
ST_1197 : Operation 5114 [72/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5114 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1198 <SV = 137> <Delay = 7.30>
ST_1198 : Operation 5115 [71/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5115 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1199 <SV = 138> <Delay = 7.30>
ST_1199 : Operation 5116 [70/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5116 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1200 <SV = 139> <Delay = 7.30>
ST_1200 : Operation 5117 [69/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5117 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1201 <SV = 140> <Delay = 7.30>
ST_1201 : Operation 5118 [68/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5118 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1202 <SV = 141> <Delay = 7.30>
ST_1202 : Operation 5119 [67/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5119 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1203 <SV = 142> <Delay = 7.30>
ST_1203 : Operation 5120 [66/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5120 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1204 <SV = 143> <Delay = 7.30>
ST_1204 : Operation 5121 [65/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5121 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1205 <SV = 144> <Delay = 7.30>
ST_1205 : Operation 5122 [64/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5122 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1206 <SV = 145> <Delay = 7.30>
ST_1206 : Operation 5123 [63/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5123 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1207 <SV = 146> <Delay = 7.30>
ST_1207 : Operation 5124 [62/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5124 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1208 <SV = 147> <Delay = 7.30>
ST_1208 : Operation 5125 [61/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5125 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1209 <SV = 148> <Delay = 7.30>
ST_1209 : Operation 5126 [60/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5126 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1210 <SV = 149> <Delay = 7.30>
ST_1210 : Operation 5127 [59/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5127 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1211 <SV = 150> <Delay = 7.30>
ST_1211 : Operation 5128 [58/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5128 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1212 <SV = 151> <Delay = 7.30>
ST_1212 : Operation 5129 [57/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5129 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1213 <SV = 152> <Delay = 7.30>
ST_1213 : Operation 5130 [56/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5130 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1214 <SV = 153> <Delay = 7.30>
ST_1214 : Operation 5131 [55/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5131 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1215 <SV = 154> <Delay = 7.30>
ST_1215 : Operation 5132 [54/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5132 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1216 <SV = 155> <Delay = 7.30>
ST_1216 : Operation 5133 [53/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5133 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1217 <SV = 156> <Delay = 7.30>
ST_1217 : Operation 5134 [52/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5134 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1218 <SV = 157> <Delay = 7.30>
ST_1218 : Operation 5135 [51/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5135 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1219 <SV = 158> <Delay = 7.30>
ST_1219 : Operation 5136 [50/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5136 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1220 <SV = 159> <Delay = 7.30>
ST_1220 : Operation 5137 [49/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5137 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1221 <SV = 160> <Delay = 7.30>
ST_1221 : Operation 5138 [48/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5138 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1222 <SV = 161> <Delay = 7.30>
ST_1222 : Operation 5139 [47/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5139 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1223 <SV = 162> <Delay = 7.30>
ST_1223 : Operation 5140 [46/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5140 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1224 <SV = 163> <Delay = 7.30>
ST_1224 : Operation 5141 [45/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5141 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1225 <SV = 164> <Delay = 7.30>
ST_1225 : Operation 5142 [44/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5142 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1226 <SV = 165> <Delay = 7.30>
ST_1226 : Operation 5143 [43/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5143 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1227 <SV = 166> <Delay = 7.30>
ST_1227 : Operation 5144 [42/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5144 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1228 <SV = 167> <Delay = 7.30>
ST_1228 : Operation 5145 [41/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5145 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1229 <SV = 168> <Delay = 7.30>
ST_1229 : Operation 5146 [40/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5146 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1230 <SV = 169> <Delay = 7.30>
ST_1230 : Operation 5147 [39/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5147 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1231 <SV = 170> <Delay = 7.30>
ST_1231 : Operation 5148 [38/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5148 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1232 <SV = 171> <Delay = 7.30>
ST_1232 : Operation 5149 [37/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5149 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1233 <SV = 172> <Delay = 7.30>
ST_1233 : Operation 5150 [36/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5150 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1234 <SV = 173> <Delay = 7.30>
ST_1234 : Operation 5151 [35/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5151 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1235 <SV = 174> <Delay = 7.30>
ST_1235 : Operation 5152 [34/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5152 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1236 <SV = 175> <Delay = 7.30>
ST_1236 : Operation 5153 [33/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5153 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1237 <SV = 176> <Delay = 7.30>
ST_1237 : Operation 5154 [32/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5154 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1238 <SV = 177> <Delay = 7.30>
ST_1238 : Operation 5155 [31/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5155 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1239 <SV = 178> <Delay = 7.30>
ST_1239 : Operation 5156 [30/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5156 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1240 <SV = 179> <Delay = 7.30>
ST_1240 : Operation 5157 [29/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5157 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1241 <SV = 180> <Delay = 7.30>
ST_1241 : Operation 5158 [28/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5158 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1242 <SV = 181> <Delay = 7.30>
ST_1242 : Operation 5159 [27/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5159 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1243 <SV = 182> <Delay = 7.30>
ST_1243 : Operation 5160 [26/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5160 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1244 <SV = 183> <Delay = 7.30>
ST_1244 : Operation 5161 [25/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5161 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1245 <SV = 184> <Delay = 7.30>
ST_1245 : Operation 5162 [24/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5162 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1246 <SV = 185> <Delay = 7.30>
ST_1246 : Operation 5163 [23/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5163 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1247 <SV = 186> <Delay = 7.30>
ST_1247 : Operation 5164 [22/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5164 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1248 <SV = 187> <Delay = 7.30>
ST_1248 : Operation 5165 [21/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5165 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1249 <SV = 188> <Delay = 7.30>
ST_1249 : Operation 5166 [20/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5166 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1250 <SV = 189> <Delay = 7.30>
ST_1250 : Operation 5167 [19/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5167 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1251 <SV = 190> <Delay = 7.30>
ST_1251 : Operation 5168 [18/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5168 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1252 <SV = 191> <Delay = 7.30>
ST_1252 : Operation 5169 [17/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5169 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1253 <SV = 192> <Delay = 7.30>
ST_1253 : Operation 5170 [16/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5170 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1254 <SV = 193> <Delay = 7.30>
ST_1254 : Operation 5171 [15/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5171 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1255 <SV = 194> <Delay = 7.30>
ST_1255 : Operation 5172 [14/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5172 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1256 <SV = 195> <Delay = 7.30>
ST_1256 : Operation 5173 [13/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5173 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1257 <SV = 196> <Delay = 7.30>
ST_1257 : Operation 5174 [12/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5174 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1258 <SV = 197> <Delay = 7.30>
ST_1258 : Operation 5175 [11/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5175 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1259 <SV = 198> <Delay = 7.30>
ST_1259 : Operation 5176 [10/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5176 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1260 <SV = 199> <Delay = 7.30>
ST_1260 : Operation 5177 [9/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5177 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1261 <SV = 200> <Delay = 7.30>
ST_1261 : Operation 5178 [8/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5178 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1262 <SV = 201> <Delay = 7.30>
ST_1262 : Operation 5179 [7/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5179 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1263 <SV = 202> <Delay = 7.30>
ST_1263 : Operation 5180 [6/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5180 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1264 <SV = 203> <Delay = 7.30>
ST_1264 : Operation 5181 [5/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5181 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1265 <SV = 204> <Delay = 7.30>
ST_1265 : Operation 5182 [4/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5182 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1266 <SV = 205> <Delay = 7.30>
ST_1266 : Operation 5183 [3/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5183 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1267 <SV = 206> <Delay = 7.30>
ST_1267 : Operation 5184 [2/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5184 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1268 <SV = 207> <Delay = 7.30>
ST_1268 : Operation 5185 [1/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [gesummv_compute_unit:58]   --->   Operation 5185 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = (tmp_45)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1268 : Operation 5186 [1/1] (0.00ns)   --->   "br label %BurstBB154"   --->   Operation 5186 'br' <Predicate = (tmp_45)> <Delay = 0.00>
ST_1268 : Operation 5187 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42]   --->   Operation 5187 'br' <Predicate = true> <Delay = 0.00>

State 1269 <SV = 74> <Delay = 0.00>
ST_1269 : Operation 5188 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 15)"   --->   Operation 5188 'write' <Predicate = (icmp1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1269 : Operation 5189 [1/1] (0.00ns)   --->   "br label %for.body.i.i"   --->   Operation 5189 'br' <Predicate = (icmp1)> <Delay = 0.00>
ST_1269 : Operation 5190 [1/1] (0.00ns)   --->   "br label %for.header.i.i"   --->   Operation 5190 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.53ns
The critical path consists of the following:
	s_axi read on port 'local_size_x' (/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73) [36]  (1 ns)
	'mul' operation ('bound', /tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73) [61]  (4.53 ns)

 <State 2>: 5.45ns
The critical path consists of the following:
	'mul' operation ('bound4', /tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73) [64]  (5.45 ns)

 <State 3>: 1.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [67]  (0 ns)
	'add' operation ('indvar_flatten_next') [70]  (1.33 ns)

 <State 4>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_reg2mem67_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16) with incoming values : ('p_reg2mem50_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:16) [88]  (0.656 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:55) [98]  (7.3 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (gesummv_compute_unit:55) [101]  (7.3 ns)

 <State 140>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:17) of variable 'tmp_10', gesummv_compute_unit:55 on array 'lA' [104]  (1.24 ns)

 <State 141>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 142>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 143>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 144>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 145>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 147>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 148>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 150>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 151>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 152>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 153>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 155>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 156>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 157>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 158>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 159>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 160>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 161>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 162>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 163>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 164>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 165>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 166>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 167>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 168>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 169>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 170>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 171>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 172>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 181>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 182>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 183>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 184>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 185>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 186>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 187>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 188>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 189>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 190>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 191>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 192>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 193>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 194>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 195>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 196>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 197>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 198>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 199>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 200>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 201>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 202>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 203>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 204>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 205>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 206>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 207>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 208>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 209>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 210>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 211>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 212>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 213>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 214>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 215>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 216>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 217>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 218>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 219>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 220>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 221>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 222>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 223>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 224>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 225>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 226>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 227>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 228>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 229>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 230>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 231>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 232>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 233>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 234>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 235>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 236>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 237>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 238>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 239>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 240>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 241>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 242>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 243>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 244>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 245>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 246>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 247>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 248>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 249>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 250>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 251>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 252>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 253>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 254>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 255>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 256>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 257>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 258>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 259>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 260>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 261>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 262>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 263>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 264>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 265>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 266>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 267>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 268>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 269>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 270>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 271>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 272>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 273>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 274>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:56) [119]  (7.3 ns)

 <State 275>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (gesummv_compute_unit:56) [122]  (7.3 ns)

 <State 276>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:19) of variable 'tmp_12', gesummv_compute_unit:56 on array 'lB' [125]  (1.24 ns)

 <State 277>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 278>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 279>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 280>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 281>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 282>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 283>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 284>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 285>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 286>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 287>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 288>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 289>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 290>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 291>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 292>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 293>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 294>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 295>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 296>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 297>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 298>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 299>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 300>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 301>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 302>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 303>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 304>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 305>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 306>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 307>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 308>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 309>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 310>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 311>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 312>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 313>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 314>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 315>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 316>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 317>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 318>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 319>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 320>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 321>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 322>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 323>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 324>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 325>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 326>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 327>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 328>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 329>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 330>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 331>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 332>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 333>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 334>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 335>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 336>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 337>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 338>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 339>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 340>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 341>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 342>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 343>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 344>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 345>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 346>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 347>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 348>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 349>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 350>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 351>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 352>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 353>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 354>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 355>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 356>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 357>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 358>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 359>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 360>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 361>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 362>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 363>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 364>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 365>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 366>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 367>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 368>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 369>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 370>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 371>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 372>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 373>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 374>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 375>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 376>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 377>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 378>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 379>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 380>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 381>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 382>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 383>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 384>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 385>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 386>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 387>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 388>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 389>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 390>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 391>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 392>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 393>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 394>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 395>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 396>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 397>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 398>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 399>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 400>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 401>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 402>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 403>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 404>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 405>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 406>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 407>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 408>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 409>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 410>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:57) [140]  (7.3 ns)

 <State 411>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (gesummv_compute_unit:57) [143]  (7.3 ns)

 <State 412>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:21) of variable 'tmp_15', gesummv_compute_unit:57 on array 'lx' [146]  (1.24 ns)

 <State 413>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [150]  (1.24 ns)

 <State 414>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_2', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [152]  (1.24 ns)

 <State 415>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_4', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [154]  (1.24 ns)

 <State 416>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_6', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [156]  (1.24 ns)

 <State 417>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_8', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [158]  (1.24 ns)

 <State 418>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_10', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [160]  (1.24 ns)

 <State 419>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_12', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [162]  (1.24 ns)

 <State 420>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_14', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [164]  (1.24 ns)

 <State 421>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_16', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [166]  (1.24 ns)

 <State 422>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_18', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [168]  (1.24 ns)

 <State 423>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_20', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [170]  (1.24 ns)

 <State 424>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_22', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [172]  (1.24 ns)

 <State 425>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_24', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [174]  (1.24 ns)

 <State 426>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_26', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [176]  (1.24 ns)

 <State 427>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_28', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [178]  (1.24 ns)

 <State 428>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_30', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [180]  (1.24 ns)

 <State 429>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_32', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [182]  (1.24 ns)

 <State 430>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_34', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [184]  (1.24 ns)

 <State 431>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_36', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [186]  (1.24 ns)

 <State 432>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_38', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [188]  (1.24 ns)

 <State 433>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_40', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [190]  (1.24 ns)

 <State 434>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_42', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [192]  (1.24 ns)

 <State 435>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_44', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [194]  (1.24 ns)

 <State 436>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_46', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [196]  (1.24 ns)

 <State 437>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_48', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [198]  (1.24 ns)

 <State 438>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_50', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [200]  (1.24 ns)

 <State 439>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_52', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [202]  (1.24 ns)

 <State 440>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_54', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [204]  (1.24 ns)

 <State 441>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_56', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [206]  (1.24 ns)

 <State 442>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_58', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [208]  (1.24 ns)

 <State 443>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_60', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [210]  (1.24 ns)

 <State 444>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_62', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [212]  (1.24 ns)

 <State 445>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_64', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [214]  (1.24 ns)

 <State 446>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_66', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [216]  (1.24 ns)

 <State 447>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_68', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [218]  (1.24 ns)

 <State 448>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_70', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [220]  (1.24 ns)

 <State 449>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_72', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [222]  (1.24 ns)

 <State 450>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_74', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [224]  (1.24 ns)

 <State 451>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_76', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [226]  (1.24 ns)

 <State 452>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_78', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [228]  (1.24 ns)

 <State 453>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_80', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [230]  (1.24 ns)

 <State 454>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_82', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [232]  (1.24 ns)

 <State 455>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_84', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [234]  (1.24 ns)

 <State 456>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_86', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [236]  (1.24 ns)

 <State 457>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_88', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [238]  (1.24 ns)

 <State 458>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_90', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [240]  (1.24 ns)

 <State 459>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_92', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [242]  (1.24 ns)

 <State 460>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_94', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [244]  (1.24 ns)

 <State 461>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_96', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [246]  (1.24 ns)

 <State 462>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_98', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [248]  (1.24 ns)

 <State 463>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_100', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [250]  (1.24 ns)

 <State 464>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_102', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [252]  (1.24 ns)

 <State 465>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_104', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [254]  (1.24 ns)

 <State 466>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_106', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [256]  (1.24 ns)

 <State 467>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_108', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [258]  (1.24 ns)

 <State 468>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_110', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [260]  (1.24 ns)

 <State 469>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_112', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [262]  (1.24 ns)

 <State 470>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_114', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [264]  (1.24 ns)

 <State 471>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_116', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [266]  (1.24 ns)

 <State 472>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_118', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [268]  (1.24 ns)

 <State 473>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_120', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [270]  (1.24 ns)

 <State 474>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_122', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [272]  (1.24 ns)

 <State 475>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_124', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [274]  (1.24 ns)

 <State 476>: 1.24ns
The critical path consists of the following:
	'load' operation ('lx_load_126', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lx' [276]  (1.24 ns)

 <State 477>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i3_0_reg2mem61_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:25) with incoming values : ('p_reg2mem19_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:25) [280]  (0 ns)
	'getelementptr' operation ('lA_addr_1', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [292]  (0 ns)
	'load' operation ('lA_load', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lA' [293]  (1.24 ns)

 <State 478>: 1.24ns
The critical path consists of the following:
	'load' operation ('lA_load', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) on array 'lA' [293]  (1.24 ns)

 <State 479>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [294]  (7.02 ns)

 <State 480>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [294]  (7.02 ns)

 <State 481>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [294]  (7.02 ns)

 <State 482>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_26', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [295]  (6.44 ns)

 <State 483>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_1', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [304]  (7.02 ns)

 <State 484>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_1', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [304]  (7.02 ns)

 <State 485>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_1', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [304]  (7.02 ns)

 <State 486>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_1', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [305]  (6.44 ns)

 <State 487>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_2', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [314]  (7.02 ns)

 <State 488>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_2', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [314]  (7.02 ns)

 <State 489>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_2', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [314]  (7.02 ns)

 <State 490>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_2', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [315]  (6.44 ns)

 <State 491>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_3', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [324]  (7.02 ns)

 <State 492>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_3', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [324]  (7.02 ns)

 <State 493>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_3', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [324]  (7.02 ns)

 <State 494>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_3', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [325]  (6.44 ns)

 <State 495>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_4', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [334]  (7.02 ns)

 <State 496>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_4', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [334]  (7.02 ns)

 <State 497>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_4', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [334]  (7.02 ns)

 <State 498>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_4', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [335]  (6.44 ns)

 <State 499>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_5', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [344]  (7.02 ns)

 <State 500>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_5', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [344]  (7.02 ns)

 <State 501>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_5', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [344]  (7.02 ns)

 <State 502>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_5', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [345]  (6.44 ns)

 <State 503>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_6', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [354]  (7.02 ns)

 <State 504>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_6', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [354]  (7.02 ns)

 <State 505>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_6', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [354]  (7.02 ns)

 <State 506>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_6', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [355]  (6.44 ns)

 <State 507>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_7', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [364]  (7.02 ns)

 <State 508>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_7', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [364]  (7.02 ns)

 <State 509>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_7', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [364]  (7.02 ns)

 <State 510>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_7', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [365]  (6.44 ns)

 <State 511>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_8', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [374]  (7.02 ns)

 <State 512>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_8', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [374]  (7.02 ns)

 <State 513>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_8', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [374]  (7.02 ns)

 <State 514>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_8', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [375]  (6.44 ns)

 <State 515>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_9', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [384]  (7.02 ns)

 <State 516>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_9', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [384]  (7.02 ns)

 <State 517>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_9', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [384]  (7.02 ns)

 <State 518>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_9', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [385]  (6.44 ns)

 <State 519>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_s', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [394]  (7.02 ns)

 <State 520>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_s', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [394]  (7.02 ns)

 <State 521>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_s', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [394]  (7.02 ns)

 <State 522>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_s', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [395]  (6.44 ns)

 <State 523>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_10', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [404]  (7.02 ns)

 <State 524>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_10', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [404]  (7.02 ns)

 <State 525>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_10', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [404]  (7.02 ns)

 <State 526>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_10', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [405]  (6.44 ns)

 <State 527>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_11', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [414]  (7.02 ns)

 <State 528>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_11', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [414]  (7.02 ns)

 <State 529>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_11', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [414]  (7.02 ns)

 <State 530>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_11', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [415]  (6.44 ns)

 <State 531>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_12', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [424]  (7.02 ns)

 <State 532>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_12', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [424]  (7.02 ns)

 <State 533>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_12', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [424]  (7.02 ns)

 <State 534>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_12', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [425]  (6.44 ns)

 <State 535>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_13', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [434]  (7.02 ns)

 <State 536>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_13', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [434]  (7.02 ns)

 <State 537>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_13', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [434]  (7.02 ns)

 <State 538>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_13', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [435]  (6.44 ns)

 <State 539>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_14', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [444]  (7.02 ns)

 <State 540>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_14', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [444]  (7.02 ns)

 <State 541>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_14', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [444]  (7.02 ns)

 <State 542>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_14', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [445]  (6.44 ns)

 <State 543>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_15', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [454]  (7.02 ns)

 <State 544>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_15', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [454]  (7.02 ns)

 <State 545>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_15', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [454]  (7.02 ns)

 <State 546>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_15', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [455]  (6.44 ns)

 <State 547>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_16', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [464]  (7.02 ns)

 <State 548>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_16', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [464]  (7.02 ns)

 <State 549>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_16', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [464]  (7.02 ns)

 <State 550>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_16', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [465]  (6.44 ns)

 <State 551>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_17', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [474]  (7.02 ns)

 <State 552>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_17', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [474]  (7.02 ns)

 <State 553>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_17', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [474]  (7.02 ns)

 <State 554>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_17', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [475]  (6.44 ns)

 <State 555>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_18', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [484]  (7.02 ns)

 <State 556>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_18', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [484]  (7.02 ns)

 <State 557>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_18', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [484]  (7.02 ns)

 <State 558>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_18', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [485]  (6.44 ns)

 <State 559>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_19', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [494]  (7.02 ns)

 <State 560>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_19', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [494]  (7.02 ns)

 <State 561>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_19', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [494]  (7.02 ns)

 <State 562>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_19', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [495]  (6.44 ns)

 <State 563>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_20', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [504]  (7.02 ns)

 <State 564>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_20', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [504]  (7.02 ns)

 <State 565>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_20', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [504]  (7.02 ns)

 <State 566>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_20', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [505]  (6.44 ns)

 <State 567>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_21', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [514]  (7.02 ns)

 <State 568>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_21', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [514]  (7.02 ns)

 <State 569>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_21', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [514]  (7.02 ns)

 <State 570>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_21', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [515]  (6.44 ns)

 <State 571>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_22', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [524]  (7.02 ns)

 <State 572>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_22', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [524]  (7.02 ns)

 <State 573>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_22', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [524]  (7.02 ns)

 <State 574>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_22', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [525]  (6.44 ns)

 <State 575>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_23', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [534]  (7.02 ns)

 <State 576>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_23', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [534]  (7.02 ns)

 <State 577>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_23', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [534]  (7.02 ns)

 <State 578>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_23', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [535]  (6.44 ns)

 <State 579>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_24', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [544]  (7.02 ns)

 <State 580>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_24', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [544]  (7.02 ns)

 <State 581>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_24', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [544]  (7.02 ns)

 <State 582>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_24', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [545]  (6.44 ns)

 <State 583>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_25', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [554]  (7.02 ns)

 <State 584>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_25', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [554]  (7.02 ns)

 <State 585>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_25', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [554]  (7.02 ns)

 <State 586>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_25', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [555]  (6.44 ns)

 <State 587>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_26', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [564]  (7.02 ns)

 <State 588>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_26', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [564]  (7.02 ns)

 <State 589>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_26', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [564]  (7.02 ns)

 <State 590>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_26', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [565]  (6.44 ns)

 <State 591>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_27', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [574]  (7.02 ns)

 <State 592>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_27', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [574]  (7.02 ns)

 <State 593>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_27', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [574]  (7.02 ns)

 <State 594>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_27', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [575]  (6.44 ns)

 <State 595>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_28', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [584]  (7.02 ns)

 <State 596>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_28', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [584]  (7.02 ns)

 <State 597>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_28', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [584]  (7.02 ns)

 <State 598>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_28', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [585]  (6.44 ns)

 <State 599>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_29', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [594]  (7.02 ns)

 <State 600>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_29', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [594]  (7.02 ns)

 <State 601>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_29', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [594]  (7.02 ns)

 <State 602>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_29', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [595]  (6.44 ns)

 <State 603>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_30', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [604]  (7.02 ns)

 <State 604>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_30', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [604]  (7.02 ns)

 <State 605>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_30', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [604]  (7.02 ns)

 <State 606>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_30', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [605]  (6.44 ns)

 <State 607>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_31', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [614]  (7.02 ns)

 <State 608>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_31', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [614]  (7.02 ns)

 <State 609>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_31', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [614]  (7.02 ns)

 <State 610>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_31', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [615]  (6.44 ns)

 <State 611>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_32', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [624]  (7.02 ns)

 <State 612>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_32', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [624]  (7.02 ns)

 <State 613>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_32', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [624]  (7.02 ns)

 <State 614>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_32', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [625]  (6.44 ns)

 <State 615>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_33', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [634]  (7.02 ns)

 <State 616>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_33', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [634]  (7.02 ns)

 <State 617>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_33', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [634]  (7.02 ns)

 <State 618>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_33', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [635]  (6.44 ns)

 <State 619>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_34', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [644]  (7.02 ns)

 <State 620>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_34', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [644]  (7.02 ns)

 <State 621>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_34', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [644]  (7.02 ns)

 <State 622>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_34', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [645]  (6.44 ns)

 <State 623>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_35', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [654]  (7.02 ns)

 <State 624>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_35', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [654]  (7.02 ns)

 <State 625>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_35', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [654]  (7.02 ns)

 <State 626>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_35', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [655]  (6.44 ns)

 <State 627>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_36', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [664]  (7.02 ns)

 <State 628>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_36', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [664]  (7.02 ns)

 <State 629>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_36', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [664]  (7.02 ns)

 <State 630>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_36', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [665]  (6.44 ns)

 <State 631>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_37', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [674]  (7.02 ns)

 <State 632>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_37', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [674]  (7.02 ns)

 <State 633>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_37', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [674]  (7.02 ns)

 <State 634>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_37', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [675]  (6.44 ns)

 <State 635>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_38', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [684]  (7.02 ns)

 <State 636>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_38', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [684]  (7.02 ns)

 <State 637>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_38', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [684]  (7.02 ns)

 <State 638>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_38', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [685]  (6.44 ns)

 <State 639>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_39', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [694]  (7.02 ns)

 <State 640>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_39', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [694]  (7.02 ns)

 <State 641>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_39', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [694]  (7.02 ns)

 <State 642>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_39', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [695]  (6.44 ns)

 <State 643>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_40', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [704]  (7.02 ns)

 <State 644>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_40', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [704]  (7.02 ns)

 <State 645>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_40', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [704]  (7.02 ns)

 <State 646>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_40', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [705]  (6.44 ns)

 <State 647>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_41', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [714]  (7.02 ns)

 <State 648>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_41', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [714]  (7.02 ns)

 <State 649>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_41', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [714]  (7.02 ns)

 <State 650>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_41', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [715]  (6.44 ns)

 <State 651>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_42', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [724]  (7.02 ns)

 <State 652>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_42', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [724]  (7.02 ns)

 <State 653>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_42', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [724]  (7.02 ns)

 <State 654>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_42', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [725]  (6.44 ns)

 <State 655>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_43', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [734]  (7.02 ns)

 <State 656>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_43', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [734]  (7.02 ns)

 <State 657>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_43', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [734]  (7.02 ns)

 <State 658>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_43', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [735]  (6.44 ns)

 <State 659>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_44', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [744]  (7.02 ns)

 <State 660>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_44', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [744]  (7.02 ns)

 <State 661>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_44', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [744]  (7.02 ns)

 <State 662>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_44', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [745]  (6.44 ns)

 <State 663>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_45', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [754]  (7.02 ns)

 <State 664>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_45', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [754]  (7.02 ns)

 <State 665>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_45', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [754]  (7.02 ns)

 <State 666>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_45', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [755]  (6.44 ns)

 <State 667>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_46', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [764]  (7.02 ns)

 <State 668>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_46', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [764]  (7.02 ns)

 <State 669>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_46', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [764]  (7.02 ns)

 <State 670>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_46', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [765]  (6.44 ns)

 <State 671>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_47', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [774]  (7.02 ns)

 <State 672>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_47', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [774]  (7.02 ns)

 <State 673>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_47', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [774]  (7.02 ns)

 <State 674>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_47', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [775]  (6.44 ns)

 <State 675>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_48', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [784]  (7.02 ns)

 <State 676>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_48', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [784]  (7.02 ns)

 <State 677>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_48', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [784]  (7.02 ns)

 <State 678>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_48', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [785]  (6.44 ns)

 <State 679>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_49', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [794]  (7.02 ns)

 <State 680>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_49', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [794]  (7.02 ns)

 <State 681>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_49', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [794]  (7.02 ns)

 <State 682>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_49', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [795]  (6.44 ns)

 <State 683>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_50', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [804]  (7.02 ns)

 <State 684>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_50', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [804]  (7.02 ns)

 <State 685>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_50', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [804]  (7.02 ns)

 <State 686>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_50', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [805]  (6.44 ns)

 <State 687>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_51', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [814]  (7.02 ns)

 <State 688>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_51', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [814]  (7.02 ns)

 <State 689>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_51', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [814]  (7.02 ns)

 <State 690>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_51', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [815]  (6.44 ns)

 <State 691>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_52', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [824]  (7.02 ns)

 <State 692>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_52', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [824]  (7.02 ns)

 <State 693>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_52', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [824]  (7.02 ns)

 <State 694>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_52', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [825]  (6.44 ns)

 <State 695>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_53', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [834]  (7.02 ns)

 <State 696>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_53', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [834]  (7.02 ns)

 <State 697>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_53', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [834]  (7.02 ns)

 <State 698>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_53', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [835]  (6.44 ns)

 <State 699>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_54', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [844]  (7.02 ns)

 <State 700>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_54', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [844]  (7.02 ns)

 <State 701>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_54', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [844]  (7.02 ns)

 <State 702>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_54', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [845]  (6.44 ns)

 <State 703>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_55', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [854]  (7.02 ns)

 <State 704>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_55', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [854]  (7.02 ns)

 <State 705>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_55', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [854]  (7.02 ns)

 <State 706>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_55', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [855]  (6.44 ns)

 <State 707>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_56', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [864]  (7.02 ns)

 <State 708>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_56', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [864]  (7.02 ns)

 <State 709>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_56', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [864]  (7.02 ns)

 <State 710>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_56', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [865]  (6.44 ns)

 <State 711>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_57', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [874]  (7.02 ns)

 <State 712>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_57', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [874]  (7.02 ns)

 <State 713>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_57', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [874]  (7.02 ns)

 <State 714>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_57', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [875]  (6.44 ns)

 <State 715>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_58', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [884]  (7.02 ns)

 <State 716>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_58', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [884]  (7.02 ns)

 <State 717>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_58', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [884]  (7.02 ns)

 <State 718>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_58', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [885]  (6.44 ns)

 <State 719>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_59', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [894]  (7.02 ns)

 <State 720>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_59', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [894]  (7.02 ns)

 <State 721>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_59', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [894]  (7.02 ns)

 <State 722>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_59', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [895]  (6.44 ns)

 <State 723>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_60', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [904]  (7.02 ns)

 <State 724>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_60', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [904]  (7.02 ns)

 <State 725>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_60', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [904]  (7.02 ns)

 <State 726>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_60', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [905]  (6.44 ns)

 <State 727>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_61', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [914]  (7.02 ns)

 <State 728>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_61', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [914]  (7.02 ns)

 <State 729>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_61', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [914]  (7.02 ns)

 <State 730>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_61', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [915]  (6.44 ns)

 <State 731>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_62', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [924]  (7.02 ns)

 <State 732>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_62', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [924]  (7.02 ns)

 <State 733>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_62', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [924]  (7.02 ns)

 <State 734>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_62', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [925]  (6.44 ns)

 <State 735>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_63', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [934]  (7.02 ns)

 <State 736>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_63', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [934]  (7.02 ns)

 <State 737>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_63', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [934]  (7.02 ns)

 <State 738>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_63', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [935]  (6.44 ns)

 <State 739>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_64', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [944]  (7.02 ns)

 <State 740>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_64', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [944]  (7.02 ns)

 <State 741>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_64', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [944]  (7.02 ns)

 <State 742>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_64', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [945]  (6.44 ns)

 <State 743>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_65', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [954]  (7.02 ns)

 <State 744>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_65', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [954]  (7.02 ns)

 <State 745>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_65', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [954]  (7.02 ns)

 <State 746>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_65', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [955]  (6.44 ns)

 <State 747>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_66', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [964]  (7.02 ns)

 <State 748>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_66', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [964]  (7.02 ns)

 <State 749>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_66', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [964]  (7.02 ns)

 <State 750>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_66', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [965]  (6.44 ns)

 <State 751>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_67', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [974]  (7.02 ns)

 <State 752>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_67', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [974]  (7.02 ns)

 <State 753>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_67', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [974]  (7.02 ns)

 <State 754>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_67', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [975]  (6.44 ns)

 <State 755>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_68', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [984]  (7.02 ns)

 <State 756>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_68', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [984]  (7.02 ns)

 <State 757>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_68', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [984]  (7.02 ns)

 <State 758>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_68', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [985]  (6.44 ns)

 <State 759>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_69', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [994]  (7.02 ns)

 <State 760>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_69', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [994]  (7.02 ns)

 <State 761>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_69', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [994]  (7.02 ns)

 <State 762>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_69', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [995]  (6.44 ns)

 <State 763>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_70', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1004]  (7.02 ns)

 <State 764>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_70', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1004]  (7.02 ns)

 <State 765>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_70', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1004]  (7.02 ns)

 <State 766>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_70', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1005]  (6.44 ns)

 <State 767>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_71', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1014]  (7.02 ns)

 <State 768>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_71', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1014]  (7.02 ns)

 <State 769>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_71', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1014]  (7.02 ns)

 <State 770>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_71', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1015]  (6.44 ns)

 <State 771>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_72', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1024]  (7.02 ns)

 <State 772>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_72', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1024]  (7.02 ns)

 <State 773>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_72', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1024]  (7.02 ns)

 <State 774>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_72', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1025]  (6.44 ns)

 <State 775>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_73', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1034]  (7.02 ns)

 <State 776>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_73', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1034]  (7.02 ns)

 <State 777>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_73', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1034]  (7.02 ns)

 <State 778>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_73', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1035]  (6.44 ns)

 <State 779>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_74', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1044]  (7.02 ns)

 <State 780>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_74', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1044]  (7.02 ns)

 <State 781>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_74', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1044]  (7.02 ns)

 <State 782>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_74', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1045]  (6.44 ns)

 <State 783>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_75', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1054]  (7.02 ns)

 <State 784>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_75', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1054]  (7.02 ns)

 <State 785>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_75', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1054]  (7.02 ns)

 <State 786>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_75', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1055]  (6.44 ns)

 <State 787>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_76', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1064]  (7.02 ns)

 <State 788>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_76', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1064]  (7.02 ns)

 <State 789>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_76', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1064]  (7.02 ns)

 <State 790>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_76', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1065]  (6.44 ns)

 <State 791>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_77', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1074]  (7.02 ns)

 <State 792>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_77', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1074]  (7.02 ns)

 <State 793>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_77', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1074]  (7.02 ns)

 <State 794>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_77', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1075]  (6.44 ns)

 <State 795>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_78', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1084]  (7.02 ns)

 <State 796>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_78', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1084]  (7.02 ns)

 <State 797>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_78', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1084]  (7.02 ns)

 <State 798>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_78', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1085]  (6.44 ns)

 <State 799>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_79', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1094]  (7.02 ns)

 <State 800>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_79', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1094]  (7.02 ns)

 <State 801>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_79', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1094]  (7.02 ns)

 <State 802>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_79', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1095]  (6.44 ns)

 <State 803>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_80', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1104]  (7.02 ns)

 <State 804>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_80', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1104]  (7.02 ns)

 <State 805>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_80', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1104]  (7.02 ns)

 <State 806>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_80', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1105]  (6.44 ns)

 <State 807>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_81', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1114]  (7.02 ns)

 <State 808>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_81', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1114]  (7.02 ns)

 <State 809>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_81', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1114]  (7.02 ns)

 <State 810>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_81', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1115]  (6.44 ns)

 <State 811>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_82', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1124]  (7.02 ns)

 <State 812>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_82', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1124]  (7.02 ns)

 <State 813>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_82', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1124]  (7.02 ns)

 <State 814>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_82', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1125]  (6.44 ns)

 <State 815>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_83', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1134]  (7.02 ns)

 <State 816>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_83', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1134]  (7.02 ns)

 <State 817>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_83', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1134]  (7.02 ns)

 <State 818>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_83', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1135]  (6.44 ns)

 <State 819>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_84', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1144]  (7.02 ns)

 <State 820>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_84', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1144]  (7.02 ns)

 <State 821>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_84', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1144]  (7.02 ns)

 <State 822>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_84', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1145]  (6.44 ns)

 <State 823>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_85', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1154]  (7.02 ns)

 <State 824>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_85', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1154]  (7.02 ns)

 <State 825>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_85', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1154]  (7.02 ns)

 <State 826>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_85', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1155]  (6.44 ns)

 <State 827>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_86', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1164]  (7.02 ns)

 <State 828>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_86', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1164]  (7.02 ns)

 <State 829>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_86', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1164]  (7.02 ns)

 <State 830>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_86', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1165]  (6.44 ns)

 <State 831>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_87', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1174]  (7.02 ns)

 <State 832>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_87', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1174]  (7.02 ns)

 <State 833>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_87', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1174]  (7.02 ns)

 <State 834>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_87', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1175]  (6.44 ns)

 <State 835>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_88', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1184]  (7.02 ns)

 <State 836>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_88', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1184]  (7.02 ns)

 <State 837>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_88', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1184]  (7.02 ns)

 <State 838>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_88', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1185]  (6.44 ns)

 <State 839>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_89', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1194]  (7.02 ns)

 <State 840>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_89', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1194]  (7.02 ns)

 <State 841>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_89', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1194]  (7.02 ns)

 <State 842>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_89', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1195]  (6.44 ns)

 <State 843>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_90', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1204]  (7.02 ns)

 <State 844>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_90', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1204]  (7.02 ns)

 <State 845>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_90', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1204]  (7.02 ns)

 <State 846>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_90', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1205]  (6.44 ns)

 <State 847>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_91', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1214]  (7.02 ns)

 <State 848>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_91', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1214]  (7.02 ns)

 <State 849>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_91', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1214]  (7.02 ns)

 <State 850>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_91', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1215]  (6.44 ns)

 <State 851>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_92', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1224]  (7.02 ns)

 <State 852>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_92', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1224]  (7.02 ns)

 <State 853>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_92', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1224]  (7.02 ns)

 <State 854>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_92', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1225]  (6.44 ns)

 <State 855>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_93', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1234]  (7.02 ns)

 <State 856>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_93', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1234]  (7.02 ns)

 <State 857>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_93', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1234]  (7.02 ns)

 <State 858>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_93', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1235]  (6.44 ns)

 <State 859>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_94', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1244]  (7.02 ns)

 <State 860>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_94', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1244]  (7.02 ns)

 <State 861>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_94', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1244]  (7.02 ns)

 <State 862>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_94', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1245]  (6.44 ns)

 <State 863>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_95', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1254]  (7.02 ns)

 <State 864>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_95', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1254]  (7.02 ns)

 <State 865>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_95', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1254]  (7.02 ns)

 <State 866>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_95', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1255]  (6.44 ns)

 <State 867>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_96', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1264]  (7.02 ns)

 <State 868>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_96', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1264]  (7.02 ns)

 <State 869>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_96', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1264]  (7.02 ns)

 <State 870>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_96', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1265]  (6.44 ns)

 <State 871>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_97', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1274]  (7.02 ns)

 <State 872>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_97', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1274]  (7.02 ns)

 <State 873>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_97', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1274]  (7.02 ns)

 <State 874>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_97', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1275]  (6.44 ns)

 <State 875>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_98', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1284]  (7.02 ns)

 <State 876>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_98', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1284]  (7.02 ns)

 <State 877>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_98', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1284]  (7.02 ns)

 <State 878>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_98', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1285]  (6.44 ns)

 <State 879>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_99', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1294]  (7.02 ns)

 <State 880>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_99', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1294]  (7.02 ns)

 <State 881>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_99', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1294]  (7.02 ns)

 <State 882>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_99', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1295]  (6.44 ns)

 <State 883>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_100', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1304]  (7.02 ns)

 <State 884>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_100', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1304]  (7.02 ns)

 <State 885>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_100', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1304]  (7.02 ns)

 <State 886>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_100', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1305]  (6.44 ns)

 <State 887>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_101', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1314]  (7.02 ns)

 <State 888>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_101', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1314]  (7.02 ns)

 <State 889>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_101', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1314]  (7.02 ns)

 <State 890>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_101', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1315]  (6.44 ns)

 <State 891>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_102', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1324]  (7.02 ns)

 <State 892>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_102', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1324]  (7.02 ns)

 <State 893>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_102', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1324]  (7.02 ns)

 <State 894>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_102', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1325]  (6.44 ns)

 <State 895>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_103', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1334]  (7.02 ns)

 <State 896>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_103', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1334]  (7.02 ns)

 <State 897>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_103', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1334]  (7.02 ns)

 <State 898>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_103', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1335]  (6.44 ns)

 <State 899>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_104', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1344]  (7.02 ns)

 <State 900>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_104', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1344]  (7.02 ns)

 <State 901>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_104', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1344]  (7.02 ns)

 <State 902>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_104', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1345]  (6.44 ns)

 <State 903>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_105', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1354]  (7.02 ns)

 <State 904>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_105', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1354]  (7.02 ns)

 <State 905>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_105', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1354]  (7.02 ns)

 <State 906>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_105', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1355]  (6.44 ns)

 <State 907>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_106', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1364]  (7.02 ns)

 <State 908>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_106', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1364]  (7.02 ns)

 <State 909>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_106', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1364]  (7.02 ns)

 <State 910>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_106', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1365]  (6.44 ns)

 <State 911>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_107', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1374]  (7.02 ns)

 <State 912>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_107', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1374]  (7.02 ns)

 <State 913>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_107', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1374]  (7.02 ns)

 <State 914>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_107', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1375]  (6.44 ns)

 <State 915>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_108', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1384]  (7.02 ns)

 <State 916>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_108', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1384]  (7.02 ns)

 <State 917>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_108', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1384]  (7.02 ns)

 <State 918>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_108', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1385]  (6.44 ns)

 <State 919>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_109', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1394]  (7.02 ns)

 <State 920>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_109', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1394]  (7.02 ns)

 <State 921>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_109', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1394]  (7.02 ns)

 <State 922>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_109', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1395]  (6.44 ns)

 <State 923>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_110', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1404]  (7.02 ns)

 <State 924>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_110', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1404]  (7.02 ns)

 <State 925>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_110', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1404]  (7.02 ns)

 <State 926>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_110', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1405]  (6.44 ns)

 <State 927>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_111', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1414]  (7.02 ns)

 <State 928>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_111', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1414]  (7.02 ns)

 <State 929>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_111', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1414]  (7.02 ns)

 <State 930>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_111', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1415]  (6.44 ns)

 <State 931>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_112', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1424]  (7.02 ns)

 <State 932>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_112', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1424]  (7.02 ns)

 <State 933>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_112', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1424]  (7.02 ns)

 <State 934>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_112', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1425]  (6.44 ns)

 <State 935>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_113', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1434]  (7.02 ns)

 <State 936>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_113', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1434]  (7.02 ns)

 <State 937>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_113', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1434]  (7.02 ns)

 <State 938>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_113', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1435]  (6.44 ns)

 <State 939>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_114', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1444]  (7.02 ns)

 <State 940>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_114', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1444]  (7.02 ns)

 <State 941>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_114', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1444]  (7.02 ns)

 <State 942>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_114', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1445]  (6.44 ns)

 <State 943>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_115', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1454]  (7.02 ns)

 <State 944>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_115', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1454]  (7.02 ns)

 <State 945>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_115', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1454]  (7.02 ns)

 <State 946>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_115', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1455]  (6.44 ns)

 <State 947>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_116', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1464]  (7.02 ns)

 <State 948>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_116', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1464]  (7.02 ns)

 <State 949>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_116', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1464]  (7.02 ns)

 <State 950>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_116', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1465]  (6.44 ns)

 <State 951>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_117', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1474]  (7.02 ns)

 <State 952>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_117', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1474]  (7.02 ns)

 <State 953>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_117', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1474]  (7.02 ns)

 <State 954>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_117', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1475]  (6.44 ns)

 <State 955>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_118', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1484]  (7.02 ns)

 <State 956>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_118', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1484]  (7.02 ns)

 <State 957>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_118', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1484]  (7.02 ns)

 <State 958>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_118', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1485]  (6.44 ns)

 <State 959>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_119', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1494]  (7.02 ns)

 <State 960>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_119', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1494]  (7.02 ns)

 <State 961>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_119', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1494]  (7.02 ns)

 <State 962>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_119', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1495]  (6.44 ns)

 <State 963>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_120', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1504]  (7.02 ns)

 <State 964>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_120', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1504]  (7.02 ns)

 <State 965>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_120', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1504]  (7.02 ns)

 <State 966>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_120', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1505]  (6.44 ns)

 <State 967>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_121', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1514]  (7.02 ns)

 <State 968>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_121', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1514]  (7.02 ns)

 <State 969>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_121', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1514]  (7.02 ns)

 <State 970>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_121', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1515]  (6.44 ns)

 <State 971>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_122', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1524]  (7.02 ns)

 <State 972>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_122', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1524]  (7.02 ns)

 <State 973>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_122', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1524]  (7.02 ns)

 <State 974>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_122', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1525]  (6.44 ns)

 <State 975>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_123', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1534]  (7.02 ns)

 <State 976>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_123', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1534]  (7.02 ns)

 <State 977>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_123', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1534]  (7.02 ns)

 <State 978>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_123', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1535]  (6.44 ns)

 <State 979>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_124', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1544]  (7.02 ns)

 <State 980>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_124', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1544]  (7.02 ns)

 <State 981>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_124', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1544]  (7.02 ns)

 <State 982>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_124', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1545]  (6.44 ns)

 <State 983>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_125', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1554]  (7.02 ns)

 <State 984>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_125', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1554]  (7.02 ns)

 <State 985>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_125', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1554]  (7.02 ns)

 <State 986>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_125', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1555]  (6.44 ns)

 <State 987>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_126', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1564]  (7.02 ns)

 <State 988>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_126', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1564]  (7.02 ns)

 <State 989>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27_126', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1564]  (7.02 ns)

 <State 990>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_126', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1565]  (6.44 ns)

 <State 991>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_126', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1565]  (6.44 ns)

 <State 992>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_126', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1565]  (6.44 ns)

 <State 993>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_126', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) [1565]  (6.44 ns)

 <State 994>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:35) [1571]  (6.44 ns)

 <State 995>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:35) [1571]  (6.44 ns)

 <State 996>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:35) [1571]  (6.44 ns)

 <State 997>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:35) [1571]  (6.44 ns)

 <State 998>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('ltmp_addr', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:26) [287]  (0 ns)
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31) of variable 'tmp_28_126', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:31 on array 'ltmp' [1566]  (1.24 ns)

 <State 999>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i4_0_reg2mem57_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40) with incoming values : ('p_reg2mem14_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:40) [1578]  (0 ns)
	'getelementptr' operation ('ly_addr_1', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:41) [1585]  (0 ns)
	'load' operation ('ly_load', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:41) on array 'ly' [1586]  (1.24 ns)

 <State 1000>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:58) [1591]  (7.3 ns)

 <State 1001>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (gesummv_compute_unit:58) [1594]  (7.3 ns)

 <State 1002>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1003>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1004>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1005>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1006>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1007>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1008>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1009>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1010>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1011>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1012>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1013>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1014>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1015>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1016>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1017>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1018>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1019>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1020>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1021>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1022>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1023>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1024>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1025>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1026>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1027>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1028>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1029>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1030>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1031>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1032>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1033>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1034>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1035>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1036>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1037>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1038>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1039>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1040>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1041>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1042>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1043>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1044>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1045>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1046>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1047>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1048>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1049>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1050>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1051>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1052>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1053>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1054>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1055>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1056>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1057>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1058>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1059>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1060>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1061>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1062>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1063>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1064>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1065>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1066>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1067>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1068>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1069>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1070>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1071>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1072>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1073>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1074>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1075>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1076>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1077>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1078>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1079>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1080>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1081>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1082>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1083>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1084>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1085>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1086>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1087>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1088>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1089>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1090>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1091>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1092>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1093>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1094>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1095>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1096>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1097>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1098>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1099>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1100>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1101>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1102>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1103>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1104>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1105>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1106>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1107>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1108>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1109>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1110>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1111>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1112>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1113>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1114>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1115>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1116>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1117>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1118>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1119>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1120>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1121>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1122>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1123>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1124>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1125>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1126>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1127>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1128>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1129>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1130>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1131>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1132>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1133>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1601]  (7.3 ns)

 <State 1134>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i5_0_reg2mem55_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42) with incoming values : ('p_reg2mem_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:42) [1608]  (0 ns)
	'getelementptr' operation ('ltmp_addr_1', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:43) [1615]  (0 ns)
	'load' operation ('ltmp_load', /home/perina/papersyns2/ecobench/profUnroll/gesummv/src/gesummv.cl:43) on array 'ltmp' [1616]  (1.24 ns)

 <State 1135>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (gesummv_compute_unit:58) [1621]  (7.3 ns)

 <State 1136>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (gesummv_compute_unit:58) [1624]  (7.3 ns)

 <State 1137>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1138>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1139>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1140>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1141>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1142>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1143>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1144>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1145>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1146>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1147>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1148>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1149>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1150>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1151>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1152>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1153>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1154>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1155>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1156>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1157>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1158>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1159>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1160>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1161>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1162>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1163>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1164>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1165>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1166>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1167>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1168>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1169>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1170>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1171>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1172>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1173>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1174>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1175>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1176>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1177>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1178>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1179>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1180>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1181>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1182>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1183>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1184>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1185>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1186>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1187>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1188>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1189>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1190>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1191>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1192>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1193>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1194>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1195>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1196>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1197>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1198>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1199>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1200>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1201>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1202>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1203>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1204>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1205>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1206>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1207>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1208>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1209>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1210>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1211>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1212>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1213>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1214>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1215>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1216>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1217>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1218>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1219>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1220>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1221>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1222>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1223>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1224>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1225>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1226>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1227>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1228>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1229>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1230>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1231>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1232>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1233>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1234>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1235>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1236>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1237>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1238>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1239>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1240>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1241>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1242>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1243>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1244>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1245>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1246>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1247>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1248>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1249>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1250>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1251>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1252>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1253>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1254>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1255>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1256>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1257>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1258>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1259>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1260>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1261>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1262>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1263>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1264>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1265>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1266>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1267>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1268>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (gesummv_compute_unit:58) [1631]  (7.3 ns)

 <State 1269>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077
	State 1078
	State 1079
	State 1080
	State 1081
	State 1082
	State 1083
	State 1084
	State 1085
	State 1086
	State 1087
	State 1088
	State 1089
	State 1090
	State 1091
	State 1092
	State 1093
	State 1094
	State 1095
	State 1096
	State 1097
	State 1098
	State 1099
	State 1100
	State 1101
	State 1102
	State 1103
	State 1104
	State 1105
	State 1106
	State 1107
	State 1108
	State 1109
	State 1110
	State 1111
	State 1112
	State 1113
	State 1114
	State 1115
	State 1116
	State 1117
	State 1118
	State 1119
	State 1120
	State 1121
	State 1122
	State 1123
	State 1124
	State 1125
	State 1126
	State 1127
	State 1128
	State 1129
	State 1130
	State 1131
	State 1132
	State 1133
	State 1134
	State 1135
	State 1136
	State 1137
	State 1138
	State 1139
	State 1140
	State 1141
	State 1142
	State 1143
	State 1144
	State 1145
	State 1146
	State 1147
	State 1148
	State 1149
	State 1150
	State 1151
	State 1152
	State 1153
	State 1154
	State 1155
	State 1156
	State 1157
	State 1158
	State 1159
	State 1160
	State 1161
	State 1162
	State 1163
	State 1164
	State 1165
	State 1166
	State 1167
	State 1168
	State 1169
	State 1170
	State 1171
	State 1172
	State 1173
	State 1174
	State 1175
	State 1176
	State 1177
	State 1178
	State 1179
	State 1180
	State 1181
	State 1182
	State 1183
	State 1184
	State 1185
	State 1186
	State 1187
	State 1188
	State 1189
	State 1190
	State 1191
	State 1192
	State 1193
	State 1194
	State 1195
	State 1196
	State 1197
	State 1198
	State 1199
	State 1200
	State 1201
	State 1202
	State 1203
	State 1204
	State 1205
	State 1206
	State 1207
	State 1208
	State 1209
	State 1210
	State 1211
	State 1212
	State 1213
	State 1214
	State 1215
	State 1216
	State 1217
	State 1218
	State 1219
	State 1220
	State 1221
	State 1222
	State 1223
	State 1224
	State 1225
	State 1226
	State 1227
	State 1228
	State 1229
	State 1230
	State 1231
	State 1232
	State 1233
	State 1234
	State 1235
	State 1236
	State 1237
	State 1238
	State 1239
	State 1240
	State 1241
	State 1242
	State 1243
	State 1244
	State 1245
	State 1246
	State 1247
	State 1248
	State 1249
	State 1250
	State 1251
	State 1252
	State 1253
	State 1254
	State 1255
	State 1256
	State 1257
	State 1258
	State 1259
	State 1260
	State 1261
	State 1262
	State 1263
	State 1264
	State 1265
	State 1266
	State 1267
	State 1268
	State 1269


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
