<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element ASIC_avalon_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element sc_fifo_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element sc_fifo_1
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element st_64_inv_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element st_sink_bfm_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element st_source_bfm_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element turbo_sim
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4SGX230KF40C2" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="turbo_avalon.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module name="ASIC_avalon_0" kind="ASIC_avalon" version="1.0" enabled="1" />
 <module name="clk_0" kind="clock_source" version="16.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="sc_fifo_0"
   kind="altera_avalon_sc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="512" />
  <parameter name="SYMBOLS_PER_BEAT" value="4" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="1" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_STORE_FORWARD" value="1" />
 </module>
 <module
   name="sc_fifo_1"
   kind="altera_avalon_sc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="SYMBOLS_PER_BEAT" value="4" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="1" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_STORE_FORWARD" value="1" />
 </module>
 <module name="st_64_inv_0" kind="st_64_inv" version="1.0" enabled="1" />
 <module
   name="st_sink_bfm_0"
   kind="altera_avalon_st_sink_bfm"
   version="16.0"
   enabled="1">
  <parameter name="ST_BEATSPERCYCLE" value="1" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ST_ERROR_DESCRIPTOR" value="" />
  <parameter name="ST_ERROR_W" value="1" />
  <parameter name="ST_MAX_CHANNELS" value="1" />
  <parameter name="ST_NUMSYMBOLS" value="4" />
  <parameter name="ST_READY_LATENCY" value="0" />
  <parameter name="ST_SYMBOL_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="USE_PACKET" value="1" />
  <parameter name="USE_READY" value="1" />
  <parameter name="USE_VALID" value="1" />
  <parameter name="VHDL_ID" value="0" />
 </module>
 <module
   name="st_source_bfm_0"
   kind="altera_avalon_st_source_bfm"
   version="16.0"
   enabled="1">
  <parameter name="ST_BEATSPERCYCLE" value="1" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ST_ERROR_DESCRIPTOR" value="" />
  <parameter name="ST_ERROR_W" value="1" />
  <parameter name="ST_MAX_CHANNELS" value="1" />
  <parameter name="ST_NUMSYMBOLS" value="4" />
  <parameter name="ST_READY_LATENCY" value="0" />
  <parameter name="ST_SYMBOL_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="USE_PACKET" value="1" />
  <parameter name="USE_READY" value="1" />
  <parameter name="USE_VALID" value="1" />
  <parameter name="VHDL_ID" value="0" />
 </module>
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="st_64_inv_0.avalon_streaming_source"
   end="sc_fifo_0.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="sc_fifo_0.out"
   end="ASIC_avalon_0.sink" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="sc_fifo_1.out"
   end="st_sink_bfm_0.sink" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="ASIC_avalon_0.source"
   end="sc_fifo_1.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="st_source_bfm_0.src"
   end="st_64_inv_0.avalon_streaming_sink_1" />
 <connection kind="clock" version="16.0" start="clk_0.clk" end="sc_fifo_0.clk" />
 <connection kind="clock" version="16.0" start="clk_0.clk" end="st_sink_bfm_0.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="st_source_bfm_0.clk" />
 <connection kind="clock" version="16.0" start="clk_0.clk" end="sc_fifo_1.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="ASIC_avalon_0.clock" />
 <connection kind="clock" version="16.0" start="clk_0.clk" end="st_64_inv_0.clock" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="sc_fifo_0.clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="st_sink_bfm_0.clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="st_source_bfm_0.clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="sc_fifo_1.clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="ASIC_avalon_0.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="st_64_inv_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
