# Verilog Voting Machine
This project is about making a minimilist voiting machine using a HDL (hardware Discpriptive Language) verilog and implement it on Nexys 4 DDR FPGA
