

================================================================
== Vivado HLS Report for 'obipm_enabler'
================================================================
* Date:           Tue May 30 01:14:06 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        SysC_try
* Solution:       solution1
* Product family: azynq
* Target device:  xa7z030fbg484-1i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      3|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     10|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     13|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |target_ip_V_fu_198_p2  |     +    |      0|  0|   3|           2|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|   3|           2|           3|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ack_internal  |   5|          3|    5|         15|
    |enable_ip     |   5|          3|    5|         15|
    +--------------+----+-----------+-----+-----------+
    |Total         |  10|          6|   10|         30|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+---------+---------------+---------+
|       RTL Ports      | Dir | Bits| Protocol| Source Object |  C Type |
+----------------------+-----+-----+---------+---------------+---------+
|row_0_b               |  in |   16| ap_none |    row_0_b    | pointer |
|enable_ip             | out |    5|  ap_vld |   enable_ip   | pointer |
|enable_ip_ap_vld      | out |    1|  ap_vld |   enable_ip   | pointer |
|transaction_r         | out |    1|  ap_vld | transaction_r | pointer |
|transaction_r_ap_vld  | out |    1|  ap_vld | transaction_r | pointer |
|index_ip              | out |    3|  ap_vld |    index_ip   | pointer |
|index_ip_ap_vld       | out |    1|  ap_vld |    index_ip   | pointer |
|ack_internal          | out |    5|  ap_vld |  ack_internal | pointer |
|ack_internal_ap_vld   | out |    1|  ap_vld |  ack_internal | pointer |
+----------------------+-----+-----+---------+---------------+---------+

