NXP Layerscape SoC qDMA Controller
==================================

This device follows the generic DMA bindings defined in dma/dma.txt.

Required properties:

- compatible:		Must be one of
			 "fsl,ls1021a-qdma": for LS1021A Board
			 "fsl,ls1043a-qdma": for ls1043A Board
			 "fsl,ls1046a-qdma": for ls1046A Board
- reg:			Should contain the register's base address and length.
- interrupts:		Should contain a reference to the interrupt used by this
			device.
- interrupt-names:	Should contain interrupt names:
			 "qdma-error": the error interrupt
			 "qdma-queue": the queue interrupt
- fsl,queues:		Should contain number of queues supported.

Optional properties:

- dma-channels:		Number of DMA channels supported by the controller.
- big-endian:		If present registers and hardware scatter/gather descriptors
			of the qDMA are implemented in big endian mode, otherwise in little
			mode.

Examples:

	qdma: dma-controller@8390000 {
		compatible = "fsl,ls1021a-qdma";
		reg = <0x0 0x8398000 0x0 0x2000 /* Controller registers */
		       0x0 0x839a000 0x0 0x2000>; /* Block registers */
		interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "qdma-error", "qdma-queue";
		dma-channels = <8>;
		queues = <2>;
		big-endian;
	};

DMA clients must use the format described in dma/dma.txt file.
