{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449114003225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449114003226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 22:40:02 2015 " "Processing started: Wed Dec 02 22:40:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449114003226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449114003226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcdlab1 -c lcdlab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcdlab1 -c lcdlab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449114003227 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449114004001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "D:/LCD TEST/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449114004189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449114004189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdlab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdlab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab1 " "Found entity 1: lcdlab1" {  } { { "lcdlab1.v" "" { Text "D:/LCD TEST/lcdlab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449114004230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449114004230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_test.v(332) " "Verilog HDL warning at lcd_test.v(332): extended using \"x\" or \"z\"" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 332 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449114004279 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_test.v(379) " "Verilog HDL warning at lcd_test.v(379): extended using \"x\" or \"z\"" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 379 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449114004280 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_test.v(426) " "Verilog HDL warning at lcd_test.v(426): extended using \"x\" or \"z\"" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 426 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449114004281 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_test.v(473) " "Verilog HDL warning at lcd_test.v(473): extended using \"x\" or \"z\"" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 473 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449114004281 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_test.v(519) " "Verilog HDL warning at lcd_test.v(519): extended using \"x\" or \"z\"" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 519 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449114004282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_test.v(566) " "Verilog HDL warning at lcd_test.v(566): extended using \"x\" or \"z\"" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 566 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449114004282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_test.v(613) " "Verilog HDL warning at lcd_test.v(613): extended using \"x\" or \"z\"" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 613 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449114004283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_test.v(660) " "Verilog HDL warning at lcd_test.v(660): extended using \"x\" or \"z\"" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 660 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449114004283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "answer Answer lcd_test.v(3) " "Verilog HDL Declaration information at lcd_test.v(3): object \"answer\" differs only in case from object \"Answer\" in the same scope" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449114004284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449114004285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449114004285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "lcd_controller.v" "" { Text "D:/LCD TEST/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449114004312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449114004312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "redOut lcdlab1.v(37) " "Verilog HDL Implicit Net warning at lcdlab1.v(37): created implicit net for \"redOut\"" {  } { { "lcdlab1.v" "" { Text "D:/LCD TEST/lcdlab1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449114004314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greenOut lcdlab1.v(38) " "Verilog HDL Implicit Net warning at lcdlab1.v(38): created implicit net for \"greenOut\"" {  } { { "lcdlab1.v" "" { Text "D:/LCD TEST/lcdlab1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449114004314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdlab1 " "Elaborating entity \"lcdlab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449114004434 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "greenout lcdlab1.v(11) " "Output port \"greenout\" at lcdlab1.v(11) has no driver" {  } { { "lcdlab1.v" "" { Text "D:/LCD TEST/lcdlab1.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449114004443 "|lcdlab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "redout lcdlab1.v(13) " "Output port \"redout\" at lcdlab1.v(13) has no driver" {  } { { "lcdlab1.v" "" { Text "D:/LCD TEST/lcdlab1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449114004443 "|lcdlab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "lcdlab1.v" "r0" { Text "D:/LCD TEST/lcdlab1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449114004477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u1 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u1\"" {  } { { "lcdlab1.v" "u1" { Text "D:/LCD TEST/lcdlab1.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449114004481 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Question lcd_test.v(24) " "Verilog HDL or VHDL warning at lcd_test.v(24): object \"Question\" assigned a value but never read" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449114004486 "|lcdlab1|LCD_TEST:u1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd_test.v(210) " "Verilog HDL Case Statement information at lcd_test.v(210): all case item expressions in this case statement are onehot" {  } { { "lcd_test.v" "" { Text "D:/LCD TEST/lcd_test.v" 210 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449114004491 "|lcdlab1|LCD_TEST:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u1\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u1\|LCD_Controller:u0\"" {  } { { "lcd_test.v" "u0" { Text "D:/LCD TEST/lcd_test.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449114004646 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "greenout u1 " "Port \"greenout\" does not exist in macrofunction \"u1\"" {  } { { "lcdlab1.v" "u1" { Text "D:/LCD TEST/lcdlab1.v" 40 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449114004852 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "redout u1 " "Port \"redout\" does not exist in macrofunction \"u1\"" {  } { { "lcdlab1.v" "u1" { Text "D:/LCD TEST/lcdlab1.v" 40 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449114004852 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449114004988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LCD TEST/output_files/lcdlab1.map.smsg " "Generated suppressed messages file D:/LCD TEST/output_files/lcdlab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449114005119 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449114005376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 02 22:40:05 2015 " "Processing ended: Wed Dec 02 22:40:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449114005376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449114005376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449114005376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449114005376 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449114006182 ""}
