$comment
	File created using the following command:
		vcd file Assignment2.msim.vcd -direction
$end
$date
	Tue Jun 04 15:45:23 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Assignment2_vlg_vec_tst $end
$var reg 8 ! ADDR_IN [7:0] $end
$var reg 1 " HNhi_CLEAR $end
$var reg 1 # HNhi_CLOCk $end
$var reg 1 $ HNhi_WREN $end
$var reg 1 % LOAD_INCN $end
$var wire 1 & HNhi_ADDR_OUT [7] $end
$var wire 1 ' HNhi_ADDR_OUT [6] $end
$var wire 1 ( HNhi_ADDR_OUT [5] $end
$var wire 1 ) HNhi_ADDR_OUT [4] $end
$var wire 1 * HNhi_ADDR_OUT [3] $end
$var wire 1 + HNhi_ADDR_OUT [2] $end
$var wire 1 , HNhi_ADDR_OUT [1] $end
$var wire 1 - HNhi_ADDR_OUT [0] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 HNhi_CLOCk~input_o $end
$var wire 1 6 HNhi_CLOCk~inputCLKENA0_outclk $end
$var wire 1 7 inst6|inst~_wirecell_combout $end
$var wire 1 8 ADDR_IN[0]~input_o $end
$var wire 1 9 HNhi_CLEAR~input_o $end
$var wire 1 : LOAD_INCN~input_o $end
$var wire 1 ; HNhi_WREN~input_o $end
$var wire 1 < inst6|inst~q $end
$var wire 1 = inst|inst2|inst3~combout $end
$var wire 1 > ADDR_IN[1]~input_o $end
$var wire 1 ? inst6|inst1~q $end
$var wire 1 @ inst|inst1|inst3~combout $end
$var wire 1 A ADDR_IN[2]~input_o $end
$var wire 1 B inst6|inst2~q $end
$var wire 1 C inst|inst|inst3~combout $end
$var wire 1 D ADDR_IN[3]~input_o $end
$var wire 1 E inst6|inst3~q $end
$var wire 1 F inst|inst111|inst3~combout $end
$var wire 1 G ADDR_IN[4]~input_o $end
$var wire 1 H inst6|inst4~q $end
$var wire 1 I inst|inst11|inst3~combout $end
$var wire 1 J ADDR_IN[5]~input_o $end
$var wire 1 K inst6|inst5~q $end
$var wire 1 L inst|inst|inst~combout $end
$var wire 1 M inst|inst21|inst3~combout $end
$var wire 1 N ADDR_IN[6]~input_o $end
$var wire 1 O inst6|inst6~q $end
$var wire 1 P inst|inst31|inst3~combout $end
$var wire 1 Q ADDR_IN[7]~input_o $end
$var wire 1 R inst6|inst7~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
1$
0%
0-
0,
0+
0*
0)
0(
0'
0&
0.
1/
x0
11
12
13
04
05
06
17
08
09
0:
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
$end
#10000
1#
15
16
1<
1-
1=
07
#20000
b10000 !
b10100 !
1%
0#
1A
1G
1:
05
06
#30000
1#
15
16
1H
1B
0<
0-
1+
1)
1F
1@
0=
17
#40000
0#
05
06
#50000
b100 !
b0 !
0%
1#
0A
0G
0:
15
16
1<
1-
1=
07
#60000
0#
05
06
#70000
1#
15
16
1?
0<
0-
1,
17
#80000
b100000 !
b100010 !
b110010 !
1%
0#
1>
1G
1J
1:
05
06
#90000
1#
15
16
1K
0B
0+
1(
1I
0@
#100000
b10010 !
b10000 !
b0 !
0%
0#
0>
0G
0J
0:
05
06
#110000
1#
15
16
1<
1-
1@
0=
07
#120000
0#
05
06
#130000
1#
15
16
1B
0?
0<
0-
0,
1+
17
#140000
0#
05
06
#150000
1#
15
16
1<
1-
1=
07
#160000
0#
05
06
#170000
1#
15
16
1?
0<
0-
1,
17
#180000
0#
05
06
#190000
1#
15
16
1<
1-
1C
0@
0=
07
#200000
