ğŸš€ Week 0: VLSI System Design (VSD) Program â€“ Foundation & Tool Setup

Welcome to my RISCâ€‘V Reference SoC Tapeout Program repository!
Week 0 was all about setting up the environment and essential open-source tools for the upcoming RTL-to-GDS design journey.
The focus was on ensuring a stable workspace to handle synthesis, simulation, circuit analysis, and layout tasks.

ğŸ¯ System & Virtual Machine Setup

| Specification ğŸ’»        | Details ğŸ“‹    |
| ----------------------- | ------------- |
| **Operating System ğŸ§** | Ubuntu 20.04+ |
| **RAM ğŸ’¾**              | 6 GB          |
| **Storage ğŸ’¿**          | 50 GB HDD     |
| **vCPUs âš¡**             | 4             |

ğŸ’¡ This configuration ensures smooth performance for toolchains, synthesis, and simulation.

âš™ï¸ Tools Installed

The following open-source VLSI tools were installed & verified:

| Tool                             | Status     | Purpose             |
| -------------------------------- | ---------- | ------------------- |
| ğŸ§  Yosys                     | âœ… Complete | RTL Synthesis       |
| ğŸ“Ÿ Icarus Verilog (Iverilog) | âœ… Complete | Verilog Simulation  |
| ğŸ“Š GTKWave                  | âœ… Complete | Waveform Debugging  |
| âš¡ Ngspice                   | âœ… Complete | Circuit Simulation  |
| ğŸ¨ Magic VLSI                | âœ… Complete | Layout Design & DRC |

ğŸ§  Yosys â€“ RTL Synthesis Tool

Installation
```bash
git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt install make build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git graphviz \
xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev
make
sudo make install
```

âœ… Verified with `yosys` command
<img width="871" height="656" alt="image" src="https://github.com/user-attachments/assets/691698d8-b287-42b6-bfff-f4760b385bef" />

ğŸ“Ÿ Iverilog â€“ Verilog Simulator

Installation

```bash
sudo apt-get install iverilog
```

âœ… Verified with `iverilog -v`
<img width="797" height="658" alt="image" src="https://github.com/user-attachments/assets/353f9567-e2ef-4448-a52d-9e8ffeeb6e08" />

ğŸ“Š GTKWave â€“ Waveform Viewer

**Installation**

```bash
sudo apt-get install gtkwave
```

âœ… Verified with `gtkwave`
<img width="1180" height="663" alt="image" src="https://github.com/user-attachments/assets/24cd9fa2-cc88-4ceb-8ed6-91be2593b6dd" />

---

### âš¡ Ngspice â€“ Circuit Simulator

**Installation**

```bash
sudo apt-get install ngspice
```

âœ… Verified with `ngspice -v`
<img width="808" height="242" alt="image" src="https://github.com/user-attachments/assets/7c65397b-56b1-4670-8fb2-4ae20d74b395" />

---

### ğŸ¨ Magic VLSI â€“ Layout Tool

**Installation**

```bash
# Install dependencies
sudo apt-get install m4 tcsh csh libx11-dev tcl-dev tk-dev \
libcairo2-dev mesa-common-dev libglu1-mesa-dev libncurses-dev

# Clone Magic repo
git clone https://github.com/RTimothyEdwards/magic
cd magic

# Configure, build, install
./configure
make
sudo make install
```

âœ… Verified with `magic`
<img width="1226" height="720" alt="image" src="https://github.com/user-attachments/assets/5f9d6062-99af-43d4-80ec-21015280c80c" />

---

## ğŸ‰ Summary

* âœ… Environment setup complete
* âœ… All required tools installed & verified
* ğŸ› ï¸ Workspace ready for **RTL-to-GDS design flow**

ğŸ“‚ **Repository**: `madesh_varadhan_RISCV_Tapeout_Program`
ğŸ‘¨â€ğŸ’» **Author**: *madesh varadhan*
ğŸ“š **Program**: RISCâ€‘V Reference SoC Tapeout Program


