// Seed: 243314257
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input id_3
);
  always @(*) begin
    id_2 = 1 >= 1;
  end
endmodule
