{"Source Block": ["hdl/library/axi_sysid/axi_sysid.v@50:60@HdlStmAssign", "wire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\nassign rom_addr = up_raddr_s [ROM_ADDR_BITS-1:0];\nassign rom_data_s = (up_raddr_s [ROM_ADDR_BITS + 1'h1: ROM_ADDR_BITS] == 2'h1) ? sys_rom_data :\n                  (up_raddr_s [ROM_ADDR_BITS + 1'h1: ROM_ADDR_BITS] == 2'h2) ? pr_rom_data : 'h0;\n"], "Clone Blocks": [["hdl/library/axi_sysid/axi_sysid.v@53:63", "wire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\nassign rom_addr = up_raddr_s [ROM_ADDR_BITS-1:0];\nassign rom_data_s = (up_raddr_s [ROM_ADDR_BITS + 1'h1: ROM_ADDR_BITS] == 2'h1) ? sys_rom_data :\n                  (up_raddr_s [ROM_ADDR_BITS + 1'h1: ROM_ADDR_BITS] == 2'h2) ? pr_rom_data : 'h0;\n\nup_axi #(\n  .AXI_ADDRESS_WIDTH(ROM_ADDR_BITS+4))\n"], ["hdl/library/axi_sysid/axi_sysid.v@51:61", "wire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\nassign rom_addr = up_raddr_s [ROM_ADDR_BITS-1:0];\nassign rom_data_s = (up_raddr_s [ROM_ADDR_BITS + 1'h1: ROM_ADDR_BITS] == 2'h1) ? sys_rom_data :\n                  (up_raddr_s [ROM_ADDR_BITS + 1'h1: ROM_ADDR_BITS] == 2'h2) ? pr_rom_data : 'h0;\n\n"]], "Diff Content": {"Delete": [[55, "assign up_clk = s_axi_aclk;\n"]], "Add": []}}