
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036052                       # Number of seconds simulated
sim_ticks                                 36052116000                       # Number of ticks simulated
final_tick                                36052116000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1659386                       # Simulator instruction rate (inst/s)
host_op_rate                                  2157756                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4950033885                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676512                       # Number of bytes of host memory used
host_seconds                                     7.28                       # Real time elapsed on the host
sim_insts                                    12085629                       # Number of instructions simulated
sim_ops                                      15715369                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            65984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           166976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              232960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        65984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          65984                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst              1031                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2609                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3640                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             1830239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data             4631517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                6461757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        1830239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1830239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            1830239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data            4631517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               6461757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3640                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  232960                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   232960                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                230                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                199                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                280                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                277                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                361                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                200                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                177                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               221                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               274                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               317                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               249                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                73                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    36052011000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3640                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3640                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          898                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     258.708241                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    158.359948                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    289.345684                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           361     40.20%     40.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          241     26.84%     67.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           97     10.80%     77.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           48      5.35%     83.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           38      4.23%     87.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           12      1.34%     88.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      1.67%     90.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           20      2.23%     92.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           66      7.35%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           898                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      55887000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                124137000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18200000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15353.57                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34103.57                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          6.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       6.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.05                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.05                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2739                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.25                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     9904398.63                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.25                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   4076940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   2159355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 13937280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          130918320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              50689530                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               3336000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        490197150                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        165784800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        8264891400                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9125990775                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             253.133289                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           35932322250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2633000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       55410000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   34425543000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    431702000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       61750750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1075077250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2356200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1248555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 12052320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          72527520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              34690770                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4948800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        328129620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         36963360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        8436459180                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8929376325                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             247.679672                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           35963146000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       9178250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       30692000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   35147311000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     96243250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       49042500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    719649000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    76                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     36052116000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         36052116                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    12085629                       # Number of instructions committed
system.cpu.committedOps                      15715369                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              14770876                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2255477                       # Number of float alu accesses
system.cpu.num_func_calls                       11632                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       477934                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     14770876                       # number of integer instructions
system.cpu.num_fp_insts                       2255477                       # number of float instructions
system.cpu.num_int_register_reads            34273244                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12587729                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              2189669                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1942688                       # number of times the floating registers were written
system.cpu.num_cc_register_reads              5849187                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            10818019                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2440490                       # number of memory refs
system.cpu.num_load_insts                     1774377                       # Number of load instructions
system.cpu.num_store_insts                     666113                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   36052116                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            516088                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  6478      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  12328577     78.45%     78.49% # Class of executed instruction
system.cpu.op_class::IntMult                       52      0.00%     78.49% # Class of executed instruction
system.cpu.op_class::IntDiv                      1511      0.01%     78.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                  938261      5.97%     84.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::MemRead                   769563      4.90%     89.37% # Class of executed instruction
system.cpu.op_class::MemWrite                  353785      2.25%     91.62% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1004814      6.39%     98.01% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             312328      1.99%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   15715369                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1798                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1018.617184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2437673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            863.810418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         748126000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1018.617184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994743                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994743                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          952                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4883812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4883812                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1772090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1772090                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       665583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         665583                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2437673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2437673                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2437673                       # number of overall hits
system.cpu.dcache.overall_hits::total         2437673                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2290                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          532                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2822                       # number of overall misses
system.cpu.dcache.overall_misses::total          2822                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    237629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    237629000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     55377000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55377000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    293006000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    293006000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    293006000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    293006000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1774380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1774380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       666115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       666115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2440495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2440495                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2440495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2440495                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001291                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000799                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001156                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001156                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001156                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001156                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 103768.122271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103768.122271                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 104092.105263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104092.105263                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 103829.199150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103829.199150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 103829.199150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103829.199150                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          575                       # number of writebacks
system.cpu.dcache.writebacks::total               575                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2290                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          532                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2822                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    233049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    233049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     54313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     54313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    287362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    287362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    287362000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    287362000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001156                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001156                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001156                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001156                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 101768.122271                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 101768.122271                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 102092.105263                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102092.105263                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 101829.199150                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101829.199150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 101829.199150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101829.199150                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               252                       # number of replacements
system.cpu.icache.tags.tagsinuse           672.644691                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15384650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1031                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14922.065955                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   672.644691                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.656880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.656880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          779                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          549                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.760742                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30772393                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30772393                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     15384650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15384650                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15384650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15384650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15384650                       # number of overall hits
system.cpu.icache.overall_hits::total        15384650                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1031                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1031                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1031                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1031                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1031                       # number of overall misses
system.cpu.icache.overall_misses::total          1031                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    114474000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114474000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    114474000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114474000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    114474000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114474000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15385681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15385681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15385681                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15385681                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15385681                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15385681                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 111032.007759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 111032.007759                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 111032.007759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 111032.007759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 111032.007759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 111032.007759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1031                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1031                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1031                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1031                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1031                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1031                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    112412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    112412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    112412000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112412000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 109032.007759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 109032.007759                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 109032.007759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 109032.007759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 109032.007759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 109032.007759                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           5903                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3321                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           575                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1475                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                532                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               532                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3321                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2314                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7442                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9756                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        65984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       217408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   283392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3853                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001298                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.036005                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3848     99.87%     99.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3853                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              7053000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3093000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             8466000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              393.703659                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     48                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  362                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.132597                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks   393.703659                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.012015                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.012015                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.011047                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                47767                       # Number of tag accesses
system.l2cache.tags.data_accesses               47767                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          575                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          575                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            30                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               30                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          183                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          183                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.data              213                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 213                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.data             213                       # number of overall hits
system.l2cache.overall_hits::total                213                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          502                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            502                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1031                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         2107                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3138                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1031                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2609                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3640                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1031                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2609                       # number of overall misses
system.l2cache.overall_misses::total             3640                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     52087000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     52087000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    109318000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    222336000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    331654000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    109318000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    274423000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    383741000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    109318000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    274423000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    383741000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          575                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          575                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          532                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          532                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1031                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2290                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3321                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1031                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2822                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3853                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1031                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2822                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3853                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.943609                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.943609                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.920087                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.944896                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.924522                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.944718                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.924522                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.944718                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 103758.964143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 103758.964143                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 106031.037827                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 105522.543901                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 105689.611217                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 106031.037827                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 105183.211959                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 105423.351648                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 106031.037827                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 105183.211959                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 105423.351648                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.CleanEvict_mshr_misses::writebacks         1471                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1471                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          502                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          502                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1031                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         2107                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3138                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1031                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2609                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3640                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1031                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2609                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3640                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     42047000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     42047000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     88698000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    180196000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    268894000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     88698000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    222243000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    310941000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     88698000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    222243000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    310941000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.943609                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.943609                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.920087                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.944896                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.924522                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.944718                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.924522                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.944718                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 83758.964143                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83758.964143                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 86031.037827                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85522.543901                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85689.611217                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 86031.037827                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 85183.211959                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85423.351648                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 86031.037827                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 85183.211959                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85423.351648                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          5110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  36052116000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3138                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1470                       # Transaction distribution
system.membus.trans_dist::ReadExReq               502                       # Transaction distribution
system.membus.trans_dist::ReadExResp              502                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3138                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         8750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         8750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       232960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       232960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  232960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3640                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3640    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3640                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5110000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           19354000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
