// Seed: 3727768239
module module_0 #(
    parameter id_2 = 32'd22
);
  wire id_1, _id_2;
  wire ["" : id_2] id_3;
endmodule
module module_1 #(
    parameter id_8 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire _id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wand id_4;
  output reg id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_11 = id_10;
  wire \id_12 ;
  ;
  module_0 modCall_1 ();
  assign id_4 = id_6 ? 1 : id_11[id_8];
  wire  id_13 = \id_12 ;
  logic id_14;
  ;
  always_comb @(posedge 1 or -1'b0) id_3 = -1;
endmodule
