// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgRB_dout,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_empty_n,
        imgRB_read,
        imgRgb_din,
        imgRgb_num_data_valid,
        imgRgb_fifo_cap,
        imgRgb_full_n,
        imgRgb_write,
        pixWindow_322_i,
        pixWindow_321_i,
        pixWindow_320_i,
        pixWindow_325_i,
        pixWindow_324_i,
        pixWindow_323_i,
        pixWindow_328_i,
        pixWindow_327_i,
        pixWindow_326_i,
        pixWindow_208_i,
        pixWindow_207_i,
        pixWindow_206_i,
        pixWindow_205_i,
        pixWindow_204_i,
        pixWindow_203_i,
        pixWindow_202_i,
        pixWindow_201_i,
        pixWindow_200_i,
        pixWindow_196_i,
        pixWindow_195_i,
        pixWindow_194_i,
        pixWindow_193_i,
        pixWindow_192_i,
        pixWindow_191_i,
        pixWindow_190_i,
        pixWindow_189_i,
        pixWindow_188_i,
        pixWindow_184_i,
        pixWindow_183_i,
        pixWindow_182_i,
        pixWindow_181_i,
        pixWindow_180_i,
        pixWindow_179_i,
        pixWindow_178_i,
        pixWindow_177_i,
        pixWindow_i,
        p_0_2_0_0_01168_31942_lcssa2037_i,
        p_0_1_0_0_01167_31939_lcssa2035_i,
        p_0_0_0_0_01166_31936_lcssa2033_i,
        add_ln878_1_i,
        cmp310_i,
        cmp310_1_i,
        cmp478_i,
        lineBuffer_1_i_address0,
        lineBuffer_1_i_ce0,
        lineBuffer_1_i_we0,
        lineBuffer_1_i_d0,
        lineBuffer_1_i_address1,
        lineBuffer_1_i_ce1,
        lineBuffer_1_i_q1,
        lineBuffer_i_address0,
        lineBuffer_i_ce0,
        lineBuffer_i_we0,
        lineBuffer_i_d0,
        lineBuffer_i_address1,
        lineBuffer_i_ce1,
        lineBuffer_i_q1,
        empty,
        cmp59_i,
        pixWindow_331_i_out,
        pixWindow_331_i_out_ap_vld,
        pixWindow_330_i_out,
        pixWindow_330_i_out_ap_vld,
        pixWindow_329_i_out,
        pixWindow_329_i_out_ap_vld,
        pixWindow_334_i_out,
        pixWindow_334_i_out_ap_vld,
        pixWindow_333_i_out,
        pixWindow_333_i_out_ap_vld,
        pixWindow_332_i_out,
        pixWindow_332_i_out_ap_vld,
        pixWindow_337_i_out,
        pixWindow_337_i_out_ap_vld,
        pixWindow_336_i_out,
        pixWindow_336_i_out_ap_vld,
        pixWindow_335_i_out,
        pixWindow_335_i_out_ap_vld,
        pixWindow_244_i_out,
        pixWindow_244_i_out_ap_vld,
        pixWindow_243_i_out,
        pixWindow_243_i_out_ap_vld,
        pixWindow_242_i_out,
        pixWindow_242_i_out_ap_vld,
        pixWindow_241_i_out,
        pixWindow_241_i_out_ap_vld,
        pixWindow_240_i_out,
        pixWindow_240_i_out_ap_vld,
        pixWindow_239_i_out,
        pixWindow_239_i_out_ap_vld,
        pixWindow_238_i_out,
        pixWindow_238_i_out_ap_vld,
        pixWindow_237_i_out,
        pixWindow_237_i_out_ap_vld,
        pixWindow_236_i_out,
        pixWindow_236_i_out_ap_vld,
        pixWindow_232_i_out,
        pixWindow_232_i_out_ap_vld,
        pixWindow_231_i_out,
        pixWindow_231_i_out_ap_vld,
        pixWindow_230_i_out,
        pixWindow_230_i_out_ap_vld,
        pixWindow_229_i_out,
        pixWindow_229_i_out_ap_vld,
        pixWindow_228_i_out,
        pixWindow_228_i_out_ap_vld,
        pixWindow_227_i_out,
        pixWindow_227_i_out_ap_vld,
        pixWindow_226_i_out,
        pixWindow_226_i_out_ap_vld,
        pixWindow_225_i_out,
        pixWindow_225_i_out_ap_vld,
        pixWindow_224_i_out,
        pixWindow_224_i_out_ap_vld,
        pixWindow_220_i_out,
        pixWindow_220_i_out_ap_vld,
        pixWindow_219_i_out,
        pixWindow_219_i_out_ap_vld,
        pixWindow_218_i_out,
        pixWindow_218_i_out_ap_vld,
        pixWindow_217_i_out,
        pixWindow_217_i_out_ap_vld,
        pixWindow_216_i_out,
        pixWindow_216_i_out_ap_vld,
        pixWindow_215_i_out,
        pixWindow_215_i_out_ap_vld,
        pixWindow_214_i_out,
        pixWindow_214_i_out_ap_vld,
        pixWindow_213_i_out,
        pixWindow_213_i_out_ap_vld,
        pixWindow_212_i_out,
        pixWindow_212_i_out_ap_vld,
        p_0_2_0_0_01168_31944_i_out,
        p_0_2_0_0_01168_31944_i_out_ap_vld,
        p_0_1_0_0_01167_31941_i_out,
        p_0_1_0_0_01167_31941_i_out_ap_vld,
        p_0_0_0_0_01166_31938_i_out,
        p_0_0_0_0_01166_31938_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [119:0] imgRB_dout;
input  [2:0] imgRB_num_data_valid;
input  [2:0] imgRB_fifo_cap;
input   imgRB_empty_n;
output   imgRB_read;
output  [119:0] imgRgb_din;
input  [2:0] imgRgb_num_data_valid;
input  [2:0] imgRgb_fifo_cap;
input   imgRgb_full_n;
output   imgRgb_write;
input  [9:0] pixWindow_322_i;
input  [9:0] pixWindow_321_i;
input  [9:0] pixWindow_320_i;
input  [9:0] pixWindow_325_i;
input  [9:0] pixWindow_324_i;
input  [9:0] pixWindow_323_i;
input  [9:0] pixWindow_328_i;
input  [9:0] pixWindow_327_i;
input  [9:0] pixWindow_326_i;
input  [9:0] pixWindow_208_i;
input  [9:0] pixWindow_207_i;
input  [9:0] pixWindow_206_i;
input  [9:0] pixWindow_205_i;
input  [9:0] pixWindow_204_i;
input  [9:0] pixWindow_203_i;
input  [9:0] pixWindow_202_i;
input  [9:0] pixWindow_201_i;
input  [9:0] pixWindow_200_i;
input  [9:0] pixWindow_196_i;
input  [9:0] pixWindow_195_i;
input  [9:0] pixWindow_194_i;
input  [9:0] pixWindow_193_i;
input  [9:0] pixWindow_192_i;
input  [9:0] pixWindow_191_i;
input  [9:0] pixWindow_190_i;
input  [9:0] pixWindow_189_i;
input  [9:0] pixWindow_188_i;
input  [9:0] pixWindow_184_i;
input  [9:0] pixWindow_183_i;
input  [9:0] pixWindow_182_i;
input  [9:0] pixWindow_181_i;
input  [9:0] pixWindow_180_i;
input  [9:0] pixWindow_179_i;
input  [9:0] pixWindow_178_i;
input  [9:0] pixWindow_177_i;
input  [9:0] pixWindow_i;
input  [9:0] p_0_2_0_0_01168_31942_lcssa2037_i;
input  [9:0] p_0_1_0_0_01167_31939_lcssa2035_i;
input  [9:0] p_0_0_0_0_01166_31936_lcssa2033_i;
input  [7:0] add_ln878_1_i;
input  [0:0] cmp310_i;
input  [0:0] cmp310_1_i;
input  [0:0] cmp478_i;
output  [7:0] lineBuffer_1_i_address0;
output   lineBuffer_1_i_ce0;
output   lineBuffer_1_i_we0;
output  [119:0] lineBuffer_1_i_d0;
output  [7:0] lineBuffer_1_i_address1;
output   lineBuffer_1_i_ce1;
input  [119:0] lineBuffer_1_i_q1;
output  [7:0] lineBuffer_i_address0;
output   lineBuffer_i_ce0;
output   lineBuffer_i_we0;
output  [119:0] lineBuffer_i_d0;
output  [7:0] lineBuffer_i_address1;
output   lineBuffer_i_ce1;
input  [119:0] lineBuffer_i_q1;
input  [9:0] empty;
input  [0:0] cmp59_i;
output  [9:0] pixWindow_331_i_out;
output   pixWindow_331_i_out_ap_vld;
output  [9:0] pixWindow_330_i_out;
output   pixWindow_330_i_out_ap_vld;
output  [9:0] pixWindow_329_i_out;
output   pixWindow_329_i_out_ap_vld;
output  [9:0] pixWindow_334_i_out;
output   pixWindow_334_i_out_ap_vld;
output  [9:0] pixWindow_333_i_out;
output   pixWindow_333_i_out_ap_vld;
output  [9:0] pixWindow_332_i_out;
output   pixWindow_332_i_out_ap_vld;
output  [9:0] pixWindow_337_i_out;
output   pixWindow_337_i_out_ap_vld;
output  [9:0] pixWindow_336_i_out;
output   pixWindow_336_i_out_ap_vld;
output  [9:0] pixWindow_335_i_out;
output   pixWindow_335_i_out_ap_vld;
output  [9:0] pixWindow_244_i_out;
output   pixWindow_244_i_out_ap_vld;
output  [9:0] pixWindow_243_i_out;
output   pixWindow_243_i_out_ap_vld;
output  [9:0] pixWindow_242_i_out;
output   pixWindow_242_i_out_ap_vld;
output  [9:0] pixWindow_241_i_out;
output   pixWindow_241_i_out_ap_vld;
output  [9:0] pixWindow_240_i_out;
output   pixWindow_240_i_out_ap_vld;
output  [9:0] pixWindow_239_i_out;
output   pixWindow_239_i_out_ap_vld;
output  [9:0] pixWindow_238_i_out;
output   pixWindow_238_i_out_ap_vld;
output  [9:0] pixWindow_237_i_out;
output   pixWindow_237_i_out_ap_vld;
output  [9:0] pixWindow_236_i_out;
output   pixWindow_236_i_out_ap_vld;
output  [9:0] pixWindow_232_i_out;
output   pixWindow_232_i_out_ap_vld;
output  [9:0] pixWindow_231_i_out;
output   pixWindow_231_i_out_ap_vld;
output  [9:0] pixWindow_230_i_out;
output   pixWindow_230_i_out_ap_vld;
output  [9:0] pixWindow_229_i_out;
output   pixWindow_229_i_out_ap_vld;
output  [9:0] pixWindow_228_i_out;
output   pixWindow_228_i_out_ap_vld;
output  [9:0] pixWindow_227_i_out;
output   pixWindow_227_i_out_ap_vld;
output  [9:0] pixWindow_226_i_out;
output   pixWindow_226_i_out_ap_vld;
output  [9:0] pixWindow_225_i_out;
output   pixWindow_225_i_out_ap_vld;
output  [9:0] pixWindow_224_i_out;
output   pixWindow_224_i_out_ap_vld;
output  [9:0] pixWindow_220_i_out;
output   pixWindow_220_i_out_ap_vld;
output  [9:0] pixWindow_219_i_out;
output   pixWindow_219_i_out_ap_vld;
output  [9:0] pixWindow_218_i_out;
output   pixWindow_218_i_out_ap_vld;
output  [9:0] pixWindow_217_i_out;
output   pixWindow_217_i_out_ap_vld;
output  [9:0] pixWindow_216_i_out;
output   pixWindow_216_i_out_ap_vld;
output  [9:0] pixWindow_215_i_out;
output   pixWindow_215_i_out_ap_vld;
output  [9:0] pixWindow_214_i_out;
output   pixWindow_214_i_out_ap_vld;
output  [9:0] pixWindow_213_i_out;
output   pixWindow_213_i_out_ap_vld;
output  [9:0] pixWindow_212_i_out;
output   pixWindow_212_i_out_ap_vld;
output  [9:0] p_0_2_0_0_01168_31944_i_out;
output   p_0_2_0_0_01168_31944_i_out_ap_vld;
output  [9:0] p_0_1_0_0_01167_31941_i_out;
output   p_0_1_0_0_01167_31941_i_out_ap_vld;
output  [9:0] p_0_0_0_0_01166_31938_i_out;
output   p_0_0_0_0_01166_31938_i_out_ap_vld;

reg ap_idle;
reg imgRB_read;
reg imgRgb_write;
reg lineBuffer_1_i_ce0;
reg lineBuffer_1_i_we0;
reg lineBuffer_1_i_ce1;
reg lineBuffer_i_ce0;
reg lineBuffer_i_we0;
reg lineBuffer_i_ce1;
reg pixWindow_331_i_out_ap_vld;
reg pixWindow_330_i_out_ap_vld;
reg pixWindow_329_i_out_ap_vld;
reg pixWindow_334_i_out_ap_vld;
reg pixWindow_333_i_out_ap_vld;
reg pixWindow_332_i_out_ap_vld;
reg pixWindow_337_i_out_ap_vld;
reg pixWindow_336_i_out_ap_vld;
reg pixWindow_335_i_out_ap_vld;
reg pixWindow_244_i_out_ap_vld;
reg pixWindow_243_i_out_ap_vld;
reg pixWindow_242_i_out_ap_vld;
reg pixWindow_241_i_out_ap_vld;
reg pixWindow_240_i_out_ap_vld;
reg pixWindow_239_i_out_ap_vld;
reg pixWindow_238_i_out_ap_vld;
reg pixWindow_237_i_out_ap_vld;
reg pixWindow_236_i_out_ap_vld;
reg pixWindow_232_i_out_ap_vld;
reg pixWindow_231_i_out_ap_vld;
reg pixWindow_230_i_out_ap_vld;
reg pixWindow_229_i_out_ap_vld;
reg pixWindow_228_i_out_ap_vld;
reg pixWindow_227_i_out_ap_vld;
reg pixWindow_226_i_out_ap_vld;
reg pixWindow_225_i_out_ap_vld;
reg pixWindow_224_i_out_ap_vld;
reg pixWindow_220_i_out_ap_vld;
reg pixWindow_219_i_out_ap_vld;
reg pixWindow_218_i_out_ap_vld;
reg pixWindow_217_i_out_ap_vld;
reg pixWindow_216_i_out_ap_vld;
reg pixWindow_215_i_out_ap_vld;
reg pixWindow_214_i_out_ap_vld;
reg pixWindow_213_i_out_ap_vld;
reg pixWindow_212_i_out_ap_vld;
reg p_0_2_0_0_01168_31944_i_out_ap_vld;
reg p_0_1_0_0_01167_31941_i_out_ap_vld;
reg p_0_0_0_0_01166_31938_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln881_reg_6419;
reg   [0:0] icmp_ln891_reg_6428;
wire   [0:0] cmp59_i_read_reg_6379;
reg    ap_predicate_op162_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln1052_reg_6475;
reg   [0:0] and_ln1052_reg_6475_pp0_iter6_reg;
reg    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln881_fu_1710_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    imgRB_blk_n;
wire    ap_block_pp0_stage0;
wire    imgRgb_blk_n;
reg   [9:0] pixWindow_294_reg_1027;
reg   [9:0] right_12_reg_1208;
reg   [9:0] right_12_reg_1208_pp0_iter4_reg;
wire    ap_block_pp0_stage0_11001;
reg   [9:0] right_12_reg_1208_pp0_iter5_reg;
reg   [9:0] right_12_reg_1208_pp0_iter6_reg;
reg   [9:0] right_11_reg_1218;
reg   [9:0] right_11_reg_1218_pp0_iter4_reg;
reg   [9:0] right_11_reg_1218_pp0_iter5_reg;
reg   [9:0] right_9_reg_1228;
reg   [9:0] right_9_reg_1228_pp0_iter4_reg;
reg   [9:0] right_9_reg_1228_pp0_iter5_reg;
reg   [9:0] right_9_reg_1228_pp0_iter6_reg;
reg   [9:0] right_reg_1238;
reg   [9:0] right_reg_1238_pp0_iter4_reg;
reg   [9:0] right_reg_1238_pp0_iter5_reg;
reg   [9:0] pix_28_reg_1248;
reg   [9:0] pix_28_reg_1248_pp0_iter4_reg;
reg   [9:0] pix_28_reg_1248_pp0_iter5_reg;
reg   [9:0] pix_28_reg_1248_pp0_iter6_reg;
reg   [9:0] pix_reg_1258;
reg   [9:0] pix_reg_1258_pp0_iter4_reg;
reg   [9:0] pix_reg_1258_pp0_iter5_reg;
reg   [9:0] right_16_reg_1286;
reg   [9:0] right_16_reg_1286_pp0_iter4_reg;
reg   [9:0] right_16_reg_1286_pp0_iter5_reg;
reg   [9:0] right_15_reg_1296;
reg   [9:0] right_15_reg_1296_pp0_iter4_reg;
reg   [9:0] right_15_reg_1296_pp0_iter5_reg;
reg   [9:0] right_15_reg_1296_pp0_iter6_reg;
reg   [9:0] right_14_reg_1306;
reg   [9:0] right_14_reg_1306_pp0_iter4_reg;
reg   [9:0] right_14_reg_1306_pp0_iter5_reg;
reg   [9:0] right_13_reg_1424;
reg   [9:0] right_13_reg_1424_pp0_iter5_reg;
reg   [9:0] right_10_reg_1434;
reg   [9:0] right_10_reg_1434_pp0_iter5_reg;
reg   [9:0] pix_29_reg_1444;
reg   [9:0] pix_29_reg_1444_pp0_iter5_reg;
wire   [0:0] cmp59_i_read_read_fu_458_p2;
wire   [0:0] cmp310_1_i_read_reg_6399;
wire   [0:0] cmp310_i_read_reg_6409;
reg   [0:0] icmp_ln881_reg_6419_pp0_iter1_reg;
reg   [0:0] icmp_ln881_reg_6419_pp0_iter2_reg;
reg   [0:0] icmp_ln881_reg_6419_pp0_iter3_reg;
reg   [0:0] icmp_ln881_reg_6419_pp0_iter4_reg;
reg   [0:0] icmp_ln881_reg_6419_pp0_iter5_reg;
wire   [7:0] add_ln886_fu_1716_p2;
reg   [7:0] add_ln886_reg_6423;
wire   [0:0] icmp_ln891_fu_1732_p2;
reg   [0:0] icmp_ln891_reg_6428_pp0_iter1_reg;
reg   [0:0] icmp_ln891_reg_6428_pp0_iter2_reg;
wire   [0:0] cmp161_i_fu_1738_p2;
reg   [0:0] cmp161_i_reg_6432;
reg   [0:0] cmp161_i_reg_6432_pp0_iter1_reg;
reg   [0:0] cmp161_i_reg_6432_pp0_iter2_reg;
wire   [0:0] and_ln1052_fu_1758_p2;
reg   [0:0] and_ln1052_reg_6475_pp0_iter1_reg;
reg   [0:0] and_ln1052_reg_6475_pp0_iter2_reg;
reg   [0:0] and_ln1052_reg_6475_pp0_iter3_reg;
reg   [0:0] and_ln1052_reg_6475_pp0_iter4_reg;
reg   [0:0] and_ln1052_reg_6475_pp0_iter5_reg;
reg   [7:0] lineBuffer_i_addr_reg_6479;
reg   [7:0] lineBuffer_1_i_addr_reg_6485;
reg   [7:0] lineBuffer_1_i_addr_reg_6485_pp0_iter2_reg;
reg   [119:0] InPix_reg_6491;
wire   [9:0] pixBuf_127_fu_1785_p1;
reg   [9:0] pixWindow_295_reg_6556;
reg   [9:0] pixWindow_295_reg_6556_pp0_iter3_reg;
reg   [9:0] pixWindow_295_reg_6556_pp0_iter4_reg;
reg   [9:0] pixWindow_295_reg_6556_pp0_iter5_reg;
reg   [9:0] pixWindow_296_reg_6566;
reg   [9:0] pixWindow_296_reg_6566_pp0_iter3_reg;
reg   [9:0] pixWindow_296_reg_6566_pp0_iter4_reg;
reg   [9:0] pixWindow_296_reg_6566_pp0_iter5_reg;
reg   [9:0] pixWindow_297_reg_6576;
reg   [9:0] pixWindow_297_reg_6576_pp0_iter3_reg;
reg   [9:0] pixWindow_297_reg_6576_pp0_iter4_reg;
reg   [9:0] pixWindow_297_reg_6576_pp0_iter5_reg;
wire   [9:0] pixWindow_241_fu_1908_p1;
reg   [9:0] pixWindow_241_reg_6586;
reg   [9:0] pixWindow_242_reg_6598;
reg   [9:0] pixWindow_243_reg_6610;
reg   [9:0] pixWindow_244_reg_6622;
reg   [9:0] pixWindow_245_reg_6629;
reg   [9:0] pixWindow_246_reg_6636;
reg   [9:0] pixWindow_247_reg_6643;
reg   [9:0] pixWindow_248_reg_6650;
reg   [9:0] pixWindow_249_reg_6657;
reg   [9:0] pixWindow_250_reg_6664;
reg   [9:0] pixWindow_251_reg_6671;
reg   [9:0] pixWindow_252_reg_6678;
wire   [9:0] pixWindow_229_fu_2022_p1;
reg   [9:0] pixWindow_229_reg_6685;
reg   [9:0] pixWindow_230_reg_6694;
reg   [9:0] pixWindow_231_reg_6703;
reg   [9:0] pixWindow_232_reg_6712;
reg   [9:0] pixWindow_233_reg_6717;
reg   [9:0] pixWindow_234_reg_6722;
reg   [9:0] pixWindow_235_reg_6727;
reg   [9:0] pixWindow_236_reg_6732;
reg   [9:0] pixWindow_237_reg_6737;
reg   [9:0] pixWindow_301_reg_6742;
reg   [9:0] pixWindow_301_reg_6742_pp0_iter4_reg;
reg   [9:0] pixWindow_301_reg_6742_pp0_iter5_reg;
reg   [9:0] pixWindow_302_reg_6747;
reg   [9:0] pixWindow_302_reg_6747_pp0_iter4_reg;
reg   [9:0] pixWindow_302_reg_6747_pp0_iter5_reg;
reg   [9:0] pixWindow_303_reg_6752;
reg   [9:0] pixWindow_303_reg_6752_pp0_iter4_reg;
reg   [9:0] pixWindow_303_reg_6752_pp0_iter5_reg;
reg   [9:0] pixWindow_298_reg_6758;
reg   [9:0] pixWindow_298_reg_6758_pp0_iter4_reg;
reg   [9:0] pixWindow_298_reg_6758_pp0_iter5_reg;
reg   [9:0] pixWindow_299_reg_6763;
reg   [9:0] pixWindow_299_reg_6763_pp0_iter4_reg;
reg   [9:0] pixWindow_299_reg_6763_pp0_iter5_reg;
reg   [9:0] pixWindow_300_reg_6768;
reg   [9:0] pixWindow_300_reg_6768_pp0_iter4_reg;
reg   [9:0] pixWindow_300_reg_6768_pp0_iter5_reg;
reg   [9:0] p_0_0_0_0_01166_31938_i_load_reg_6773;
reg   [9:0] p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter4_reg;
reg   [9:0] p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter5_reg;
reg   [9:0] p_0_1_0_0_01167_31941_i_load_reg_6778;
reg   [9:0] p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter4_reg;
reg   [9:0] p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter5_reg;
reg   [9:0] p_0_2_0_0_01168_31944_i_load_reg_6783;
reg   [9:0] p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter4_reg;
reg   [9:0] p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter5_reg;
reg   [9:0] pixWindow_193_reg_6789;
reg   [9:0] pixWindow_193_reg_6789_pp0_iter4_reg;
reg   [9:0] pixWindow_193_reg_6789_pp0_iter5_reg;
reg   [9:0] pixWindow_194_reg_6794;
reg   [9:0] pixWindow_194_reg_6794_pp0_iter4_reg;
reg   [9:0] pixWindow_194_reg_6794_pp0_iter5_reg;
reg   [9:0] pixWindow_195_reg_6799;
reg   [9:0] pixWindow_195_reg_6799_pp0_iter4_reg;
reg   [9:0] pixWindow_195_reg_6799_pp0_iter5_reg;
reg   [9:0] pixWindow_196_reg_6805;
reg   [9:0] pixWindow_196_reg_6805_pp0_iter4_reg;
reg   [9:0] pixWindow_196_reg_6805_pp0_iter5_reg;
reg   [9:0] pixWindow_197_reg_6810;
reg   [9:0] pixWindow_197_reg_6810_pp0_iter4_reg;
reg   [9:0] pixWindow_197_reg_6810_pp0_iter5_reg;
reg   [9:0] pixWindow_198_reg_6815;
reg   [9:0] pixWindow_198_reg_6815_pp0_iter4_reg;
reg   [9:0] pixWindow_198_reg_6815_pp0_iter5_reg;
reg   [9:0] pixWindow_199_reg_6821;
reg   [9:0] pixWindow_199_reg_6821_pp0_iter4_reg;
reg   [9:0] pixWindow_199_reg_6821_pp0_iter5_reg;
reg   [9:0] pixWindow_200_reg_6826;
reg   [9:0] pixWindow_200_reg_6826_pp0_iter4_reg;
reg   [9:0] pixWindow_200_reg_6826_pp0_iter5_reg;
reg   [9:0] pixWindow_201_reg_6831;
reg   [9:0] pixWindow_201_reg_6831_pp0_iter4_reg;
reg   [9:0] pixWindow_201_reg_6831_pp0_iter5_reg;
reg   [9:0] pixWindow_205_reg_6837;
reg   [9:0] pixWindow_205_reg_6837_pp0_iter4_reg;
reg   [9:0] pixWindow_205_reg_6837_pp0_iter5_reg;
reg   [9:0] pixWindow_206_reg_6842;
reg   [9:0] pixWindow_206_reg_6842_pp0_iter4_reg;
reg   [9:0] pixWindow_206_reg_6842_pp0_iter5_reg;
reg   [9:0] pixWindow_207_reg_6847;
reg   [9:0] pixWindow_207_reg_6847_pp0_iter4_reg;
reg   [9:0] pixWindow_207_reg_6847_pp0_iter5_reg;
reg   [9:0] pixWindow_208_reg_6853;
reg   [9:0] pixWindow_208_reg_6853_pp0_iter4_reg;
reg   [9:0] pixWindow_208_reg_6853_pp0_iter5_reg;
reg   [9:0] pixWindow_209_reg_6858;
reg   [9:0] pixWindow_209_reg_6858_pp0_iter4_reg;
reg   [9:0] pixWindow_209_reg_6858_pp0_iter5_reg;
reg   [9:0] pixWindow_210_reg_6863;
reg   [9:0] pixWindow_210_reg_6863_pp0_iter4_reg;
reg   [9:0] pixWindow_210_reg_6863_pp0_iter5_reg;
reg   [9:0] pixWindow_211_reg_6869;
reg   [9:0] pixWindow_211_reg_6869_pp0_iter4_reg;
reg   [9:0] pixWindow_211_reg_6869_pp0_iter5_reg;
reg   [9:0] pixWindow_212_reg_6874;
reg   [9:0] pixWindow_212_reg_6874_pp0_iter4_reg;
reg   [9:0] pixWindow_212_reg_6874_pp0_iter5_reg;
reg   [9:0] pixWindow_213_reg_6879;
reg   [9:0] pixWindow_213_reg_6879_pp0_iter4_reg;
reg   [9:0] pixWindow_213_reg_6879_pp0_iter5_reg;
reg   [9:0] pixWindow_217_reg_6885;
reg   [9:0] pixWindow_217_reg_6885_pp0_iter4_reg;
reg   [9:0] pixWindow_217_reg_6885_pp0_iter5_reg;
reg   [9:0] pixWindow_218_reg_6890;
reg   [9:0] pixWindow_218_reg_6890_pp0_iter4_reg;
reg   [9:0] pixWindow_218_reg_6890_pp0_iter5_reg;
reg   [9:0] pixWindow_219_reg_6895;
reg   [9:0] pixWindow_219_reg_6895_pp0_iter4_reg;
reg   [9:0] pixWindow_219_reg_6895_pp0_iter5_reg;
reg   [9:0] pixWindow_220_reg_6901;
reg   [9:0] pixWindow_220_reg_6901_pp0_iter4_reg;
reg   [9:0] pixWindow_220_reg_6901_pp0_iter5_reg;
reg   [9:0] pixWindow_221_reg_6906;
reg   [9:0] pixWindow_221_reg_6906_pp0_iter4_reg;
reg   [9:0] pixWindow_221_reg_6906_pp0_iter5_reg;
reg   [9:0] pixWindow_222_reg_6911;
reg   [9:0] pixWindow_222_reg_6911_pp0_iter4_reg;
reg   [9:0] pixWindow_222_reg_6911_pp0_iter5_reg;
reg   [9:0] pixWindow_223_reg_6917;
reg   [9:0] pixWindow_223_reg_6917_pp0_iter4_reg;
reg   [9:0] pixWindow_223_reg_6917_pp0_iter5_reg;
reg   [9:0] pixWindow_224_reg_6922;
reg   [9:0] pixWindow_224_reg_6922_pp0_iter4_reg;
reg   [9:0] pixWindow_224_reg_6922_pp0_iter5_reg;
reg   [9:0] pixWindow_225_reg_6927;
reg   [9:0] pixWindow_225_reg_6927_pp0_iter4_reg;
reg   [9:0] pixWindow_225_reg_6927_pp0_iter5_reg;
wire   [9:0] select_ln957_5_fu_2337_p3;
wire   [9:0] select_ln957_8_fu_2357_p3;
wire   [9:0] select_ln957_11_fu_2377_p3;
wire   [9:0] select_ln957_14_fu_2397_p3;
wire   [9:0] select_ln957_15_fu_2403_p3;
wire   [9:0] select_ln957_18_fu_2423_p3;
wire   [9:0] select_ln957_21_fu_2443_p3;
wire   [9:0] select_ln957_24_fu_2463_p3;
wire   [9:0] select_ln957_27_fu_2480_p3;
wire   [9:0] select_ln957_30_fu_2503_p3;
wire   [9:0] select_ln957_33_fu_2526_p3;
wire   [9:0] select_ln957_36_fu_2549_p3;
wire   [10:0] zext_ln1023_fu_2700_p1;
reg   [10:0] zext_ln1023_reg_6993;
wire   [10:0] zext_ln1023_1_fu_2704_p1;
reg   [10:0] zext_ln1023_1_reg_6998;
wire   [10:0] sub_ln1023_fu_2708_p2;
reg   [10:0] sub_ln1023_reg_7003;
wire   [9:0] trunc_ln61_fu_2714_p1;
reg   [9:0] trunc_ln61_reg_7008;
wire   [10:0] zext_ln1024_fu_2718_p1;
reg   [10:0] zext_ln1024_reg_7014;
wire   [10:0] zext_ln1024_1_fu_2722_p1;
reg   [10:0] zext_ln1024_1_reg_7019;
wire   [10:0] sub_ln1024_fu_2726_p2;
reg   [10:0] sub_ln1024_reg_7024;
wire   [9:0] trunc_ln61_16_fu_2732_p1;
reg   [9:0] trunc_ln61_16_reg_7029;
wire   [10:0] zext_ln1025_fu_2736_p1;
reg   [10:0] zext_ln1025_reg_7035;
wire   [10:0] zext_ln1025_1_fu_2740_p1;
reg   [10:0] zext_ln1025_1_reg_7041;
wire   [10:0] sub_ln1025_fu_2744_p2;
reg   [10:0] sub_ln1025_reg_7047;
wire   [9:0] trunc_ln61_17_fu_2750_p1;
reg   [9:0] trunc_ln61_17_reg_7052;
wire   [10:0] zext_ln1026_fu_2754_p1;
reg   [10:0] zext_ln1026_reg_7058;
wire   [10:0] zext_ln1026_1_fu_2758_p1;
reg   [10:0] zext_ln1026_1_reg_7064;
wire   [10:0] sub_ln1026_fu_2762_p2;
reg   [10:0] sub_ln1026_reg_7070;
wire   [9:0] trunc_ln61_18_fu_2768_p1;
reg   [9:0] trunc_ln61_18_reg_7075;
wire   [10:0] zext_ln1023_2_fu_2772_p1;
reg   [10:0] zext_ln1023_2_reg_7081;
wire   [10:0] zext_ln1023_3_fu_2776_p1;
reg   [10:0] zext_ln1023_3_reg_7086;
wire   [10:0] sub_ln1023_1_fu_2780_p2;
reg   [10:0] sub_ln1023_1_reg_7091;
wire   [9:0] trunc_ln61_21_fu_2786_p1;
reg   [9:0] trunc_ln61_21_reg_7096;
wire   [10:0] zext_ln1024_2_fu_2790_p1;
reg   [10:0] zext_ln1024_2_reg_7102;
wire   [10:0] zext_ln1024_3_fu_2794_p1;
reg   [10:0] zext_ln1024_3_reg_7107;
wire   [10:0] sub_ln1024_1_fu_2798_p2;
reg   [10:0] sub_ln1024_1_reg_7112;
wire   [9:0] trunc_ln61_22_fu_2804_p1;
reg   [9:0] trunc_ln61_22_reg_7117;
wire   [10:0] zext_ln1025_2_fu_2808_p1;
reg   [10:0] zext_ln1025_2_reg_7123;
wire   [10:0] zext_ln1025_3_fu_2812_p1;
reg   [10:0] zext_ln1025_3_reg_7129;
wire   [10:0] sub_ln1025_1_fu_2816_p2;
reg   [10:0] sub_ln1025_1_reg_7135;
wire   [9:0] trunc_ln61_23_fu_2822_p1;
reg   [9:0] trunc_ln61_23_reg_7140;
wire   [10:0] zext_ln1026_2_fu_2826_p1;
reg   [10:0] zext_ln1026_2_reg_7146;
wire   [10:0] zext_ln1026_3_fu_2830_p1;
reg   [10:0] zext_ln1026_3_reg_7152;
wire   [10:0] sub_ln1026_1_fu_2834_p2;
reg   [10:0] sub_ln1026_1_reg_7158;
wire   [9:0] trunc_ln61_24_fu_2840_p1;
reg   [9:0] trunc_ln61_24_reg_7163;
wire   [10:0] zext_ln1023_4_fu_2844_p1;
reg   [10:0] zext_ln1023_4_reg_7169;
wire   [10:0] sub_ln1023_2_fu_2848_p2;
reg   [10:0] sub_ln1023_2_reg_7174;
wire   [9:0] trunc_ln61_27_fu_2854_p1;
reg   [9:0] trunc_ln61_27_reg_7179;
wire   [10:0] zext_ln1024_4_fu_2858_p1;
reg   [10:0] zext_ln1024_4_reg_7185;
wire   [10:0] zext_ln1024_5_fu_2862_p1;
reg   [10:0] zext_ln1024_5_reg_7190;
wire   [10:0] sub_ln1024_2_fu_2866_p2;
reg   [10:0] sub_ln1024_2_reg_7195;
wire   [9:0] trunc_ln61_28_fu_2872_p1;
reg   [9:0] trunc_ln61_28_reg_7200;
wire   [10:0] zext_ln1025_4_fu_2876_p1;
reg   [10:0] zext_ln1025_4_reg_7206;
wire   [10:0] sub_ln1025_2_fu_2880_p2;
reg   [10:0] sub_ln1025_2_reg_7212;
wire   [9:0] trunc_ln61_29_fu_2886_p1;
reg   [9:0] trunc_ln61_29_reg_7217;
wire   [10:0] zext_ln1026_4_fu_2890_p1;
reg   [10:0] zext_ln1026_4_reg_7223;
wire   [10:0] zext_ln1026_5_fu_2894_p1;
reg   [10:0] zext_ln1026_5_reg_7229;
wire   [10:0] sub_ln1026_2_fu_2898_p2;
reg   [10:0] sub_ln1026_2_reg_7235;
wire   [9:0] trunc_ln61_30_fu_2904_p1;
reg   [9:0] trunc_ln61_30_reg_7240;
wire   [10:0] zext_ln1023_5_fu_2908_p1;
reg   [10:0] zext_ln1023_5_reg_7246;
wire   [10:0] sub_ln1023_3_fu_2912_p2;
reg   [10:0] sub_ln1023_3_reg_7251;
wire   [9:0] trunc_ln61_33_fu_2918_p1;
reg   [9:0] trunc_ln61_33_reg_7256;
wire   [10:0] zext_ln1024_6_fu_2922_p1;
reg   [10:0] zext_ln1024_6_reg_7262;
wire   [10:0] zext_ln1024_7_fu_2926_p1;
reg   [10:0] zext_ln1024_7_reg_7267;
wire   [10:0] sub_ln1024_3_fu_2930_p2;
reg   [10:0] sub_ln1024_3_reg_7272;
wire   [9:0] trunc_ln61_34_fu_2936_p1;
reg   [9:0] trunc_ln61_34_reg_7277;
wire   [10:0] zext_ln1025_5_fu_2940_p1;
reg   [10:0] zext_ln1025_5_reg_7283;
wire   [10:0] sub_ln1025_3_fu_2944_p2;
reg   [10:0] sub_ln1025_3_reg_7289;
wire   [9:0] trunc_ln61_35_fu_2950_p1;
reg   [9:0] trunc_ln61_35_reg_7294;
wire   [10:0] zext_ln1026_6_fu_2954_p1;
reg   [10:0] zext_ln1026_6_reg_7300;
wire   [10:0] zext_ln1026_7_fu_2958_p1;
reg   [10:0] zext_ln1026_7_reg_7306;
wire   [10:0] sub_ln1026_3_fu_2962_p2;
reg   [10:0] sub_ln1026_3_reg_7312;
wire   [9:0] trunc_ln61_36_fu_2968_p1;
reg   [9:0] trunc_ln61_36_reg_7317;
wire   [10:0] sub_ln1027_fu_3206_p2;
reg   [10:0] sub_ln1027_reg_7323;
wire   [9:0] trunc_ln61_19_fu_3212_p1;
reg   [9:0] trunc_ln61_19_reg_7328;
wire   [9:0] sub_ln61_19_fu_3216_p2;
reg   [9:0] sub_ln61_19_reg_7333;
wire   [10:0] sub_ln1028_fu_3230_p2;
reg   [10:0] sub_ln1028_reg_7338;
wire   [9:0] trunc_ln61_20_fu_3236_p1;
reg   [9:0] trunc_ln61_20_reg_7343;
wire   [9:0] sub_ln61_20_fu_3240_p2;
reg   [9:0] sub_ln61_20_reg_7348;
wire   [10:0] add_ln1030_fu_3254_p2;
reg   [10:0] add_ln1030_reg_7353;
wire   [10:0] add_ln1030_2_fu_3268_p2;
reg   [10:0] add_ln1030_2_reg_7358;
wire   [11:0] add_ln1033_fu_3290_p2;
reg   [11:0] add_ln1033_reg_7363;
reg   [11:0] add_ln1033_reg_7363_pp0_iter5_reg;
wire   [11:0] add_ln1034_fu_3314_p2;
reg   [11:0] add_ln1034_reg_7370;
reg   [11:0] add_ln1034_reg_7370_pp0_iter5_reg;
wire   [11:0] add_ln1039_fu_3336_p2;
reg   [11:0] add_ln1039_reg_7377;
wire   [11:0] add_ln1040_fu_3360_p2;
reg   [11:0] add_ln1040_reg_7384;
wire   [10:0] sub_ln1027_1_fu_3450_p2;
reg   [10:0] sub_ln1027_1_reg_7391;
wire   [9:0] trunc_ln61_25_fu_3456_p1;
reg   [9:0] trunc_ln61_25_reg_7396;
wire   [9:0] sub_ln61_25_fu_3460_p2;
reg   [9:0] sub_ln61_25_reg_7401;
wire   [10:0] sub_ln1028_1_fu_3474_p2;
reg   [10:0] sub_ln1028_1_reg_7406;
wire   [9:0] trunc_ln61_26_fu_3480_p1;
reg   [9:0] trunc_ln61_26_reg_7411;
wire   [9:0] sub_ln61_26_fu_3484_p2;
reg   [9:0] sub_ln61_26_reg_7416;
wire   [10:0] add_ln1030_4_fu_3498_p2;
reg   [10:0] add_ln1030_4_reg_7421;
wire   [10:0] add_ln1030_6_fu_3512_p2;
reg   [10:0] add_ln1030_6_reg_7426;
wire   [11:0] add_ln1033_1_fu_3534_p2;
reg   [11:0] add_ln1033_1_reg_7431;
reg   [11:0] add_ln1033_1_reg_7431_pp0_iter5_reg;
wire   [11:0] add_ln1034_1_fu_3558_p2;
reg   [11:0] add_ln1034_1_reg_7438;
reg   [11:0] add_ln1034_1_reg_7438_pp0_iter5_reg;
wire   [11:0] add_ln1039_1_fu_3580_p2;
reg   [11:0] add_ln1039_1_reg_7445;
wire   [11:0] add_ln1040_1_fu_3604_p2;
reg   [11:0] add_ln1040_1_reg_7452;
wire   [10:0] sub_ln1027_2_fu_3690_p2;
reg   [10:0] sub_ln1027_2_reg_7459;
wire   [9:0] trunc_ln61_31_fu_3696_p1;
reg   [9:0] trunc_ln61_31_reg_7464;
wire   [9:0] sub_ln61_31_fu_3700_p2;
reg   [9:0] sub_ln61_31_reg_7469;
wire   [10:0] sub_ln1028_2_fu_3714_p2;
reg   [10:0] sub_ln1028_2_reg_7474;
wire   [9:0] trunc_ln61_32_fu_3720_p1;
reg   [9:0] trunc_ln61_32_reg_7479;
wire   [9:0] sub_ln61_32_fu_3724_p2;
reg   [9:0] sub_ln61_32_reg_7484;
wire   [10:0] add_ln1030_8_fu_3738_p2;
reg   [10:0] add_ln1030_8_reg_7489;
wire   [10:0] add_ln1030_10_fu_3752_p2;
reg   [10:0] add_ln1030_10_reg_7494;
wire   [11:0] add_ln1033_2_fu_3766_p2;
reg   [11:0] add_ln1033_2_reg_7499;
reg   [11:0] add_ln1033_2_reg_7499_pp0_iter5_reg;
wire   [11:0] add_ln1034_2_fu_3781_p2;
reg   [11:0] add_ln1034_2_reg_7506;
reg   [11:0] add_ln1034_2_reg_7506_pp0_iter5_reg;
wire   [11:0] add_ln1039_2_fu_3803_p2;
reg   [11:0] add_ln1039_2_reg_7513;
wire   [11:0] add_ln1040_2_fu_3827_p2;
reg   [11:0] add_ln1040_2_reg_7520;
wire   [10:0] sub_ln1027_3_fu_3913_p2;
reg   [10:0] sub_ln1027_3_reg_7527;
wire   [9:0] trunc_ln61_37_fu_3919_p1;
reg   [9:0] trunc_ln61_37_reg_7532;
wire   [9:0] sub_ln61_37_fu_3923_p2;
reg   [9:0] sub_ln61_37_reg_7537;
wire   [10:0] sub_ln1028_3_fu_3937_p2;
reg   [10:0] sub_ln1028_3_reg_7542;
wire   [9:0] trunc_ln61_38_fu_3943_p1;
reg   [9:0] trunc_ln61_38_reg_7547;
wire   [9:0] sub_ln61_38_fu_3947_p2;
reg   [9:0] sub_ln61_38_reg_7552;
wire   [10:0] add_ln1030_12_fu_3961_p2;
reg   [10:0] add_ln1030_12_reg_7557;
wire   [10:0] add_ln1030_14_fu_3975_p2;
reg   [10:0] add_ln1030_14_reg_7562;
wire   [11:0] add_ln1033_3_fu_3989_p2;
reg   [11:0] add_ln1033_3_reg_7567;
reg   [11:0] add_ln1033_3_reg_7567_pp0_iter5_reg;
wire   [11:0] add_ln1034_3_fu_4004_p2;
reg   [11:0] add_ln1034_3_reg_7574;
reg   [11:0] add_ln1034_3_reg_7574_pp0_iter5_reg;
wire   [11:0] add_ln1039_3_fu_4026_p2;
reg   [11:0] add_ln1039_3_reg_7581;
wire   [11:0] add_ln1040_3_fu_4050_p2;
reg   [11:0] add_ln1040_3_reg_7588;
wire   [0:0] icmp_ln1030_fu_4108_p2;
reg   [0:0] icmp_ln1030_reg_7595;
wire   [12:0] sub_ln1033_3_fu_4137_p2;
reg   [12:0] sub_ln1033_3_reg_7601;
wire   [12:0] sub_ln1034_3_fu_4166_p2;
reg   [12:0] sub_ln1034_3_reg_7606;
wire   [12:0] select_ln1039_fu_4225_p3;
reg   [12:0] select_ln1039_reg_7611;
wire   [12:0] select_ln1040_fu_4286_p3;
reg   [12:0] select_ln1040_reg_7616;
wire   [0:0] icmp_ln1030_1_fu_4346_p2;
reg   [0:0] icmp_ln1030_1_reg_7621;
wire   [12:0] sub_ln1033_7_fu_4375_p2;
reg   [12:0] sub_ln1033_7_reg_7627;
wire   [12:0] sub_ln1034_7_fu_4404_p2;
reg   [12:0] sub_ln1034_7_reg_7632;
wire   [12:0] select_ln1039_1_fu_4463_p3;
reg   [12:0] select_ln1039_1_reg_7637;
wire   [12:0] select_ln1040_1_fu_4524_p3;
reg   [12:0] select_ln1040_1_reg_7642;
wire   [0:0] icmp_ln1030_2_fu_4584_p2;
reg   [0:0] icmp_ln1030_2_reg_7647;
wire   [12:0] sub_ln1033_10_fu_4613_p2;
reg   [12:0] sub_ln1033_10_reg_7653;
wire   [12:0] sub_ln1034_10_fu_4642_p2;
reg   [12:0] sub_ln1034_10_reg_7658;
wire   [12:0] select_ln1039_2_fu_4701_p3;
reg   [12:0] select_ln1039_2_reg_7663;
wire   [12:0] select_ln1040_2_fu_4762_p3;
reg   [12:0] select_ln1040_2_reg_7668;
wire   [0:0] icmp_ln1030_3_fu_4822_p2;
reg   [0:0] icmp_ln1030_3_reg_7673;
wire   [12:0] sub_ln1033_13_fu_4851_p2;
reg   [12:0] sub_ln1033_13_reg_7679;
wire   [12:0] sub_ln1034_13_fu_4880_p2;
reg   [12:0] sub_ln1034_13_reg_7684;
wire   [12:0] select_ln1039_3_fu_4939_p3;
reg   [12:0] select_ln1039_3_reg_7689;
wire   [12:0] select_ln1040_3_fu_5000_p3;
reg   [12:0] select_ln1040_3_reg_7694;
wire   [9:0] r_13_fu_5198_p3;
reg   [9:0] r_13_reg_7699;
wire   [9:0] b_12_fu_5217_p3;
reg   [9:0] b_12_reg_7704;
wire   [9:0] r_16_fu_5415_p3;
reg   [9:0] r_16_reg_7709;
wire   [9:0] b_14_fu_5434_p3;
reg   [9:0] b_14_reg_7714;
wire   [9:0] r_20_fu_5632_p3;
reg   [9:0] r_20_reg_7719;
wire   [9:0] b_17_fu_5651_p3;
reg   [9:0] b_17_reg_7724;
wire   [9:0] r_24_fu_5849_p3;
reg   [9:0] r_24_reg_7729;
wire   [9:0] b_20_fu_5868_p3;
reg   [9:0] b_20_reg_7734;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_162_reg_775;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_162_reg_775;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_162_reg_775;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_162_reg_775;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_161_reg_784;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_161_reg_784;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_161_reg_784;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_161_reg_784;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_160_reg_793;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_160_reg_793;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_160_reg_793;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_160_reg_793;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_159_reg_802;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_159_reg_802;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_159_reg_802;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_159_reg_802;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_158_reg_811;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_158_reg_811;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_158_reg_811;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_158_reg_811;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_157_reg_820;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_157_reg_820;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_157_reg_820;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_157_reg_820;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_156_reg_829;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_156_reg_829;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_156_reg_829;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_156_reg_829;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_155_reg_838;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_155_reg_838;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_155_reg_838;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_155_reg_838;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_154_reg_847;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_154_reg_847;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_154_reg_847;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_154_reg_847;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_153_reg_856;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_153_reg_856;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_153_reg_856;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_153_reg_856;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_152_reg_865;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_152_reg_865;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_152_reg_865;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_152_reg_865;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_151_reg_874;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_151_reg_874;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_151_reg_874;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_151_reg_874;
reg   [9:0] ap_phi_mux_pixWindow_291_phi_fu_886_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_291_reg_883;
reg   [9:0] ap_phi_mux_pixWindow_290_phi_fu_896_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_290_reg_893;
reg   [9:0] ap_phi_mux_pixWindow_289_phi_fu_906_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_289_reg_903;
reg   [9:0] ap_phi_mux_pixWindow_288_phi_fu_916_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_288_reg_913;
reg   [9:0] ap_phi_mux_pixWindow_287_phi_fu_926_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_287_reg_923;
reg   [9:0] ap_phi_mux_pixWindow_286_phi_fu_936_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_286_reg_933;
reg   [9:0] ap_phi_mux_pixWindow_285_phi_fu_946_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_285_reg_943;
reg   [9:0] ap_phi_mux_pixWindow_284_phi_fu_956_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_284_reg_953;
reg   [9:0] ap_phi_mux_pixWindow_283_phi_fu_966_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_283_reg_963;
reg   [9:0] ap_phi_mux_pixWindow_282_phi_fu_976_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_282_reg_973;
reg   [9:0] ap_phi_mux_pixWindow_281_phi_fu_985_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_281_reg_982;
reg   [9:0] ap_phi_mux_pixWindow_280_phi_fu_994_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_280_reg_991;
reg   [9:0] ap_phi_mux_pixWindow_279_phi_fu_1003_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_279_reg_1000;
reg   [9:0] ap_phi_mux_pixWindow_278_phi_fu_1012_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_278_reg_1009;
reg   [9:0] ap_phi_mux_pixWindow_277_phi_fu_1021_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_277_reg_1018;
reg   [9:0] ap_phi_mux_pixWindow_294_phi_fu_1030_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027;
reg   [9:0] ap_phi_mux_pixWindow_293_phi_fu_1040_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_293_reg_1037;
reg   [9:0] ap_phi_mux_pixWindow_292_phi_fu_1049_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_292_reg_1046;
reg   [9:0] ap_phi_mux_pixWindow_273_phi_fu_1058_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_273_reg_1055;
reg   [9:0] ap_phi_mux_pixWindow_272_phi_fu_1067_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_272_reg_1064;
reg   [9:0] ap_phi_mux_pixWindow_271_phi_fu_1076_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_271_reg_1073;
reg   [9:0] ap_phi_mux_pixWindow_270_phi_fu_1085_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_270_reg_1082;
reg   [9:0] ap_phi_mux_pixWindow_269_phi_fu_1094_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_269_reg_1091;
reg   [9:0] ap_phi_mux_pixWindow_268_phi_fu_1103_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_268_reg_1100;
reg   [9:0] ap_phi_mux_pixWindow_267_phi_fu_1112_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_267_reg_1109;
reg   [9:0] ap_phi_mux_pixWindow_266_phi_fu_1121_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_266_reg_1118;
reg   [9:0] ap_phi_mux_pixWindow_265_phi_fu_1130_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_265_reg_1127;
reg   [9:0] ap_phi_mux_down_7_phi_fu_1139_p4;
wire   [9:0] select_ln957_28_fu_2487_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_down_7_reg_1136;
reg   [9:0] ap_phi_mux_down_6_phi_fu_1148_p4;
wire   [9:0] select_ln957_29_fu_2495_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_down_6_reg_1145;
reg   [9:0] ap_phi_mux_down_4_phi_fu_1157_p4;
wire   [9:0] select_ln957_31_fu_2510_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_down_4_reg_1154;
reg   [9:0] ap_phi_mux_down_3_phi_fu_1166_p4;
wire   [9:0] select_ln957_32_fu_2518_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_down_3_reg_1163;
reg   [9:0] ap_phi_mux_down_1_phi_fu_1175_p4;
wire   [9:0] select_ln957_34_fu_2533_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_down_1_reg_1172;
reg   [9:0] ap_phi_mux_down_phi_fu_1184_p4;
wire   [9:0] select_ln957_35_fu_2541_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_down_reg_1181;
reg   [9:0] ap_phi_mux_down_10_phi_fu_1193_p4;
wire   [9:0] select_ln957_37_fu_2556_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_down_10_reg_1190;
reg   [9:0] ap_phi_mux_down_9_phi_fu_1202_p4;
wire   [9:0] select_ln957_38_fu_2564_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_down_9_reg_1199;
reg   [9:0] ap_phi_mux_right_12_phi_fu_1211_p4;
wire   [9:0] select_ln957_13_fu_2390_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_right_12_reg_1208;
reg   [9:0] ap_phi_mux_right_11_phi_fu_1221_p4;
wire   [9:0] select_ln957_12_fu_2383_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_right_11_reg_1218;
reg   [9:0] ap_phi_mux_right_9_phi_fu_1231_p4;
wire   [9:0] select_ln957_10_fu_2370_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_right_9_reg_1228;
reg   [9:0] ap_phi_mux_right_phi_fu_1241_p4;
wire   [9:0] select_ln957_9_fu_2363_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_right_reg_1238;
reg   [9:0] ap_phi_mux_pix_28_phi_fu_1251_p4;
wire   [9:0] select_ln957_7_fu_2350_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_pix_28_reg_1248;
reg   [9:0] ap_phi_mux_pix_phi_fu_1261_p4;
wire   [9:0] select_ln957_6_fu_2343_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_pix_reg_1258;
reg   [9:0] ap_phi_mux_left_1_phi_fu_1271_p4;
wire   [9:0] select_ln957_4_fu_2330_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_left_1_reg_1268;
reg   [9:0] ap_phi_mux_left_phi_fu_1280_p4;
wire   [9:0] select_ln957_3_fu_2323_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_left_reg_1277;
reg   [9:0] ap_phi_mux_right_16_phi_fu_1289_p4;
wire   [9:0] select_ln957_2_fu_2316_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_right_16_reg_1286;
reg   [9:0] ap_phi_mux_right_15_phi_fu_1299_p4;
wire   [9:0] select_ln957_1_fu_2309_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_right_15_reg_1296;
reg   [9:0] ap_phi_mux_right_14_phi_fu_1309_p4;
wire   [9:0] select_ln957_fu_2302_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_right_14_reg_1306;
reg   [9:0] ap_phi_mux_up_7_phi_fu_1319_p4;
wire   [9:0] select_ln957_16_fu_2409_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_up_7_reg_1316;
reg   [9:0] ap_phi_mux_up_6_phi_fu_1328_p4;
wire   [9:0] select_ln957_17_fu_2416_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_up_6_reg_1325;
reg   [9:0] ap_phi_mux_up_4_phi_fu_1337_p4;
wire   [9:0] select_ln957_19_fu_2429_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_up_4_reg_1334;
reg   [9:0] ap_phi_mux_up_3_phi_fu_1346_p4;
wire   [9:0] select_ln957_20_fu_2436_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_up_3_reg_1343;
reg   [9:0] ap_phi_mux_up_1_phi_fu_1355_p4;
wire   [9:0] select_ln957_22_fu_2449_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_up_1_reg_1352;
reg   [9:0] ap_phi_mux_up_phi_fu_1364_p4;
wire   [9:0] select_ln957_23_fu_2456_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_up_reg_1361;
reg   [9:0] ap_phi_mux_up_10_phi_fu_1373_p4;
wire   [9:0] select_ln957_25_fu_2468_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_up_10_reg_1370;
reg   [9:0] ap_phi_mux_up_9_phi_fu_1382_p4;
wire   [9:0] select_ln957_26_fu_2474_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_up_9_reg_1379;
wire   [9:0] ap_phi_reg_pp0_iter0_down_8_reg_1388;
reg   [9:0] ap_phi_reg_pp0_iter1_down_8_reg_1388;
reg   [9:0] ap_phi_reg_pp0_iter2_down_8_reg_1388;
reg   [9:0] ap_phi_reg_pp0_iter3_down_8_reg_1388;
reg   [9:0] ap_phi_reg_pp0_iter4_down_8_reg_1388;
wire   [9:0] ap_phi_reg_pp0_iter0_down_5_reg_1397;
reg   [9:0] ap_phi_reg_pp0_iter1_down_5_reg_1397;
reg   [9:0] ap_phi_reg_pp0_iter2_down_5_reg_1397;
reg   [9:0] ap_phi_reg_pp0_iter3_down_5_reg_1397;
reg   [9:0] ap_phi_reg_pp0_iter4_down_5_reg_1397;
wire   [9:0] ap_phi_reg_pp0_iter0_down_2_reg_1406;
reg   [9:0] ap_phi_reg_pp0_iter1_down_2_reg_1406;
reg   [9:0] ap_phi_reg_pp0_iter2_down_2_reg_1406;
reg   [9:0] ap_phi_reg_pp0_iter3_down_2_reg_1406;
reg   [9:0] ap_phi_reg_pp0_iter4_down_2_reg_1406;
wire   [9:0] ap_phi_reg_pp0_iter0_down_11_reg_1415;
reg   [9:0] ap_phi_reg_pp0_iter1_down_11_reg_1415;
reg   [9:0] ap_phi_reg_pp0_iter2_down_11_reg_1415;
reg   [9:0] ap_phi_reg_pp0_iter3_down_11_reg_1415;
reg   [9:0] ap_phi_reg_pp0_iter4_down_11_reg_1415;
wire   [9:0] ap_phi_reg_pp0_iter0_right_13_reg_1424;
reg   [9:0] ap_phi_reg_pp0_iter1_right_13_reg_1424;
reg   [9:0] ap_phi_reg_pp0_iter2_right_13_reg_1424;
reg   [9:0] ap_phi_reg_pp0_iter3_right_13_reg_1424;
reg   [9:0] ap_phi_reg_pp0_iter4_right_13_reg_1424;
wire   [9:0] ap_phi_reg_pp0_iter0_right_10_reg_1434;
reg   [9:0] ap_phi_reg_pp0_iter1_right_10_reg_1434;
reg   [9:0] ap_phi_reg_pp0_iter2_right_10_reg_1434;
reg   [9:0] ap_phi_reg_pp0_iter3_right_10_reg_1434;
reg   [9:0] ap_phi_reg_pp0_iter4_right_10_reg_1434;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_29_reg_1444;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_29_reg_1444;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_29_reg_1444;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_29_reg_1444;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_29_reg_1444;
wire   [9:0] ap_phi_reg_pp0_iter0_left_2_reg_1454;
reg   [9:0] ap_phi_reg_pp0_iter1_left_2_reg_1454;
reg   [9:0] ap_phi_reg_pp0_iter2_left_2_reg_1454;
reg   [9:0] ap_phi_reg_pp0_iter3_left_2_reg_1454;
reg   [9:0] ap_phi_reg_pp0_iter4_left_2_reg_1454;
wire   [9:0] ap_phi_reg_pp0_iter0_up_8_reg_1463;
reg   [9:0] ap_phi_reg_pp0_iter1_up_8_reg_1463;
reg   [9:0] ap_phi_reg_pp0_iter2_up_8_reg_1463;
reg   [9:0] ap_phi_reg_pp0_iter3_up_8_reg_1463;
reg   [9:0] ap_phi_reg_pp0_iter4_up_8_reg_1463;
wire   [9:0] ap_phi_reg_pp0_iter0_up_5_reg_1472;
reg   [9:0] ap_phi_reg_pp0_iter1_up_5_reg_1472;
reg   [9:0] ap_phi_reg_pp0_iter2_up_5_reg_1472;
reg   [9:0] ap_phi_reg_pp0_iter3_up_5_reg_1472;
reg   [9:0] ap_phi_reg_pp0_iter4_up_5_reg_1472;
wire   [9:0] ap_phi_reg_pp0_iter0_up_2_reg_1481;
reg   [9:0] ap_phi_reg_pp0_iter1_up_2_reg_1481;
reg   [9:0] ap_phi_reg_pp0_iter2_up_2_reg_1481;
reg   [9:0] ap_phi_reg_pp0_iter3_up_2_reg_1481;
reg   [9:0] ap_phi_reg_pp0_iter4_up_2_reg_1481;
wire   [9:0] ap_phi_reg_pp0_iter0_up_11_reg_1490;
reg   [9:0] ap_phi_reg_pp0_iter1_up_11_reg_1490;
reg   [9:0] ap_phi_reg_pp0_iter2_up_11_reg_1490;
reg   [9:0] ap_phi_reg_pp0_iter3_up_11_reg_1490;
reg   [9:0] ap_phi_reg_pp0_iter4_up_11_reg_1490;
wire   [63:0] zext_ln889_fu_1780_p1;
reg   [9:0] x_fu_294;
wire   [9:0] x_7_fu_1764_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_x_6;
reg   [7:0] z_fu_298;
reg   [7:0] ap_sig_allocacmp_z_2;
reg   [9:0] pixBuf_fu_302;
reg   [9:0] pixBuf_86_fu_306;
reg   [9:0] pixBuf_87_fu_310;
reg   [9:0] pixBuf_88_fu_314;
reg   [9:0] pixBuf_89_fu_318;
reg   [9:0] pixBuf_90_fu_322;
reg   [9:0] pixBuf_91_fu_326;
reg   [9:0] pixBuf_92_fu_330;
reg   [9:0] pixBuf_93_fu_334;
reg   [9:0] p_0_0_0_0_01166_31938_i_fu_338;
reg   [9:0] p_0_1_0_0_01167_31941_i_fu_342;
reg   [9:0] p_0_2_0_0_01168_31944_i_fu_346;
reg   [9:0] pixWindow_fu_350;
reg   [9:0] pixWindow_167_fu_354;
reg   [9:0] pixWindow_168_fu_358;
reg   [9:0] pixWindow_169_fu_362;
reg   [9:0] pixWindow_170_fu_366;
reg   [9:0] pixWindow_171_fu_370;
reg   [9:0] pixWindow_172_fu_374;
reg   [9:0] pixWindow_173_fu_378;
reg   [9:0] pixWindow_174_fu_382;
reg   [9:0] pixWindow_175_fu_386;
reg   [9:0] pixWindow_176_fu_390;
reg   [9:0] pixWindow_177_fu_394;
reg   [9:0] pixWindow_178_fu_398;
reg   [9:0] pixWindow_179_fu_402;
reg   [9:0] pixWindow_180_fu_406;
reg   [9:0] pixWindow_181_fu_410;
reg   [9:0] pixWindow_182_fu_414;
reg   [9:0] pixWindow_183_fu_418;
reg   [9:0] pixWindow_184_fu_422;
reg   [9:0] pixWindow_185_fu_426;
reg   [9:0] pixWindow_186_fu_430;
reg   [9:0] pixWindow_187_fu_434;
reg   [9:0] pixWindow_188_fu_438;
reg   [9:0] pixWindow_189_fu_442;
reg   [9:0] pixWindow_190_fu_446;
reg   [9:0] pixWindow_191_fu_450;
reg   [9:0] pixWindow_192_fu_454;
wire    ap_block_pp0_stage0_01001;
wire   [10:0] zext_ln881_fu_1722_p1;
wire   [10:0] out_x_fu_1726_p2;
wire   [0:0] tmp_94_fu_1744_p3;
wire   [0:0] xor_ln1052_fu_1752_p2;
wire   [9:0] PixBufVal_22_fu_2572_p3;
wire   [9:0] PixBufVal_21_fu_2578_p3;
wire   [9:0] PixBufVal_20_fu_2584_p3;
wire   [9:0] PixBufVal_19_fu_2590_p3;
wire   [9:0] PixBufVal_18_fu_2596_p3;
wire   [9:0] PixBufVal_17_fu_2602_p3;
wire   [9:0] PixBufVal_16_fu_2608_p3;
wire   [9:0] PixBufVal_15_fu_2614_p3;
wire   [9:0] PixBufVal_14_fu_2620_p3;
wire   [9:0] PixBufVal_13_fu_2626_p3;
wire   [9:0] PixBufVal_12_fu_2632_p3;
wire   [9:0] PixBufVal_fu_2638_p3;
wire   [0:0] tmp_38_fu_3127_p3;
wire   [9:0] sub_ln61_fu_3122_p2;
wire   [0:0] tmp_39_fu_3146_p3;
wire   [9:0] sub_ln61_16_fu_3141_p2;
wire   [0:0] tmp_40_fu_3165_p3;
wire   [9:0] sub_ln61_17_fu_3160_p2;
wire   [0:0] tmp_41_fu_3184_p3;
wire   [9:0] sub_ln61_18_fu_3179_p2;
wire   [10:0] zext_ln1027_fu_3198_p1;
wire   [10:0] zext_ln1027_1_fu_3202_p1;
wire   [10:0] zext_ln1028_fu_3222_p1;
wire   [10:0] zext_ln1028_1_fu_3226_p1;
wire   [9:0] DRh_fu_3134_p3;
wire   [9:0] DGh_fu_3172_p3;
wire   [10:0] zext_ln1030_fu_3246_p1;
wire   [10:0] zext_ln1030_1_fu_3250_p1;
wire   [9:0] DRv_fu_3153_p3;
wire   [9:0] DGv_fu_3191_p3;
wire   [10:0] zext_ln1030_4_fu_3260_p1;
wire   [10:0] zext_ln1030_5_fu_3264_p1;
wire   [10:0] sub_ln1033_fu_3274_p2;
wire   [10:0] sub_ln1033_1_fu_3278_p2;
wire  signed [11:0] sext_ln1033_fu_3282_p1;
wire  signed [11:0] sext_ln1033_1_fu_3286_p1;
wire   [10:0] sub_ln1034_fu_3296_p2;
wire   [10:0] sub_ln1034_1_fu_3301_p2;
wire  signed [11:0] sext_ln1034_fu_3306_p1;
wire  signed [11:0] sext_ln1034_1_fu_3310_p1;
wire   [10:0] sub_ln1039_fu_3320_p2;
wire   [10:0] sub_ln1039_1_fu_3324_p2;
wire  signed [11:0] sext_ln1039_fu_3328_p1;
wire  signed [11:0] sext_ln1039_1_fu_3332_p1;
wire   [10:0] sub_ln1040_fu_3342_p2;
wire   [10:0] sub_ln1040_1_fu_3347_p2;
wire  signed [11:0] sext_ln1040_fu_3352_p1;
wire  signed [11:0] sext_ln1040_1_fu_3356_p1;
wire   [0:0] tmp_52_fu_3371_p3;
wire   [9:0] sub_ln61_21_fu_3366_p2;
wire   [0:0] tmp_53_fu_3390_p3;
wire   [9:0] sub_ln61_22_fu_3385_p2;
wire   [0:0] tmp_54_fu_3409_p3;
wire   [9:0] sub_ln61_23_fu_3404_p2;
wire   [0:0] tmp_55_fu_3428_p3;
wire   [9:0] sub_ln61_24_fu_3423_p2;
wire   [10:0] zext_ln1027_2_fu_3442_p1;
wire   [10:0] zext_ln1027_3_fu_3446_p1;
wire   [10:0] zext_ln1028_2_fu_3466_p1;
wire   [10:0] zext_ln1028_3_fu_3470_p1;
wire   [9:0] DRh_1_fu_3378_p3;
wire   [9:0] DGh_1_fu_3416_p3;
wire   [10:0] zext_ln1030_8_fu_3490_p1;
wire   [10:0] zext_ln1030_9_fu_3494_p1;
wire   [9:0] DRv_1_fu_3397_p3;
wire   [9:0] DGv_1_fu_3435_p3;
wire   [10:0] zext_ln1030_12_fu_3504_p1;
wire   [10:0] zext_ln1030_13_fu_3508_p1;
wire   [10:0] sub_ln1033_4_fu_3518_p2;
wire   [10:0] sub_ln1033_5_fu_3522_p2;
wire  signed [11:0] sext_ln1033_4_fu_3526_p1;
wire  signed [11:0] sext_ln1033_5_fu_3530_p1;
wire   [10:0] sub_ln1034_4_fu_3540_p2;
wire   [10:0] sub_ln1034_5_fu_3545_p2;
wire  signed [11:0] sext_ln1034_4_fu_3550_p1;
wire  signed [11:0] sext_ln1034_5_fu_3554_p1;
wire   [10:0] sub_ln1039_4_fu_3564_p2;
wire   [10:0] sub_ln1039_5_fu_3568_p2;
wire  signed [11:0] sext_ln1039_4_fu_3572_p1;
wire  signed [11:0] sext_ln1039_5_fu_3576_p1;
wire   [10:0] sub_ln1040_4_fu_3586_p2;
wire   [10:0] sub_ln1040_5_fu_3591_p2;
wire  signed [11:0] sext_ln1040_4_fu_3596_p1;
wire  signed [11:0] sext_ln1040_5_fu_3600_p1;
wire   [0:0] tmp_66_fu_3615_p3;
wire   [9:0] sub_ln61_27_fu_3610_p2;
wire   [0:0] tmp_67_fu_3634_p3;
wire   [9:0] sub_ln61_28_fu_3629_p2;
wire   [0:0] tmp_68_fu_3653_p3;
wire   [9:0] sub_ln61_29_fu_3648_p2;
wire   [0:0] tmp_69_fu_3672_p3;
wire   [9:0] sub_ln61_30_fu_3667_p2;
wire   [10:0] zext_ln1027_4_fu_3686_p1;
wire   [10:0] zext_ln1028_4_fu_3706_p1;
wire   [10:0] zext_ln1028_5_fu_3710_p1;
wire   [9:0] DRh_2_fu_3622_p3;
wire   [9:0] DGh_2_fu_3660_p3;
wire   [10:0] zext_ln1030_16_fu_3730_p1;
wire   [10:0] zext_ln1030_17_fu_3734_p1;
wire   [9:0] DRv_2_fu_3641_p3;
wire   [9:0] DGv_2_fu_3679_p3;
wire   [10:0] zext_ln1030_20_fu_3744_p1;
wire   [10:0] zext_ln1030_21_fu_3748_p1;
wire   [10:0] sub_ln1033_8_fu_3758_p2;
wire  signed [11:0] sext_ln1033_8_fu_3762_p1;
wire   [10:0] sub_ln1034_8_fu_3772_p2;
wire  signed [11:0] sext_ln1034_8_fu_3777_p1;
wire   [10:0] sub_ln1039_8_fu_3787_p2;
wire   [10:0] sub_ln1039_9_fu_3791_p2;
wire  signed [11:0] sext_ln1039_8_fu_3795_p1;
wire  signed [11:0] sext_ln1039_9_fu_3799_p1;
wire   [10:0] sub_ln1040_8_fu_3809_p2;
wire   [10:0] sub_ln1040_9_fu_3814_p2;
wire  signed [11:0] sext_ln1040_8_fu_3819_p1;
wire  signed [11:0] sext_ln1040_9_fu_3823_p1;
wire   [0:0] tmp_80_fu_3838_p3;
wire   [9:0] sub_ln61_33_fu_3833_p2;
wire   [0:0] tmp_81_fu_3857_p3;
wire   [9:0] sub_ln61_34_fu_3852_p2;
wire   [0:0] tmp_82_fu_3876_p3;
wire   [9:0] sub_ln61_35_fu_3871_p2;
wire   [0:0] tmp_83_fu_3895_p3;
wire   [9:0] sub_ln61_36_fu_3890_p2;
wire   [10:0] zext_ln1027_5_fu_3909_p1;
wire   [10:0] zext_ln1028_6_fu_3929_p1;
wire   [10:0] zext_ln1028_7_fu_3933_p1;
wire   [9:0] DRh_3_fu_3845_p3;
wire   [9:0] DGh_3_fu_3883_p3;
wire   [10:0] zext_ln1030_24_fu_3953_p1;
wire   [10:0] zext_ln1030_25_fu_3957_p1;
wire   [9:0] DRv_3_fu_3864_p3;
wire   [9:0] DGv_3_fu_3902_p3;
wire   [10:0] zext_ln1030_28_fu_3967_p1;
wire   [10:0] zext_ln1030_29_fu_3971_p1;
wire   [10:0] sub_ln1033_11_fu_3981_p2;
wire  signed [11:0] sext_ln1033_11_fu_3985_p1;
wire   [10:0] sub_ln1034_11_fu_3995_p2;
wire  signed [11:0] sext_ln1034_11_fu_4000_p1;
wire   [10:0] sub_ln1039_12_fu_4010_p2;
wire   [10:0] sub_ln1039_13_fu_4014_p2;
wire  signed [11:0] sext_ln1039_12_fu_4018_p1;
wire  signed [11:0] sext_ln1039_13_fu_4022_p1;
wire   [10:0] sub_ln1040_12_fu_4032_p2;
wire   [10:0] sub_ln1040_13_fu_4037_p2;
wire  signed [11:0] sext_ln1040_12_fu_4042_p1;
wire  signed [11:0] sext_ln1040_13_fu_4046_p1;
wire   [0:0] tmp_42_fu_4056_p3;
wire   [0:0] tmp_43_fu_4069_p3;
wire   [9:0] DBh_fu_4063_p3;
wire   [11:0] zext_ln1030_2_fu_4082_p1;
wire   [11:0] zext_ln1030_3_fu_4085_p1;
wire   [9:0] DBv_fu_4076_p3;
wire   [11:0] zext_ln1030_6_fu_4095_p1;
wire   [11:0] zext_ln1030_7_fu_4098_p1;
wire   [11:0] add_ln1030_1_fu_4089_p2;
wire   [11:0] add_ln1030_3_fu_4102_p2;
wire   [11:0] sub_ln1033_2_fu_4114_p2;
wire   [10:0] trunc_ln1033_8_i_fu_4119_p4;
wire  signed [11:0] sext_ln1033_2_fu_4129_p1;
wire   [12:0] zext_ln1033_fu_4133_p1;
wire   [11:0] sub_ln1034_2_fu_4143_p2;
wire   [10:0] trunc_ln1034_8_i_fu_4148_p4;
wire  signed [11:0] sext_ln1034_2_fu_4158_p1;
wire   [12:0] zext_ln1034_fu_4162_p1;
wire   [11:0] sub_ln1039_2_fu_4179_p2;
wire   [10:0] trunc_ln1039_8_i_fu_4184_p4;
wire  signed [11:0] sext_ln1039_2_fu_4194_p1;
wire   [12:0] zext_ln1039_fu_4198_p1;
wire   [10:0] trunc_ln1039_1_i_fu_4208_p4;
wire  signed [11:0] sext_ln1039_3_fu_4217_p1;
wire   [0:0] tmp_46_fu_4172_p3;
wire   [12:0] sub_ln1039_3_fu_4202_p2;
wire   [12:0] zext_ln1039_1_fu_4221_p1;
wire   [11:0] sub_ln1040_2_fu_4240_p2;
wire   [10:0] trunc_ln1040_8_i_fu_4245_p4;
wire  signed [11:0] sext_ln1040_2_fu_4255_p1;
wire   [12:0] zext_ln1040_fu_4259_p1;
wire   [10:0] trunc_ln1040_1_i_fu_4269_p4;
wire  signed [11:0] sext_ln1040_3_fu_4278_p1;
wire   [0:0] tmp_47_fu_4233_p3;
wire   [12:0] sub_ln1040_3_fu_4263_p2;
wire   [12:0] zext_ln1040_1_fu_4282_p1;
wire   [0:0] tmp_56_fu_4294_p3;
wire   [0:0] tmp_57_fu_4307_p3;
wire   [9:0] DBh_1_fu_4301_p3;
wire   [11:0] zext_ln1030_10_fu_4320_p1;
wire   [11:0] zext_ln1030_11_fu_4323_p1;
wire   [9:0] DBv_1_fu_4314_p3;
wire   [11:0] zext_ln1030_14_fu_4333_p1;
wire   [11:0] zext_ln1030_15_fu_4336_p1;
wire   [11:0] add_ln1030_5_fu_4327_p2;
wire   [11:0] add_ln1030_7_fu_4340_p2;
wire   [11:0] sub_ln1033_6_fu_4352_p2;
wire   [10:0] trunc_ln1033_9_i_fu_4357_p4;
wire  signed [11:0] sext_ln1033_6_fu_4367_p1;
wire   [12:0] zext_ln1033_3_fu_4371_p1;
wire   [11:0] sub_ln1034_6_fu_4381_p2;
wire   [10:0] trunc_ln1034_9_i_fu_4386_p4;
wire  signed [11:0] sext_ln1034_6_fu_4396_p1;
wire   [12:0] zext_ln1034_2_fu_4400_p1;
wire   [11:0] sub_ln1039_6_fu_4417_p2;
wire   [10:0] trunc_ln1039_9_i_fu_4422_p4;
wire  signed [11:0] sext_ln1039_6_fu_4432_p1;
wire   [12:0] zext_ln1039_2_fu_4436_p1;
wire   [10:0] trunc_ln1039_3_i_fu_4446_p4;
wire  signed [11:0] sext_ln1039_7_fu_4455_p1;
wire   [0:0] tmp_60_fu_4410_p3;
wire   [12:0] sub_ln1039_7_fu_4440_p2;
wire   [12:0] zext_ln1039_3_fu_4459_p1;
wire   [11:0] sub_ln1040_6_fu_4478_p2;
wire   [10:0] trunc_ln1040_9_i_fu_4483_p4;
wire  signed [11:0] sext_ln1040_6_fu_4493_p1;
wire   [12:0] zext_ln1040_2_fu_4497_p1;
wire   [10:0] trunc_ln1040_3_i_fu_4507_p4;
wire  signed [11:0] sext_ln1040_7_fu_4516_p1;
wire   [0:0] tmp_61_fu_4471_p3;
wire   [12:0] sub_ln1040_7_fu_4501_p2;
wire   [12:0] zext_ln1040_3_fu_4520_p1;
wire   [0:0] tmp_70_fu_4532_p3;
wire   [0:0] tmp_71_fu_4545_p3;
wire   [9:0] DBh_2_fu_4539_p3;
wire   [11:0] zext_ln1030_18_fu_4558_p1;
wire   [11:0] zext_ln1030_19_fu_4561_p1;
wire   [9:0] DBv_2_fu_4552_p3;
wire   [11:0] zext_ln1030_22_fu_4571_p1;
wire   [11:0] zext_ln1030_23_fu_4574_p1;
wire   [11:0] add_ln1030_9_fu_4565_p2;
wire   [11:0] add_ln1030_11_fu_4578_p2;
wire   [11:0] sub_ln1033_9_fu_4590_p2;
wire   [10:0] trunc_ln1033_i_fu_4595_p4;
wire  signed [11:0] sext_ln1033_9_fu_4605_p1;
wire   [12:0] zext_ln1033_6_fu_4609_p1;
wire   [11:0] sub_ln1034_9_fu_4619_p2;
wire   [10:0] trunc_ln1034_i_fu_4624_p4;
wire  signed [11:0] sext_ln1034_9_fu_4634_p1;
wire   [12:0] zext_ln1034_4_fu_4638_p1;
wire   [11:0] sub_ln1039_10_fu_4655_p2;
wire   [10:0] trunc_ln1039_i_fu_4660_p4;
wire  signed [11:0] sext_ln1039_10_fu_4670_p1;
wire   [12:0] zext_ln1039_4_fu_4674_p1;
wire   [10:0] trunc_ln1039_5_i_fu_4684_p4;
wire  signed [11:0] sext_ln1039_11_fu_4693_p1;
wire   [0:0] tmp_74_fu_4648_p3;
wire   [12:0] sub_ln1039_11_fu_4678_p2;
wire   [12:0] zext_ln1039_5_fu_4697_p1;
wire   [11:0] sub_ln1040_10_fu_4716_p2;
wire   [10:0] trunc_ln1040_i_fu_4721_p4;
wire  signed [11:0] sext_ln1040_10_fu_4731_p1;
wire   [12:0] zext_ln1040_4_fu_4735_p1;
wire   [10:0] trunc_ln1040_5_i_fu_4745_p4;
wire  signed [11:0] sext_ln1040_11_fu_4754_p1;
wire   [0:0] tmp_75_fu_4709_p3;
wire   [12:0] sub_ln1040_11_fu_4739_p2;
wire   [12:0] zext_ln1040_5_fu_4758_p1;
wire   [0:0] tmp_84_fu_4770_p3;
wire   [0:0] tmp_85_fu_4783_p3;
wire   [9:0] DBh_3_fu_4777_p3;
wire   [11:0] zext_ln1030_26_fu_4796_p1;
wire   [11:0] zext_ln1030_27_fu_4799_p1;
wire   [9:0] DBv_3_fu_4790_p3;
wire   [11:0] zext_ln1030_30_fu_4809_p1;
wire   [11:0] zext_ln1030_31_fu_4812_p1;
wire   [11:0] add_ln1030_13_fu_4803_p2;
wire   [11:0] add_ln1030_15_fu_4816_p2;
wire   [11:0] sub_ln1033_12_fu_4828_p2;
wire   [10:0] trunc_ln1033_10_i_fu_4833_p4;
wire  signed [11:0] sext_ln1033_12_fu_4843_p1;
wire   [12:0] zext_ln1033_9_fu_4847_p1;
wire   [11:0] sub_ln1034_12_fu_4857_p2;
wire   [10:0] trunc_ln1034_10_i_fu_4862_p4;
wire  signed [11:0] sext_ln1034_12_fu_4872_p1;
wire   [12:0] zext_ln1034_6_fu_4876_p1;
wire   [11:0] sub_ln1039_14_fu_4893_p2;
wire   [10:0] trunc_ln1039_10_i_fu_4898_p4;
wire  signed [11:0] sext_ln1039_14_fu_4908_p1;
wire   [12:0] zext_ln1039_6_fu_4912_p1;
wire   [10:0] trunc_ln1039_7_i_fu_4922_p4;
wire  signed [11:0] sext_ln1039_15_fu_4931_p1;
wire   [0:0] tmp_88_fu_4886_p3;
wire   [12:0] sub_ln1039_15_fu_4916_p2;
wire   [12:0] zext_ln1039_7_fu_4935_p1;
wire   [11:0] sub_ln1040_14_fu_4954_p2;
wire   [10:0] trunc_ln1040_10_i_fu_4959_p4;
wire  signed [11:0] sext_ln1040_14_fu_4969_p1;
wire   [12:0] zext_ln1040_6_fu_4973_p1;
wire   [10:0] trunc_ln1040_7_i_fu_4983_p4;
wire  signed [11:0] sext_ln1040_15_fu_4992_p1;
wire   [0:0] tmp_89_fu_4947_p3;
wire   [12:0] sub_ln1040_15_fu_4977_p2;
wire   [12:0] zext_ln1040_7_fu_4996_p1;
wire   [10:0] trunc_ln1033_1_i_fu_5015_p4;
wire  signed [11:0] sext_ln1033_3_fu_5024_p1;
wire   [0:0] tmp_44_fu_5008_p3;
wire   [12:0] zext_ln1033_1_fu_5028_p1;
wire   [10:0] trunc_ln1034_1_i_fu_5050_p4;
wire  signed [11:0] sext_ln1034_3_fu_5059_p1;
wire   [0:0] tmp_45_fu_5043_p3;
wire   [12:0] zext_ln1034_1_fu_5063_p1;
wire   [12:0] select_ln1033_fu_5032_p3;
wire   [12:0] select_ln1030_fu_5074_p3;
wire   [13:0] zext_ln1033_2_fu_5039_p1;
wire  signed [13:0] sext_ln1030_fu_5080_p1;
wire   [12:0] select_ln1034_fu_5067_p3;
wire   [12:0] select_ln1030_1_fu_5090_p3;
wire  signed [13:0] sext_ln1030_1_fu_5096_p1;
wire   [13:0] b_11_fu_5100_p2;
wire   [13:0] r_11_fu_5084_p2;
wire   [3:0] tmp_49_fu_5122_p4;
wire   [0:0] tmp_48_fu_5114_p3;
wire   [0:0] xor_ln1042_fu_5138_p2;
wire   [0:0] icmp_ln1042_fu_5132_p2;
wire   [0:0] or_ln1042_fu_5152_p2;
wire   [9:0] select_ln1042_fu_5144_p3;
wire   [9:0] trunc_ln1008_1_fu_5110_p1;
wire   [3:0] tmp_51_fu_5174_p4;
wire   [0:0] icmp_ln1043_fu_5184_p2;
wire   [9:0] trunc_ln1008_fu_5106_p1;
wire   [9:0] r_12_fu_5158_p3;
wire   [9:0] select_ln1043_fu_5190_p3;
wire   [0:0] tmp_50_fu_5166_p3;
wire   [0:0] and_ln1043_fu_5212_p2;
wire   [9:0] sel_tmp1_i_fu_5205_p3;
wire   [10:0] trunc_ln1033_3_i_fu_5232_p4;
wire  signed [11:0] sext_ln1033_7_fu_5241_p1;
wire   [0:0] tmp_58_fu_5225_p3;
wire   [12:0] zext_ln1033_4_fu_5245_p1;
wire   [10:0] trunc_ln1034_3_i_fu_5267_p4;
wire  signed [11:0] sext_ln1034_7_fu_5276_p1;
wire   [0:0] tmp_59_fu_5260_p3;
wire   [12:0] zext_ln1034_3_fu_5280_p1;
wire   [12:0] select_ln1033_1_fu_5249_p3;
wire   [12:0] select_ln1030_2_fu_5291_p3;
wire   [13:0] zext_ln1033_5_fu_5256_p1;
wire  signed [13:0] sext_ln1030_2_fu_5297_p1;
wire   [12:0] select_ln1034_1_fu_5284_p3;
wire   [12:0] select_ln1030_3_fu_5307_p3;
wire  signed [13:0] sext_ln1030_3_fu_5313_p1;
wire   [13:0] b_fu_5317_p2;
wire   [13:0] r_fu_5301_p2;
wire   [3:0] tmp_63_fu_5339_p4;
wire   [0:0] tmp_62_fu_5331_p3;
wire   [0:0] xor_ln1042_1_fu_5355_p2;
wire   [0:0] icmp_ln1042_1_fu_5349_p2;
wire   [0:0] or_ln1042_1_fu_5369_p2;
wire   [9:0] select_ln1042_2_fu_5361_p3;
wire   [9:0] trunc_ln1008_3_fu_5327_p1;
wire   [3:0] tmp_65_fu_5391_p4;
wire   [0:0] icmp_ln1043_1_fu_5401_p2;
wire   [9:0] trunc_ln1008_2_fu_5323_p1;
wire   [9:0] r_15_fu_5375_p3;
wire   [9:0] select_ln1043_2_fu_5407_p3;
wire   [0:0] tmp_64_fu_5383_p3;
wire   [0:0] and_ln1043_1_fu_5429_p2;
wire   [9:0] sel_tmp8_i_fu_5422_p3;
wire   [10:0] trunc_ln1033_5_i_fu_5449_p4;
wire  signed [11:0] sext_ln1033_10_fu_5458_p1;
wire   [0:0] tmp_72_fu_5442_p3;
wire   [12:0] zext_ln1033_7_fu_5462_p1;
wire   [10:0] trunc_ln1034_5_i_fu_5484_p4;
wire  signed [11:0] sext_ln1034_10_fu_5493_p1;
wire   [0:0] tmp_73_fu_5477_p3;
wire   [12:0] zext_ln1034_5_fu_5497_p1;
wire   [12:0] select_ln1033_2_fu_5466_p3;
wire   [12:0] select_ln1030_4_fu_5508_p3;
wire   [13:0] zext_ln1033_8_fu_5473_p1;
wire  signed [13:0] sext_ln1030_4_fu_5514_p1;
wire   [12:0] select_ln1034_2_fu_5501_p3;
wire   [12:0] select_ln1030_5_fu_5524_p3;
wire  signed [13:0] sext_ln1030_5_fu_5530_p1;
wire   [13:0] b_16_fu_5534_p2;
wire   [13:0] r_18_fu_5518_p2;
wire   [3:0] tmp_77_fu_5556_p4;
wire   [0:0] tmp_76_fu_5548_p3;
wire   [0:0] xor_ln1042_2_fu_5572_p2;
wire   [0:0] icmp_ln1042_2_fu_5566_p2;
wire   [0:0] or_ln1042_2_fu_5586_p2;
wire   [9:0] select_ln1042_4_fu_5578_p3;
wire   [9:0] trunc_ln1008_5_fu_5544_p1;
wire   [3:0] tmp_79_fu_5608_p4;
wire   [0:0] icmp_ln1043_2_fu_5618_p2;
wire   [9:0] trunc_ln1008_4_fu_5540_p1;
wire   [9:0] r_19_fu_5592_p3;
wire   [9:0] select_ln1043_4_fu_5624_p3;
wire   [0:0] tmp_78_fu_5600_p3;
wire   [0:0] and_ln1043_2_fu_5646_p2;
wire   [9:0] sel_tmp15_i_fu_5639_p3;
wire   [10:0] trunc_ln1033_7_i_fu_5666_p4;
wire  signed [11:0] sext_ln1033_13_fu_5675_p1;
wire   [0:0] tmp_86_fu_5659_p3;
wire   [12:0] zext_ln1033_10_fu_5679_p1;
wire   [10:0] trunc_ln1034_7_i_fu_5701_p4;
wire  signed [11:0] sext_ln1034_13_fu_5710_p1;
wire   [0:0] tmp_87_fu_5694_p3;
wire   [12:0] zext_ln1034_7_fu_5714_p1;
wire   [12:0] select_ln1033_3_fu_5683_p3;
wire   [12:0] select_ln1030_6_fu_5725_p3;
wire   [13:0] zext_ln1033_11_fu_5690_p1;
wire  signed [13:0] sext_ln1030_6_fu_5731_p1;
wire   [12:0] select_ln1034_3_fu_5718_p3;
wire   [12:0] select_ln1030_7_fu_5741_p3;
wire  signed [13:0] sext_ln1030_7_fu_5747_p1;
wire   [13:0] b_19_fu_5751_p2;
wire   [13:0] r_22_fu_5735_p2;
wire   [3:0] tmp_91_fu_5773_p4;
wire   [0:0] tmp_90_fu_5765_p3;
wire   [0:0] xor_ln1042_3_fu_5789_p2;
wire   [0:0] icmp_ln1042_3_fu_5783_p2;
wire   [0:0] or_ln1042_3_fu_5803_p2;
wire   [9:0] select_ln1042_6_fu_5795_p3;
wire   [9:0] trunc_ln1008_7_fu_5761_p1;
wire   [3:0] tmp_93_fu_5825_p4;
wire   [0:0] icmp_ln1043_3_fu_5835_p2;
wire   [9:0] trunc_ln1008_6_fu_5757_p1;
wire   [9:0] r_23_fu_5809_p3;
wire   [9:0] select_ln1043_6_fu_5841_p3;
wire   [0:0] tmp_92_fu_5817_p3;
wire   [0:0] and_ln1043_3_fu_5863_p2;
wire   [9:0] sel_tmp22_i_fu_5856_p3;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op160_load_state2;
reg    ap_enable_operation_160;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op179_load_state3;
reg    ap_enable_operation_179;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op206_store_state3;
reg    ap_enable_operation_206;
reg    ap_predicate_op161_load_state2;
reg    ap_enable_operation_161;
reg    ap_predicate_op192_load_state3;
reg    ap_enable_operation_192;
reg    ap_predicate_op314_store_state4;
reg    ap_enable_operation_314;
reg    ap_enable_state4_pp0_iter3_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [7:0] frp_pipeline_valid_U_valid_out;
wire   [3:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [119:0] pf_imgRgb_U_data_out;
wire    pf_imgRgb_U_data_out_vld;
wire    pf_imgRgb_U_pf_ready;
wire    pf_imgRgb_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_imgRB;
reg    ap_frp_data_issued_nxt_imgRB_op162;
reg   [2:0] ap_frp_data_req_imgRB;
reg   [0:0] ap_frp_data_req_imgRB_op162;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_imgRgb_U_data_in_vld;
wire   [119:0] pf_imgRgb_U_frpsig_data_in;
reg    pf_all_done;
reg    ap_condition_4313;
reg    ap_condition_1259;
reg    ap_condition_4325;
reg    ap_condition_4328;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 x_fu_294 = 10'd0;
#0 z_fu_298 = 8'd0;
#0 pixBuf_fu_302 = 10'd0;
#0 pixBuf_86_fu_306 = 10'd0;
#0 pixBuf_87_fu_310 = 10'd0;
#0 pixBuf_88_fu_314 = 10'd0;
#0 pixBuf_89_fu_318 = 10'd0;
#0 pixBuf_90_fu_322 = 10'd0;
#0 pixBuf_91_fu_326 = 10'd0;
#0 pixBuf_92_fu_330 = 10'd0;
#0 pixBuf_93_fu_334 = 10'd0;
#0 p_0_0_0_0_01166_31938_i_fu_338 = 10'd0;
#0 p_0_1_0_0_01167_31941_i_fu_342 = 10'd0;
#0 p_0_2_0_0_01168_31944_i_fu_346 = 10'd0;
#0 pixWindow_fu_350 = 10'd0;
#0 pixWindow_167_fu_354 = 10'd0;
#0 pixWindow_168_fu_358 = 10'd0;
#0 pixWindow_169_fu_362 = 10'd0;
#0 pixWindow_170_fu_366 = 10'd0;
#0 pixWindow_171_fu_370 = 10'd0;
#0 pixWindow_172_fu_374 = 10'd0;
#0 pixWindow_173_fu_378 = 10'd0;
#0 pixWindow_174_fu_382 = 10'd0;
#0 pixWindow_175_fu_386 = 10'd0;
#0 pixWindow_176_fu_390 = 10'd0;
#0 pixWindow_177_fu_394 = 10'd0;
#0 pixWindow_178_fu_398 = 10'd0;
#0 pixWindow_179_fu_402 = 10'd0;
#0 pixWindow_180_fu_406 = 10'd0;
#0 pixWindow_181_fu_410 = 10'd0;
#0 pixWindow_182_fu_414 = 10'd0;
#0 pixWindow_183_fu_418 = 10'd0;
#0 pixWindow_184_fu_422 = 10'd0;
#0 pixWindow_185_fu_426 = 10'd0;
#0 pixWindow_186_fu_430 = 10'd0;
#0 pixWindow_187_fu_434 = 10'd0;
#0 pixWindow_188_fu_438 = 10'd0;
#0 pixWindow_189_fu_442 = 10'd0;
#0 pixWindow_190_fu_446 = 10'd0;
#0 pixWindow_191_fu_450 = 10'd0;
#0 pixWindow_192_fu_454 = 10'd0;
#0 ap_frp_data_req_imgRB = 3'd0;
#0 pf_all_done = 1'b0;
end

system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

system_v_demosaic_0_0_frp_pipeline_valid #(
    .PipelineLatency( 8 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 3 ),
    .ExitLatency( 3 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

system_v_demosaic_0_0_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 8 ),
    .PipelineII( 1 ),
    .DataWidth( 120 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 3 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 2 ))
pf_imgRgb_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_imgRgb_U_frpsig_data_in),
    .data_out(pf_imgRgb_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_imgRgb_U_data_in_vld),
    .data_out_vld(pf_imgRgb_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_imgRgb_U_pf_ready),
    .pf_done(pf_imgRgb_U_pf_done),
    .data_out_read(imgRgb_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_imgRB <= 3'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[3'd0] == 1'b0)) begin
            ap_frp_data_req_imgRB <= (ap_frp_data_req_imgRB - ap_frp_data_next_issued_imgRB);
        end else begin
            ap_frp_data_req_imgRB <= ((ap_frp_data_req_imgRB + ap_frp_data_req_imgRB_op162) - ap_frp_data_next_issued_imgRB);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_imgRgb_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_151_reg_874 <= pixBuf_127_fu_1785_p1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_151_reg_874 <= ap_phi_reg_pp0_iter1_pixBuf_151_reg_874;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_152_reg_865 <= {{imgRB_dout[19:10]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_152_reg_865 <= ap_phi_reg_pp0_iter1_pixBuf_152_reg_865;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_153_reg_856 <= {{imgRB_dout[29:20]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_153_reg_856 <= ap_phi_reg_pp0_iter1_pixBuf_153_reg_856;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_154_reg_847 <= {{imgRB_dout[39:30]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_154_reg_847 <= ap_phi_reg_pp0_iter1_pixBuf_154_reg_847;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_155_reg_838 <= {{imgRB_dout[49:40]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_155_reg_838 <= ap_phi_reg_pp0_iter1_pixBuf_155_reg_838;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_156_reg_829 <= {{imgRB_dout[59:50]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_156_reg_829 <= ap_phi_reg_pp0_iter1_pixBuf_156_reg_829;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_157_reg_820 <= {{imgRB_dout[69:60]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_157_reg_820 <= ap_phi_reg_pp0_iter1_pixBuf_157_reg_820;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_158_reg_811 <= {{imgRB_dout[79:70]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_158_reg_811 <= ap_phi_reg_pp0_iter1_pixBuf_158_reg_811;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_159_reg_802 <= {{imgRB_dout[89:80]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_159_reg_802 <= ap_phi_reg_pp0_iter1_pixBuf_159_reg_802;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_160_reg_793 <= {{imgRB_dout[99:90]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_160_reg_793 <= ap_phi_reg_pp0_iter1_pixBuf_160_reg_793;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_161_reg_784 <= {{imgRB_dout[109:100]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_161_reg_784 <= ap_phi_reg_pp0_iter1_pixBuf_161_reg_784;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_4313)) begin
            ap_phi_reg_pp0_iter2_pixBuf_162_reg_775 <= {{imgRB_dout[119:110]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_162_reg_775 <= ap_phi_reg_pp0_iter1_pixBuf_162_reg_775;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 <= pixWindow_241_fu_1908_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 <= ap_phi_reg_pp0_iter2_pixBuf_151_reg_874;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 <= {{lineBuffer_i_q1[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 <= ap_phi_reg_pp0_iter2_pixBuf_152_reg_865;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 <= {{lineBuffer_i_q1[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 <= ap_phi_reg_pp0_iter2_pixBuf_153_reg_856;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_154_reg_847 <= {{lineBuffer_i_q1[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_154_reg_847 <= ap_phi_reg_pp0_iter2_pixBuf_154_reg_847;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_155_reg_838 <= {{lineBuffer_i_q1[49:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_155_reg_838 <= ap_phi_reg_pp0_iter2_pixBuf_155_reg_838;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_156_reg_829 <= {{lineBuffer_i_q1[59:50]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_156_reg_829 <= ap_phi_reg_pp0_iter2_pixBuf_156_reg_829;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_157_reg_820 <= {{lineBuffer_i_q1[69:60]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_157_reg_820 <= ap_phi_reg_pp0_iter2_pixBuf_157_reg_820;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_158_reg_811 <= {{lineBuffer_i_q1[79:70]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_158_reg_811 <= ap_phi_reg_pp0_iter2_pixBuf_158_reg_811;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_159_reg_802 <= {{lineBuffer_i_q1[89:80]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_159_reg_802 <= ap_phi_reg_pp0_iter2_pixBuf_159_reg_802;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_160_reg_793 <= {{lineBuffer_i_q1[99:90]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_160_reg_793 <= ap_phi_reg_pp0_iter2_pixBuf_160_reg_793;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_161_reg_784 <= {{lineBuffer_i_q1[109:100]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_161_reg_784 <= ap_phi_reg_pp0_iter2_pixBuf_161_reg_784;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1259)) begin
            ap_phi_reg_pp0_iter3_pixBuf_162_reg_775 <= {{lineBuffer_i_q1[119:110]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_162_reg_775 <= ap_phi_reg_pp0_iter2_pixBuf_162_reg_775;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_down_11_reg_1415 <= pixBuf_87_fu_310;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_down_11_reg_1415 <= select_ln957_36_fu_2549_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_down_11_reg_1415 <= ap_phi_reg_pp0_iter3_down_11_reg_1415;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_down_2_reg_1406 <= pixWindow_186_fu_430;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_down_2_reg_1406 <= select_ln957_33_fu_2526_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_down_2_reg_1406 <= ap_phi_reg_pp0_iter3_down_2_reg_1406;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_down_5_reg_1397 <= pixWindow_189_fu_442;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_down_5_reg_1397 <= select_ln957_30_fu_2503_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_down_5_reg_1397 <= ap_phi_reg_pp0_iter3_down_5_reg_1397;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_down_8_reg_1388 <= pixWindow_192_fu_454;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_down_8_reg_1388 <= select_ln957_27_fu_2480_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_down_8_reg_1388 <= ap_phi_reg_pp0_iter3_down_8_reg_1388;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_left_2_reg_1454 <= p_0_2_0_0_01168_31944_i_fu_346;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_left_2_reg_1454 <= select_ln957_5_fu_2337_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_left_2_reg_1454 <= ap_phi_reg_pp0_iter3_left_2_reg_1454;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_29_reg_1444 <= pixWindow_177_fu_394;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_29_reg_1444 <= select_ln957_8_fu_2357_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_29_reg_1444 <= ap_phi_reg_pp0_iter3_pix_29_reg_1444;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_right_10_reg_1434 <= pixWindow_180_fu_406;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_right_10_reg_1434 <= select_ln957_11_fu_2377_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_right_10_reg_1434 <= ap_phi_reg_pp0_iter3_right_10_reg_1434;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_right_13_reg_1424 <= pixWindow_183_fu_418;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_right_13_reg_1424 <= select_ln957_14_fu_2397_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_right_13_reg_1424 <= ap_phi_reg_pp0_iter3_right_13_reg_1424;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_up_11_reg_1490 <= pixWindow_297_reg_6576;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_up_11_reg_1490 <= select_ln957_24_fu_2463_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_up_11_reg_1490 <= ap_phi_reg_pp0_iter3_up_11_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_up_2_reg_1481 <= pixWindow_168_fu_358;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_up_2_reg_1481 <= select_ln957_21_fu_2443_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_up_2_reg_1481 <= ap_phi_reg_pp0_iter3_up_2_reg_1481;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_up_5_reg_1472 <= pixWindow_171_fu_370;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_up_5_reg_1472 <= select_ln957_18_fu_2423_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_up_5_reg_1472 <= ap_phi_reg_pp0_iter3_up_5_reg_1472;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_up_8_reg_1463 <= pixWindow_174_fu_382;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_up_8_reg_1463 <= select_ln957_15_fu_2403_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_up_8_reg_1463 <= ap_phi_reg_pp0_iter3_up_8_reg_1463;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0_0_01166_31938_i_fu_338 <= p_0_0_0_0_01166_31936_lcssa2033_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_0_0_0_01166_31938_i_fu_338 <= ap_phi_mux_right_14_phi_fu_1309_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_1_0_0_01167_31941_i_fu_342 <= p_0_1_0_0_01167_31939_lcssa2035_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_1_0_0_01167_31941_i_fu_342 <= ap_phi_mux_right_15_phi_fu_1299_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_2_0_0_01168_31944_i_fu_346 <= p_0_2_0_0_01168_31942_lcssa2037_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_2_0_0_01168_31944_i_fu_346 <= ap_phi_mux_right_16_phi_fu_1289_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixBuf_86_fu_306 <= pixWindow_327_i;
        end else if ((1'b1 == ap_condition_4325)) begin
            pixBuf_86_fu_306 <= ap_phi_reg_pp0_iter3_pixBuf_161_reg_784;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixBuf_87_fu_310 <= pixWindow_328_i;
        end else if ((1'b1 == ap_condition_4325)) begin
            pixBuf_87_fu_310 <= ap_phi_reg_pp0_iter3_pixBuf_162_reg_775;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixBuf_88_fu_314 <= pixWindow_323_i;
        end else if ((1'b1 == ap_condition_4325)) begin
            pixBuf_88_fu_314 <= pixWindow_250_reg_6664;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixBuf_89_fu_318 <= pixWindow_324_i;
        end else if ((1'b1 == ap_condition_4325)) begin
            pixBuf_89_fu_318 <= pixWindow_251_reg_6671;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixBuf_90_fu_322 <= pixWindow_325_i;
        end else if ((1'b1 == ap_condition_4325)) begin
            pixBuf_90_fu_322 <= pixWindow_252_reg_6678;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixBuf_91_fu_326 <= pixWindow_320_i;
        end else if ((1'b1 == ap_condition_4328)) begin
            pixBuf_91_fu_326 <= {{lineBuffer_1_i_q1[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixBuf_92_fu_330 <= pixWindow_321_i;
        end else if ((1'b1 == ap_condition_4328)) begin
            pixBuf_92_fu_330 <= {{lineBuffer_1_i_q1[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixBuf_93_fu_334 <= pixWindow_322_i;
        end else if ((1'b1 == ap_condition_4328)) begin
            pixBuf_93_fu_334 <= {{lineBuffer_1_i_q1[119:110]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixBuf_fu_302 <= pixWindow_326_i;
        end else if ((1'b1 == ap_condition_4325)) begin
            pixBuf_fu_302 <= ap_phi_reg_pp0_iter3_pixBuf_160_reg_793;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_167_fu_354 <= pixWindow_177_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_167_fu_354 <= ap_phi_mux_pixWindow_266_phi_fu_1121_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_168_fu_358 <= pixWindow_178_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_168_fu_358 <= ap_phi_mux_pixWindow_267_phi_fu_1112_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_169_fu_362 <= pixWindow_179_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_169_fu_362 <= ap_phi_mux_pixWindow_268_phi_fu_1103_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_170_fu_366 <= pixWindow_180_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_170_fu_366 <= ap_phi_mux_pixWindow_269_phi_fu_1094_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_171_fu_370 <= pixWindow_181_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_171_fu_370 <= ap_phi_mux_pixWindow_270_phi_fu_1085_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_172_fu_374 <= pixWindow_182_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_172_fu_374 <= ap_phi_mux_pixWindow_271_phi_fu_1076_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_173_fu_378 <= pixWindow_183_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_173_fu_378 <= ap_phi_mux_pixWindow_272_phi_fu_1067_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_174_fu_382 <= pixWindow_184_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_174_fu_382 <= ap_phi_mux_pixWindow_273_phi_fu_1058_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_175_fu_386 <= pixWindow_188_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_175_fu_386 <= ap_phi_mux_pixWindow_292_phi_fu_1049_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_176_fu_390 <= pixWindow_189_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_176_fu_390 <= ap_phi_mux_pixWindow_293_phi_fu_1040_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_177_fu_394 <= pixWindow_190_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_177_fu_394 <= ap_phi_mux_pixWindow_294_phi_fu_1030_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_178_fu_398 <= pixWindow_191_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_178_fu_398 <= ap_phi_mux_pixWindow_277_phi_fu_1021_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_179_fu_402 <= pixWindow_192_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_179_fu_402 <= ap_phi_mux_pixWindow_278_phi_fu_1012_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_180_fu_406 <= pixWindow_193_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_180_fu_406 <= ap_phi_mux_pixWindow_279_phi_fu_1003_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_181_fu_410 <= pixWindow_194_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_181_fu_410 <= ap_phi_mux_pixWindow_280_phi_fu_994_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_182_fu_414 <= pixWindow_195_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_182_fu_414 <= ap_phi_mux_pixWindow_281_phi_fu_985_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_183_fu_418 <= pixWindow_196_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_183_fu_418 <= ap_phi_mux_pixWindow_282_phi_fu_976_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_184_fu_422 <= pixWindow_200_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_184_fu_422 <= ap_phi_mux_pixWindow_283_phi_fu_966_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_185_fu_426 <= pixWindow_201_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_185_fu_426 <= ap_phi_mux_pixWindow_284_phi_fu_956_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_186_fu_430 <= pixWindow_202_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_186_fu_430 <= ap_phi_mux_pixWindow_285_phi_fu_946_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_187_fu_434 <= pixWindow_203_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_187_fu_434 <= ap_phi_mux_pixWindow_286_phi_fu_936_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_188_fu_438 <= pixWindow_204_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_188_fu_438 <= ap_phi_mux_pixWindow_287_phi_fu_926_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_189_fu_442 <= pixWindow_205_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_189_fu_442 <= ap_phi_mux_pixWindow_288_phi_fu_916_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_190_fu_446 <= pixWindow_206_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_190_fu_446 <= ap_phi_mux_pixWindow_289_phi_fu_906_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_191_fu_450 <= pixWindow_207_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_191_fu_450 <= ap_phi_mux_pixWindow_290_phi_fu_896_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_192_fu_454 <= pixWindow_208_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_192_fu_454 <= ap_phi_mux_pixWindow_291_phi_fu_886_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            pixWindow_294_reg_1027 <= pixBuf_90_fu_322;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            pixWindow_294_reg_1027 <= pixWindow_243_reg_6610;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            pixWindow_294_reg_1027 <= ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            pixWindow_fu_350 <= pixWindow_i;
        end else if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_fu_350 <= ap_phi_mux_pixWindow_265_phi_fu_1130_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            pix_28_reg_1248 <= pixWindow_176_fu_390;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            pix_28_reg_1248 <= select_ln957_7_fu_2350_p3;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            pix_28_reg_1248 <= ap_phi_reg_pp0_iter3_pix_28_reg_1248;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            pix_reg_1258 <= pixWindow_175_fu_386;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            pix_reg_1258 <= select_ln957_6_fu_2343_p3;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            pix_reg_1258 <= ap_phi_reg_pp0_iter3_pix_reg_1258;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_11_reg_1218 <= pixWindow_181_fu_410;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_11_reg_1218 <= select_ln957_12_fu_2383_p3;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            right_11_reg_1218 <= ap_phi_reg_pp0_iter3_right_11_reg_1218;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_12_reg_1208 <= pixWindow_182_fu_414;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_12_reg_1208 <= select_ln957_13_fu_2390_p3;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            right_12_reg_1208 <= ap_phi_reg_pp0_iter3_right_12_reg_1208;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_14_reg_1306 <= pixBuf_88_fu_314;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_14_reg_1306 <= select_ln957_fu_2302_p3;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            right_14_reg_1306 <= ap_phi_reg_pp0_iter3_right_14_reg_1306;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_15_reg_1296 <= pixBuf_89_fu_318;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_15_reg_1296 <= select_ln957_1_fu_2309_p3;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            right_15_reg_1296 <= ap_phi_reg_pp0_iter3_right_15_reg_1296;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_16_reg_1286 <= pixBuf_90_fu_322;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_16_reg_1286 <= select_ln957_2_fu_2316_p3;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            right_16_reg_1286 <= ap_phi_reg_pp0_iter3_right_16_reg_1286;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_9_reg_1228 <= pixWindow_179_fu_402;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_9_reg_1228 <= select_ln957_10_fu_2370_p3;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            right_9_reg_1228 <= ap_phi_reg_pp0_iter3_right_9_reg_1228;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_reg_1238 <= pixWindow_178_fu_398;
        end else if (((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0))) begin
            right_reg_1238 <= select_ln957_9_fu_2363_p3;
        end else if (~(icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1)) begin
            right_reg_1238 <= ap_phi_reg_pp0_iter3_right_reg_1238;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[3'd0] == 1'b1) & ((icmp_ln881_fu_1710_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_fu_294 <= x_7_fu_1764_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        x_fu_294 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[3'd0] == 1'b1) & ((icmp_ln881_fu_1710_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        z_fu_298 <= add_ln886_fu_1716_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        z_fu_298 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        InPix_reg_6491 <= imgRB_dout;
        add_ln886_reg_6423 <= add_ln886_fu_1716_p2;
        and_ln1052_reg_6475 <= and_ln1052_fu_1758_p2;
        and_ln1052_reg_6475_pp0_iter1_reg <= and_ln1052_reg_6475;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp161_i_reg_6432 <= cmp161_i_fu_1738_p2;
        cmp161_i_reg_6432_pp0_iter1_reg <= cmp161_i_reg_6432;
        icmp_ln881_reg_6419 <= icmp_ln881_fu_1710_p2;
        icmp_ln881_reg_6419_pp0_iter1_reg <= icmp_ln881_reg_6419;
        icmp_ln891_reg_6428 <= icmp_ln891_fu_1732_p2;
        icmp_ln891_reg_6428_pp0_iter1_reg <= icmp_ln891_reg_6428;
        lineBuffer_1_i_addr_reg_6485 <= zext_ln889_fu_1780_p1;
        lineBuffer_i_addr_reg_6479 <= zext_ln889_fu_1780_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1030_10_reg_7494 <= add_ln1030_10_fu_3752_p2;
        add_ln1030_12_reg_7557 <= add_ln1030_12_fu_3961_p2;
        add_ln1030_14_reg_7562 <= add_ln1030_14_fu_3975_p2;
        add_ln1030_2_reg_7358 <= add_ln1030_2_fu_3268_p2;
        add_ln1030_4_reg_7421 <= add_ln1030_4_fu_3498_p2;
        add_ln1030_6_reg_7426 <= add_ln1030_6_fu_3512_p2;
        add_ln1030_8_reg_7489 <= add_ln1030_8_fu_3738_p2;
        add_ln1030_reg_7353 <= add_ln1030_fu_3254_p2;
        add_ln1033_1_reg_7431 <= add_ln1033_1_fu_3534_p2;
        add_ln1033_1_reg_7431_pp0_iter5_reg <= add_ln1033_1_reg_7431;
        add_ln1033_2_reg_7499 <= add_ln1033_2_fu_3766_p2;
        add_ln1033_2_reg_7499_pp0_iter5_reg <= add_ln1033_2_reg_7499;
        add_ln1033_3_reg_7567 <= add_ln1033_3_fu_3989_p2;
        add_ln1033_3_reg_7567_pp0_iter5_reg <= add_ln1033_3_reg_7567;
        add_ln1033_reg_7363 <= add_ln1033_fu_3290_p2;
        add_ln1033_reg_7363_pp0_iter5_reg <= add_ln1033_reg_7363;
        add_ln1034_1_reg_7438 <= add_ln1034_1_fu_3558_p2;
        add_ln1034_1_reg_7438_pp0_iter5_reg <= add_ln1034_1_reg_7438;
        add_ln1034_2_reg_7506 <= add_ln1034_2_fu_3781_p2;
        add_ln1034_2_reg_7506_pp0_iter5_reg <= add_ln1034_2_reg_7506;
        add_ln1034_3_reg_7574 <= add_ln1034_3_fu_4004_p2;
        add_ln1034_3_reg_7574_pp0_iter5_reg <= add_ln1034_3_reg_7574;
        add_ln1034_reg_7370 <= add_ln1034_fu_3314_p2;
        add_ln1034_reg_7370_pp0_iter5_reg <= add_ln1034_reg_7370;
        add_ln1039_1_reg_7445 <= add_ln1039_1_fu_3580_p2;
        add_ln1039_2_reg_7513 <= add_ln1039_2_fu_3803_p2;
        add_ln1039_3_reg_7581 <= add_ln1039_3_fu_4026_p2;
        add_ln1039_reg_7377 <= add_ln1039_fu_3336_p2;
        add_ln1040_1_reg_7452 <= add_ln1040_1_fu_3604_p2;
        add_ln1040_2_reg_7520 <= add_ln1040_2_fu_3827_p2;
        add_ln1040_3_reg_7588 <= add_ln1040_3_fu_4050_p2;
        add_ln1040_reg_7384 <= add_ln1040_fu_3360_p2;
        and_ln1052_reg_6475_pp0_iter2_reg <= and_ln1052_reg_6475_pp0_iter1_reg;
        and_ln1052_reg_6475_pp0_iter3_reg <= and_ln1052_reg_6475_pp0_iter2_reg;
        and_ln1052_reg_6475_pp0_iter4_reg <= and_ln1052_reg_6475_pp0_iter3_reg;
        and_ln1052_reg_6475_pp0_iter5_reg <= and_ln1052_reg_6475_pp0_iter4_reg;
        and_ln1052_reg_6475_pp0_iter6_reg <= and_ln1052_reg_6475_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        b_12_reg_7704 <= b_12_fu_5217_p3;
        b_14_reg_7714 <= b_14_fu_5434_p3;
        b_17_reg_7724 <= b_17_fu_5651_p3;
        b_20_reg_7734 <= b_20_fu_5868_p3;
        cmp161_i_reg_6432_pp0_iter2_reg <= cmp161_i_reg_6432_pp0_iter1_reg;
        icmp_ln1030_1_reg_7621 <= icmp_ln1030_1_fu_4346_p2;
        icmp_ln1030_2_reg_7647 <= icmp_ln1030_2_fu_4584_p2;
        icmp_ln1030_3_reg_7673 <= icmp_ln1030_3_fu_4822_p2;
        icmp_ln1030_reg_7595 <= icmp_ln1030_fu_4108_p2;
        icmp_ln881_reg_6419_pp0_iter2_reg <= icmp_ln881_reg_6419_pp0_iter1_reg;
        icmp_ln881_reg_6419_pp0_iter3_reg <= icmp_ln881_reg_6419_pp0_iter2_reg;
        icmp_ln881_reg_6419_pp0_iter4_reg <= icmp_ln881_reg_6419_pp0_iter3_reg;
        icmp_ln881_reg_6419_pp0_iter5_reg <= icmp_ln881_reg_6419_pp0_iter4_reg;
        icmp_ln891_reg_6428_pp0_iter2_reg <= icmp_ln891_reg_6428_pp0_iter1_reg;
        lineBuffer_1_i_addr_reg_6485_pp0_iter2_reg <= lineBuffer_1_i_addr_reg_6485;
        p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter4_reg <= p_0_0_0_0_01166_31938_i_load_reg_6773;
        p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter5_reg <= p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter4_reg;
        p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter4_reg <= p_0_1_0_0_01167_31941_i_load_reg_6778;
        p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter5_reg <= p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter4_reg;
        p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter4_reg <= p_0_2_0_0_01168_31944_i_load_reg_6783;
        p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter5_reg <= p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter4_reg;
        pixWindow_193_reg_6789_pp0_iter4_reg <= pixWindow_193_reg_6789;
        pixWindow_193_reg_6789_pp0_iter5_reg <= pixWindow_193_reg_6789_pp0_iter4_reg;
        pixWindow_194_reg_6794_pp0_iter4_reg <= pixWindow_194_reg_6794;
        pixWindow_194_reg_6794_pp0_iter5_reg <= pixWindow_194_reg_6794_pp0_iter4_reg;
        pixWindow_195_reg_6799_pp0_iter4_reg <= pixWindow_195_reg_6799;
        pixWindow_195_reg_6799_pp0_iter5_reg <= pixWindow_195_reg_6799_pp0_iter4_reg;
        pixWindow_196_reg_6805_pp0_iter4_reg <= pixWindow_196_reg_6805;
        pixWindow_196_reg_6805_pp0_iter5_reg <= pixWindow_196_reg_6805_pp0_iter4_reg;
        pixWindow_197_reg_6810_pp0_iter4_reg <= pixWindow_197_reg_6810;
        pixWindow_197_reg_6810_pp0_iter5_reg <= pixWindow_197_reg_6810_pp0_iter4_reg;
        pixWindow_198_reg_6815_pp0_iter4_reg <= pixWindow_198_reg_6815;
        pixWindow_198_reg_6815_pp0_iter5_reg <= pixWindow_198_reg_6815_pp0_iter4_reg;
        pixWindow_199_reg_6821_pp0_iter4_reg <= pixWindow_199_reg_6821;
        pixWindow_199_reg_6821_pp0_iter5_reg <= pixWindow_199_reg_6821_pp0_iter4_reg;
        pixWindow_200_reg_6826_pp0_iter4_reg <= pixWindow_200_reg_6826;
        pixWindow_200_reg_6826_pp0_iter5_reg <= pixWindow_200_reg_6826_pp0_iter4_reg;
        pixWindow_201_reg_6831_pp0_iter4_reg <= pixWindow_201_reg_6831;
        pixWindow_201_reg_6831_pp0_iter5_reg <= pixWindow_201_reg_6831_pp0_iter4_reg;
        pixWindow_205_reg_6837_pp0_iter4_reg <= pixWindow_205_reg_6837;
        pixWindow_205_reg_6837_pp0_iter5_reg <= pixWindow_205_reg_6837_pp0_iter4_reg;
        pixWindow_206_reg_6842_pp0_iter4_reg <= pixWindow_206_reg_6842;
        pixWindow_206_reg_6842_pp0_iter5_reg <= pixWindow_206_reg_6842_pp0_iter4_reg;
        pixWindow_207_reg_6847_pp0_iter4_reg <= pixWindow_207_reg_6847;
        pixWindow_207_reg_6847_pp0_iter5_reg <= pixWindow_207_reg_6847_pp0_iter4_reg;
        pixWindow_208_reg_6853_pp0_iter4_reg <= pixWindow_208_reg_6853;
        pixWindow_208_reg_6853_pp0_iter5_reg <= pixWindow_208_reg_6853_pp0_iter4_reg;
        pixWindow_209_reg_6858_pp0_iter4_reg <= pixWindow_209_reg_6858;
        pixWindow_209_reg_6858_pp0_iter5_reg <= pixWindow_209_reg_6858_pp0_iter4_reg;
        pixWindow_210_reg_6863_pp0_iter4_reg <= pixWindow_210_reg_6863;
        pixWindow_210_reg_6863_pp0_iter5_reg <= pixWindow_210_reg_6863_pp0_iter4_reg;
        pixWindow_211_reg_6869_pp0_iter4_reg <= pixWindow_211_reg_6869;
        pixWindow_211_reg_6869_pp0_iter5_reg <= pixWindow_211_reg_6869_pp0_iter4_reg;
        pixWindow_212_reg_6874_pp0_iter4_reg <= pixWindow_212_reg_6874;
        pixWindow_212_reg_6874_pp0_iter5_reg <= pixWindow_212_reg_6874_pp0_iter4_reg;
        pixWindow_213_reg_6879_pp0_iter4_reg <= pixWindow_213_reg_6879;
        pixWindow_213_reg_6879_pp0_iter5_reg <= pixWindow_213_reg_6879_pp0_iter4_reg;
        pixWindow_217_reg_6885_pp0_iter4_reg <= pixWindow_217_reg_6885;
        pixWindow_217_reg_6885_pp0_iter5_reg <= pixWindow_217_reg_6885_pp0_iter4_reg;
        pixWindow_218_reg_6890_pp0_iter4_reg <= pixWindow_218_reg_6890;
        pixWindow_218_reg_6890_pp0_iter5_reg <= pixWindow_218_reg_6890_pp0_iter4_reg;
        pixWindow_219_reg_6895_pp0_iter4_reg <= pixWindow_219_reg_6895;
        pixWindow_219_reg_6895_pp0_iter5_reg <= pixWindow_219_reg_6895_pp0_iter4_reg;
        pixWindow_220_reg_6901_pp0_iter4_reg <= pixWindow_220_reg_6901;
        pixWindow_220_reg_6901_pp0_iter5_reg <= pixWindow_220_reg_6901_pp0_iter4_reg;
        pixWindow_221_reg_6906_pp0_iter4_reg <= pixWindow_221_reg_6906;
        pixWindow_221_reg_6906_pp0_iter5_reg <= pixWindow_221_reg_6906_pp0_iter4_reg;
        pixWindow_222_reg_6911_pp0_iter4_reg <= pixWindow_222_reg_6911;
        pixWindow_222_reg_6911_pp0_iter5_reg <= pixWindow_222_reg_6911_pp0_iter4_reg;
        pixWindow_223_reg_6917_pp0_iter4_reg <= pixWindow_223_reg_6917;
        pixWindow_223_reg_6917_pp0_iter5_reg <= pixWindow_223_reg_6917_pp0_iter4_reg;
        pixWindow_224_reg_6922_pp0_iter4_reg <= pixWindow_224_reg_6922;
        pixWindow_224_reg_6922_pp0_iter5_reg <= pixWindow_224_reg_6922_pp0_iter4_reg;
        pixWindow_225_reg_6927_pp0_iter4_reg <= pixWindow_225_reg_6927;
        pixWindow_225_reg_6927_pp0_iter5_reg <= pixWindow_225_reg_6927_pp0_iter4_reg;
        pixWindow_229_reg_6685 <= pixWindow_229_fu_2022_p1;
        pixWindow_230_reg_6694 <= {{lineBuffer_1_i_q1[19:10]}};
        pixWindow_231_reg_6703 <= {{lineBuffer_1_i_q1[29:20]}};
        pixWindow_232_reg_6712 <= {{lineBuffer_1_i_q1[39:30]}};
        pixWindow_233_reg_6717 <= {{lineBuffer_1_i_q1[49:40]}};
        pixWindow_234_reg_6722 <= {{lineBuffer_1_i_q1[59:50]}};
        pixWindow_235_reg_6727 <= {{lineBuffer_1_i_q1[69:60]}};
        pixWindow_236_reg_6732 <= {{lineBuffer_1_i_q1[79:70]}};
        pixWindow_237_reg_6737 <= {{lineBuffer_1_i_q1[89:80]}};
        pixWindow_241_reg_6586 <= pixWindow_241_fu_1908_p1;
        pixWindow_242_reg_6598 <= {{lineBuffer_i_q1[19:10]}};
        pixWindow_243_reg_6610 <= {{lineBuffer_i_q1[29:20]}};
        pixWindow_244_reg_6622 <= {{lineBuffer_i_q1[39:30]}};
        pixWindow_245_reg_6629 <= {{lineBuffer_i_q1[49:40]}};
        pixWindow_246_reg_6636 <= {{lineBuffer_i_q1[59:50]}};
        pixWindow_247_reg_6643 <= {{lineBuffer_i_q1[69:60]}};
        pixWindow_248_reg_6650 <= {{lineBuffer_i_q1[79:70]}};
        pixWindow_249_reg_6657 <= {{lineBuffer_i_q1[89:80]}};
        pixWindow_250_reg_6664 <= {{lineBuffer_i_q1[99:90]}};
        pixWindow_251_reg_6671 <= {{lineBuffer_i_q1[109:100]}};
        pixWindow_252_reg_6678 <= {{lineBuffer_i_q1[119:110]}};
        pixWindow_295_reg_6556_pp0_iter3_reg <= pixWindow_295_reg_6556;
        pixWindow_295_reg_6556_pp0_iter4_reg <= pixWindow_295_reg_6556_pp0_iter3_reg;
        pixWindow_295_reg_6556_pp0_iter5_reg <= pixWindow_295_reg_6556_pp0_iter4_reg;
        pixWindow_296_reg_6566_pp0_iter3_reg <= pixWindow_296_reg_6566;
        pixWindow_296_reg_6566_pp0_iter4_reg <= pixWindow_296_reg_6566_pp0_iter3_reg;
        pixWindow_296_reg_6566_pp0_iter5_reg <= pixWindow_296_reg_6566_pp0_iter4_reg;
        pixWindow_297_reg_6576_pp0_iter3_reg <= pixWindow_297_reg_6576;
        pixWindow_297_reg_6576_pp0_iter4_reg <= pixWindow_297_reg_6576_pp0_iter3_reg;
        pixWindow_297_reg_6576_pp0_iter5_reg <= pixWindow_297_reg_6576_pp0_iter4_reg;
        pixWindow_298_reg_6758_pp0_iter4_reg <= pixWindow_298_reg_6758;
        pixWindow_298_reg_6758_pp0_iter5_reg <= pixWindow_298_reg_6758_pp0_iter4_reg;
        pixWindow_299_reg_6763_pp0_iter4_reg <= pixWindow_299_reg_6763;
        pixWindow_299_reg_6763_pp0_iter5_reg <= pixWindow_299_reg_6763_pp0_iter4_reg;
        pixWindow_300_reg_6768_pp0_iter4_reg <= pixWindow_300_reg_6768;
        pixWindow_300_reg_6768_pp0_iter5_reg <= pixWindow_300_reg_6768_pp0_iter4_reg;
        pixWindow_301_reg_6742_pp0_iter4_reg <= pixWindow_301_reg_6742;
        pixWindow_301_reg_6742_pp0_iter5_reg <= pixWindow_301_reg_6742_pp0_iter4_reg;
        pixWindow_302_reg_6747_pp0_iter4_reg <= pixWindow_302_reg_6747;
        pixWindow_302_reg_6747_pp0_iter5_reg <= pixWindow_302_reg_6747_pp0_iter4_reg;
        pixWindow_303_reg_6752_pp0_iter4_reg <= pixWindow_303_reg_6752;
        pixWindow_303_reg_6752_pp0_iter5_reg <= pixWindow_303_reg_6752_pp0_iter4_reg;
        pix_28_reg_1248_pp0_iter4_reg <= pix_28_reg_1248;
        pix_28_reg_1248_pp0_iter5_reg <= pix_28_reg_1248_pp0_iter4_reg;
        pix_28_reg_1248_pp0_iter6_reg <= pix_28_reg_1248_pp0_iter5_reg;
        pix_29_reg_1444_pp0_iter5_reg <= pix_29_reg_1444;
        pix_reg_1258_pp0_iter4_reg <= pix_reg_1258;
        pix_reg_1258_pp0_iter5_reg <= pix_reg_1258_pp0_iter4_reg;
        r_13_reg_7699 <= r_13_fu_5198_p3;
        r_16_reg_7709 <= r_16_fu_5415_p3;
        r_20_reg_7719 <= r_20_fu_5632_p3;
        r_24_reg_7729 <= r_24_fu_5849_p3;
        right_10_reg_1434_pp0_iter5_reg <= right_10_reg_1434;
        right_11_reg_1218_pp0_iter4_reg <= right_11_reg_1218;
        right_11_reg_1218_pp0_iter5_reg <= right_11_reg_1218_pp0_iter4_reg;
        right_12_reg_1208_pp0_iter4_reg <= right_12_reg_1208;
        right_12_reg_1208_pp0_iter5_reg <= right_12_reg_1208_pp0_iter4_reg;
        right_12_reg_1208_pp0_iter6_reg <= right_12_reg_1208_pp0_iter5_reg;
        right_13_reg_1424_pp0_iter5_reg <= right_13_reg_1424;
        right_14_reg_1306_pp0_iter4_reg <= right_14_reg_1306;
        right_14_reg_1306_pp0_iter5_reg <= right_14_reg_1306_pp0_iter4_reg;
        right_15_reg_1296_pp0_iter4_reg <= right_15_reg_1296;
        right_15_reg_1296_pp0_iter5_reg <= right_15_reg_1296_pp0_iter4_reg;
        right_15_reg_1296_pp0_iter6_reg <= right_15_reg_1296_pp0_iter5_reg;
        right_16_reg_1286_pp0_iter4_reg <= right_16_reg_1286;
        right_16_reg_1286_pp0_iter5_reg <= right_16_reg_1286_pp0_iter4_reg;
        right_9_reg_1228_pp0_iter4_reg <= right_9_reg_1228;
        right_9_reg_1228_pp0_iter5_reg <= right_9_reg_1228_pp0_iter4_reg;
        right_9_reg_1228_pp0_iter6_reg <= right_9_reg_1228_pp0_iter5_reg;
        right_reg_1238_pp0_iter4_reg <= right_reg_1238;
        right_reg_1238_pp0_iter5_reg <= right_reg_1238_pp0_iter4_reg;
        select_ln1039_1_reg_7637 <= select_ln1039_1_fu_4463_p3;
        select_ln1039_2_reg_7663 <= select_ln1039_2_fu_4701_p3;
        select_ln1039_3_reg_7689 <= select_ln1039_3_fu_4939_p3;
        select_ln1039_reg_7611 <= select_ln1039_fu_4225_p3;
        select_ln1040_1_reg_7642 <= select_ln1040_1_fu_4524_p3;
        select_ln1040_2_reg_7668 <= select_ln1040_2_fu_4762_p3;
        select_ln1040_3_reg_7694 <= select_ln1040_3_fu_5000_p3;
        select_ln1040_reg_7616 <= select_ln1040_fu_4286_p3;
        sub_ln1023_1_reg_7091 <= sub_ln1023_1_fu_2780_p2;
        sub_ln1023_2_reg_7174 <= sub_ln1023_2_fu_2848_p2;
        sub_ln1023_3_reg_7251 <= sub_ln1023_3_fu_2912_p2;
        sub_ln1023_reg_7003 <= sub_ln1023_fu_2708_p2;
        sub_ln1024_1_reg_7112 <= sub_ln1024_1_fu_2798_p2;
        sub_ln1024_2_reg_7195 <= sub_ln1024_2_fu_2866_p2;
        sub_ln1024_3_reg_7272 <= sub_ln1024_3_fu_2930_p2;
        sub_ln1024_reg_7024 <= sub_ln1024_fu_2726_p2;
        sub_ln1025_1_reg_7135 <= sub_ln1025_1_fu_2816_p2;
        sub_ln1025_2_reg_7212 <= sub_ln1025_2_fu_2880_p2;
        sub_ln1025_3_reg_7289 <= sub_ln1025_3_fu_2944_p2;
        sub_ln1025_reg_7047 <= sub_ln1025_fu_2744_p2;
        sub_ln1026_1_reg_7158 <= sub_ln1026_1_fu_2834_p2;
        sub_ln1026_2_reg_7235 <= sub_ln1026_2_fu_2898_p2;
        sub_ln1026_3_reg_7312 <= sub_ln1026_3_fu_2962_p2;
        sub_ln1026_reg_7070 <= sub_ln1026_fu_2762_p2;
        sub_ln1027_1_reg_7391 <= sub_ln1027_1_fu_3450_p2;
        sub_ln1027_2_reg_7459 <= sub_ln1027_2_fu_3690_p2;
        sub_ln1027_3_reg_7527 <= sub_ln1027_3_fu_3913_p2;
        sub_ln1027_reg_7323 <= sub_ln1027_fu_3206_p2;
        sub_ln1028_1_reg_7406 <= sub_ln1028_1_fu_3474_p2;
        sub_ln1028_2_reg_7474 <= sub_ln1028_2_fu_3714_p2;
        sub_ln1028_3_reg_7542 <= sub_ln1028_3_fu_3937_p2;
        sub_ln1028_reg_7338 <= sub_ln1028_fu_3230_p2;
        sub_ln1033_10_reg_7653 <= sub_ln1033_10_fu_4613_p2;
        sub_ln1033_13_reg_7679 <= sub_ln1033_13_fu_4851_p2;
        sub_ln1033_3_reg_7601 <= sub_ln1033_3_fu_4137_p2;
        sub_ln1033_7_reg_7627 <= sub_ln1033_7_fu_4375_p2;
        sub_ln1034_10_reg_7658 <= sub_ln1034_10_fu_4642_p2;
        sub_ln1034_13_reg_7684 <= sub_ln1034_13_fu_4880_p2;
        sub_ln1034_3_reg_7606 <= sub_ln1034_3_fu_4166_p2;
        sub_ln1034_7_reg_7632 <= sub_ln1034_7_fu_4404_p2;
        sub_ln61_19_reg_7333 <= sub_ln61_19_fu_3216_p2;
        sub_ln61_20_reg_7348 <= sub_ln61_20_fu_3240_p2;
        sub_ln61_25_reg_7401 <= sub_ln61_25_fu_3460_p2;
        sub_ln61_26_reg_7416 <= sub_ln61_26_fu_3484_p2;
        sub_ln61_31_reg_7469 <= sub_ln61_31_fu_3700_p2;
        sub_ln61_32_reg_7484 <= sub_ln61_32_fu_3724_p2;
        sub_ln61_37_reg_7537 <= sub_ln61_37_fu_3923_p2;
        sub_ln61_38_reg_7552 <= sub_ln61_38_fu_3947_p2;
        trunc_ln61_16_reg_7029 <= trunc_ln61_16_fu_2732_p1;
        trunc_ln61_17_reg_7052 <= trunc_ln61_17_fu_2750_p1;
        trunc_ln61_18_reg_7075 <= trunc_ln61_18_fu_2768_p1;
        trunc_ln61_19_reg_7328 <= trunc_ln61_19_fu_3212_p1;
        trunc_ln61_20_reg_7343 <= trunc_ln61_20_fu_3236_p1;
        trunc_ln61_21_reg_7096 <= trunc_ln61_21_fu_2786_p1;
        trunc_ln61_22_reg_7117 <= trunc_ln61_22_fu_2804_p1;
        trunc_ln61_23_reg_7140 <= trunc_ln61_23_fu_2822_p1;
        trunc_ln61_24_reg_7163 <= trunc_ln61_24_fu_2840_p1;
        trunc_ln61_25_reg_7396 <= trunc_ln61_25_fu_3456_p1;
        trunc_ln61_26_reg_7411 <= trunc_ln61_26_fu_3480_p1;
        trunc_ln61_27_reg_7179 <= trunc_ln61_27_fu_2854_p1;
        trunc_ln61_28_reg_7200 <= trunc_ln61_28_fu_2872_p1;
        trunc_ln61_29_reg_7217 <= trunc_ln61_29_fu_2886_p1;
        trunc_ln61_30_reg_7240 <= trunc_ln61_30_fu_2904_p1;
        trunc_ln61_31_reg_7464 <= trunc_ln61_31_fu_3696_p1;
        trunc_ln61_32_reg_7479 <= trunc_ln61_32_fu_3720_p1;
        trunc_ln61_33_reg_7256 <= trunc_ln61_33_fu_2918_p1;
        trunc_ln61_34_reg_7277 <= trunc_ln61_34_fu_2936_p1;
        trunc_ln61_35_reg_7294 <= trunc_ln61_35_fu_2950_p1;
        trunc_ln61_36_reg_7317 <= trunc_ln61_36_fu_2968_p1;
        trunc_ln61_37_reg_7532 <= trunc_ln61_37_fu_3919_p1;
        trunc_ln61_38_reg_7547 <= trunc_ln61_38_fu_3943_p1;
        trunc_ln61_reg_7008 <= trunc_ln61_fu_2714_p1;
        zext_ln1023_1_reg_6998[9 : 0] <= zext_ln1023_1_fu_2704_p1[9 : 0];
        zext_ln1023_2_reg_7081[9 : 0] <= zext_ln1023_2_fu_2772_p1[9 : 0];
        zext_ln1023_3_reg_7086[9 : 0] <= zext_ln1023_3_fu_2776_p1[9 : 0];
        zext_ln1023_4_reg_7169[9 : 0] <= zext_ln1023_4_fu_2844_p1[9 : 0];
        zext_ln1023_5_reg_7246[9 : 0] <= zext_ln1023_5_fu_2908_p1[9 : 0];
        zext_ln1023_reg_6993[9 : 0] <= zext_ln1023_fu_2700_p1[9 : 0];
        zext_ln1024_1_reg_7019[9 : 0] <= zext_ln1024_1_fu_2722_p1[9 : 0];
        zext_ln1024_2_reg_7102[9 : 0] <= zext_ln1024_2_fu_2790_p1[9 : 0];
        zext_ln1024_3_reg_7107[9 : 0] <= zext_ln1024_3_fu_2794_p1[9 : 0];
        zext_ln1024_4_reg_7185[9 : 0] <= zext_ln1024_4_fu_2858_p1[9 : 0];
        zext_ln1024_5_reg_7190[9 : 0] <= zext_ln1024_5_fu_2862_p1[9 : 0];
        zext_ln1024_6_reg_7262[9 : 0] <= zext_ln1024_6_fu_2922_p1[9 : 0];
        zext_ln1024_7_reg_7267[9 : 0] <= zext_ln1024_7_fu_2926_p1[9 : 0];
        zext_ln1024_reg_7014[9 : 0] <= zext_ln1024_fu_2718_p1[9 : 0];
        zext_ln1025_1_reg_7041[9 : 0] <= zext_ln1025_1_fu_2740_p1[9 : 0];
        zext_ln1025_2_reg_7123[9 : 0] <= zext_ln1025_2_fu_2808_p1[9 : 0];
        zext_ln1025_3_reg_7129[9 : 0] <= zext_ln1025_3_fu_2812_p1[9 : 0];
        zext_ln1025_4_reg_7206[9 : 0] <= zext_ln1025_4_fu_2876_p1[9 : 0];
        zext_ln1025_5_reg_7283[9 : 0] <= zext_ln1025_5_fu_2940_p1[9 : 0];
        zext_ln1025_reg_7035[9 : 0] <= zext_ln1025_fu_2736_p1[9 : 0];
        zext_ln1026_1_reg_7064[9 : 0] <= zext_ln1026_1_fu_2758_p1[9 : 0];
        zext_ln1026_2_reg_7146[9 : 0] <= zext_ln1026_2_fu_2826_p1[9 : 0];
        zext_ln1026_3_reg_7152[9 : 0] <= zext_ln1026_3_fu_2830_p1[9 : 0];
        zext_ln1026_4_reg_7223[9 : 0] <= zext_ln1026_4_fu_2890_p1[9 : 0];
        zext_ln1026_5_reg_7229[9 : 0] <= zext_ln1026_5_fu_2894_p1[9 : 0];
        zext_ln1026_6_reg_7300[9 : 0] <= zext_ln1026_6_fu_2954_p1[9 : 0];
        zext_ln1026_7_reg_7306[9 : 0] <= zext_ln1026_7_fu_2958_p1[9 : 0];
        zext_ln1026_reg_7058[9 : 0] <= zext_ln1026_fu_2754_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[3'd0] == 1'b1))) begin
        ap_phi_reg_pp0_iter1_down_11_reg_1415 <= ap_phi_reg_pp0_iter0_down_11_reg_1415;
        ap_phi_reg_pp0_iter1_down_2_reg_1406 <= ap_phi_reg_pp0_iter0_down_2_reg_1406;
        ap_phi_reg_pp0_iter1_down_5_reg_1397 <= ap_phi_reg_pp0_iter0_down_5_reg_1397;
        ap_phi_reg_pp0_iter1_down_8_reg_1388 <= ap_phi_reg_pp0_iter0_down_8_reg_1388;
        ap_phi_reg_pp0_iter1_left_2_reg_1454 <= ap_phi_reg_pp0_iter0_left_2_reg_1454;
        ap_phi_reg_pp0_iter1_pixBuf_151_reg_874 <= ap_phi_reg_pp0_iter0_pixBuf_151_reg_874;
        ap_phi_reg_pp0_iter1_pixBuf_152_reg_865 <= ap_phi_reg_pp0_iter0_pixBuf_152_reg_865;
        ap_phi_reg_pp0_iter1_pixBuf_153_reg_856 <= ap_phi_reg_pp0_iter0_pixBuf_153_reg_856;
        ap_phi_reg_pp0_iter1_pixBuf_154_reg_847 <= ap_phi_reg_pp0_iter0_pixBuf_154_reg_847;
        ap_phi_reg_pp0_iter1_pixBuf_155_reg_838 <= ap_phi_reg_pp0_iter0_pixBuf_155_reg_838;
        ap_phi_reg_pp0_iter1_pixBuf_156_reg_829 <= ap_phi_reg_pp0_iter0_pixBuf_156_reg_829;
        ap_phi_reg_pp0_iter1_pixBuf_157_reg_820 <= ap_phi_reg_pp0_iter0_pixBuf_157_reg_820;
        ap_phi_reg_pp0_iter1_pixBuf_158_reg_811 <= ap_phi_reg_pp0_iter0_pixBuf_158_reg_811;
        ap_phi_reg_pp0_iter1_pixBuf_159_reg_802 <= ap_phi_reg_pp0_iter0_pixBuf_159_reg_802;
        ap_phi_reg_pp0_iter1_pixBuf_160_reg_793 <= ap_phi_reg_pp0_iter0_pixBuf_160_reg_793;
        ap_phi_reg_pp0_iter1_pixBuf_161_reg_784 <= ap_phi_reg_pp0_iter0_pixBuf_161_reg_784;
        ap_phi_reg_pp0_iter1_pixBuf_162_reg_775 <= ap_phi_reg_pp0_iter0_pixBuf_162_reg_775;
        ap_phi_reg_pp0_iter1_pix_29_reg_1444 <= ap_phi_reg_pp0_iter0_pix_29_reg_1444;
        ap_phi_reg_pp0_iter1_right_10_reg_1434 <= ap_phi_reg_pp0_iter0_right_10_reg_1434;
        ap_phi_reg_pp0_iter1_right_13_reg_1424 <= ap_phi_reg_pp0_iter0_right_13_reg_1424;
        ap_phi_reg_pp0_iter1_up_11_reg_1490 <= ap_phi_reg_pp0_iter0_up_11_reg_1490;
        ap_phi_reg_pp0_iter1_up_2_reg_1481 <= ap_phi_reg_pp0_iter0_up_2_reg_1481;
        ap_phi_reg_pp0_iter1_up_5_reg_1472 <= ap_phi_reg_pp0_iter0_up_5_reg_1472;
        ap_phi_reg_pp0_iter1_up_8_reg_1463 <= ap_phi_reg_pp0_iter0_up_8_reg_1463;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[3'd1] == 1'b1))) begin
        ap_phi_reg_pp0_iter2_down_11_reg_1415 <= ap_phi_reg_pp0_iter1_down_11_reg_1415;
        ap_phi_reg_pp0_iter2_down_2_reg_1406 <= ap_phi_reg_pp0_iter1_down_2_reg_1406;
        ap_phi_reg_pp0_iter2_down_5_reg_1397 <= ap_phi_reg_pp0_iter1_down_5_reg_1397;
        ap_phi_reg_pp0_iter2_down_8_reg_1388 <= ap_phi_reg_pp0_iter1_down_8_reg_1388;
        ap_phi_reg_pp0_iter2_left_2_reg_1454 <= ap_phi_reg_pp0_iter1_left_2_reg_1454;
        ap_phi_reg_pp0_iter2_pix_29_reg_1444 <= ap_phi_reg_pp0_iter1_pix_29_reg_1444;
        ap_phi_reg_pp0_iter2_right_10_reg_1434 <= ap_phi_reg_pp0_iter1_right_10_reg_1434;
        ap_phi_reg_pp0_iter2_right_13_reg_1424 <= ap_phi_reg_pp0_iter1_right_13_reg_1424;
        ap_phi_reg_pp0_iter2_up_11_reg_1490 <= ap_phi_reg_pp0_iter1_up_11_reg_1490;
        ap_phi_reg_pp0_iter2_up_2_reg_1481 <= ap_phi_reg_pp0_iter1_up_2_reg_1481;
        ap_phi_reg_pp0_iter2_up_5_reg_1472 <= ap_phi_reg_pp0_iter1_up_5_reg_1472;
        ap_phi_reg_pp0_iter2_up_8_reg_1463 <= ap_phi_reg_pp0_iter1_up_8_reg_1463;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_down_11_reg_1415 <= ap_phi_reg_pp0_iter2_down_11_reg_1415;
        ap_phi_reg_pp0_iter3_down_2_reg_1406 <= ap_phi_reg_pp0_iter2_down_2_reg_1406;
        ap_phi_reg_pp0_iter3_down_5_reg_1397 <= ap_phi_reg_pp0_iter2_down_5_reg_1397;
        ap_phi_reg_pp0_iter3_down_8_reg_1388 <= ap_phi_reg_pp0_iter2_down_8_reg_1388;
        ap_phi_reg_pp0_iter3_left_2_reg_1454 <= ap_phi_reg_pp0_iter2_left_2_reg_1454;
        ap_phi_reg_pp0_iter3_pix_29_reg_1444 <= ap_phi_reg_pp0_iter2_pix_29_reg_1444;
        ap_phi_reg_pp0_iter3_right_10_reg_1434 <= ap_phi_reg_pp0_iter2_right_10_reg_1434;
        ap_phi_reg_pp0_iter3_right_13_reg_1424 <= ap_phi_reg_pp0_iter2_right_13_reg_1424;
        ap_phi_reg_pp0_iter3_up_11_reg_1490 <= ap_phi_reg_pp0_iter2_up_11_reg_1490;
        ap_phi_reg_pp0_iter3_up_2_reg_1481 <= ap_phi_reg_pp0_iter2_up_2_reg_1481;
        ap_phi_reg_pp0_iter3_up_5_reg_1472 <= ap_phi_reg_pp0_iter2_up_5_reg_1472;
        ap_phi_reg_pp0_iter3_up_8_reg_1463 <= ap_phi_reg_pp0_iter2_up_8_reg_1463;
        pixWindow_295_reg_6556 <= pixBuf_91_fu_326;
        pixWindow_296_reg_6566 <= pixBuf_92_fu_330;
        pixWindow_297_reg_6576 <= pixBuf_93_fu_334;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_0_0_0_0_01166_31938_i_load_reg_6773 <= p_0_0_0_0_01166_31938_i_fu_338;
        p_0_1_0_0_01167_31941_i_load_reg_6778 <= p_0_1_0_0_01167_31941_i_fu_342;
        p_0_2_0_0_01168_31944_i_load_reg_6783 <= p_0_2_0_0_01168_31944_i_fu_346;
        pixWindow_193_reg_6789 <= pixWindow_fu_350;
        pixWindow_194_reg_6794 <= pixWindow_167_fu_354;
        pixWindow_195_reg_6799 <= pixWindow_168_fu_358;
        pixWindow_196_reg_6805 <= pixWindow_169_fu_362;
        pixWindow_197_reg_6810 <= pixWindow_170_fu_366;
        pixWindow_198_reg_6815 <= pixWindow_171_fu_370;
        pixWindow_199_reg_6821 <= pixWindow_172_fu_374;
        pixWindow_200_reg_6826 <= pixWindow_173_fu_378;
        pixWindow_201_reg_6831 <= pixWindow_174_fu_382;
        pixWindow_205_reg_6837 <= pixWindow_175_fu_386;
        pixWindow_206_reg_6842 <= pixWindow_176_fu_390;
        pixWindow_207_reg_6847 <= pixWindow_177_fu_394;
        pixWindow_208_reg_6853 <= pixWindow_178_fu_398;
        pixWindow_209_reg_6858 <= pixWindow_179_fu_402;
        pixWindow_210_reg_6863 <= pixWindow_180_fu_406;
        pixWindow_211_reg_6869 <= pixWindow_181_fu_410;
        pixWindow_212_reg_6874 <= pixWindow_182_fu_414;
        pixWindow_213_reg_6879 <= pixWindow_183_fu_418;
        pixWindow_217_reg_6885 <= pixWindow_184_fu_422;
        pixWindow_218_reg_6890 <= pixWindow_185_fu_426;
        pixWindow_219_reg_6895 <= pixWindow_186_fu_430;
        pixWindow_220_reg_6901 <= pixWindow_187_fu_434;
        pixWindow_221_reg_6906 <= pixWindow_188_fu_438;
        pixWindow_222_reg_6911 <= pixWindow_189_fu_442;
        pixWindow_223_reg_6917 <= pixWindow_190_fu_446;
        pixWindow_224_reg_6922 <= pixWindow_191_fu_450;
        pixWindow_225_reg_6927 <= pixWindow_192_fu_454;
        pixWindow_298_reg_6758 <= pixBuf_88_fu_314;
        pixWindow_299_reg_6763 <= pixBuf_89_fu_318;
        pixWindow_300_reg_6768 <= pixBuf_90_fu_322;
        pixWindow_301_reg_6742 <= pixBuf_fu_302;
        pixWindow_302_reg_6747 <= pixBuf_86_fu_306;
        pixWindow_303_reg_6752 <= pixBuf_87_fu_310;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        pix_29_reg_1444 <= ap_phi_reg_pp0_iter4_pix_29_reg_1444;
        right_10_reg_1434 <= ap_phi_reg_pp0_iter4_right_10_reg_1434;
        right_13_reg_1424 <= ap_phi_reg_pp0_iter4_right_13_reg_1424;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[3'd0] == 1'b1) & ((icmp_ln881_fu_1710_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op162_read_state2 == 1'b1) & (frp_pipeline_valid_U_valid_out[3'd1] == 1'b1))) begin
        ap_frp_data_issued_nxt_imgRB_op162 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_imgRB_op162 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_imgRB_op162 == 1'b1)) begin
        ap_frp_data_next_issued_imgRB = 1'd1;
    end else begin
        ap_frp_data_next_issued_imgRB = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln881_fu_1710_p2 == 1'd0) & (icmp_ln891_fu_1732_p2 == 1'd1) & (cmp59_i_read_read_fu_458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_imgRB_op162 = 1'd1;
    end else begin
        ap_frp_data_req_imgRB_op162 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_down_10_phi_fu_1193_p4 = pixBuf_86_fu_306;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_down_10_phi_fu_1193_p4 = select_ln957_37_fu_2556_p3;
        end else begin
            ap_phi_mux_down_10_phi_fu_1193_p4 = ap_phi_reg_pp0_iter3_down_10_reg_1190;
        end
    end else begin
        ap_phi_mux_down_10_phi_fu_1193_p4 = ap_phi_reg_pp0_iter3_down_10_reg_1190;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_down_1_phi_fu_1175_p4 = pixWindow_185_fu_426;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_down_1_phi_fu_1175_p4 = select_ln957_34_fu_2533_p3;
        end else begin
            ap_phi_mux_down_1_phi_fu_1175_p4 = ap_phi_reg_pp0_iter3_down_1_reg_1172;
        end
    end else begin
        ap_phi_mux_down_1_phi_fu_1175_p4 = ap_phi_reg_pp0_iter3_down_1_reg_1172;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_down_3_phi_fu_1166_p4 = pixWindow_187_fu_434;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_down_3_phi_fu_1166_p4 = select_ln957_32_fu_2518_p3;
        end else begin
            ap_phi_mux_down_3_phi_fu_1166_p4 = ap_phi_reg_pp0_iter3_down_3_reg_1163;
        end
    end else begin
        ap_phi_mux_down_3_phi_fu_1166_p4 = ap_phi_reg_pp0_iter3_down_3_reg_1163;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_down_4_phi_fu_1157_p4 = pixWindow_188_fu_438;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_down_4_phi_fu_1157_p4 = select_ln957_31_fu_2510_p3;
        end else begin
            ap_phi_mux_down_4_phi_fu_1157_p4 = ap_phi_reg_pp0_iter3_down_4_reg_1154;
        end
    end else begin
        ap_phi_mux_down_4_phi_fu_1157_p4 = ap_phi_reg_pp0_iter3_down_4_reg_1154;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_down_6_phi_fu_1148_p4 = pixWindow_190_fu_446;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_down_6_phi_fu_1148_p4 = select_ln957_29_fu_2495_p3;
        end else begin
            ap_phi_mux_down_6_phi_fu_1148_p4 = ap_phi_reg_pp0_iter3_down_6_reg_1145;
        end
    end else begin
        ap_phi_mux_down_6_phi_fu_1148_p4 = ap_phi_reg_pp0_iter3_down_6_reg_1145;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_down_7_phi_fu_1139_p4 = pixWindow_191_fu_450;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_down_7_phi_fu_1139_p4 = select_ln957_28_fu_2487_p3;
        end else begin
            ap_phi_mux_down_7_phi_fu_1139_p4 = ap_phi_reg_pp0_iter3_down_7_reg_1136;
        end
    end else begin
        ap_phi_mux_down_7_phi_fu_1139_p4 = ap_phi_reg_pp0_iter3_down_7_reg_1136;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_down_9_phi_fu_1202_p4 = pixBuf_fu_302;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_down_9_phi_fu_1202_p4 = select_ln957_38_fu_2564_p3;
        end else begin
            ap_phi_mux_down_9_phi_fu_1202_p4 = ap_phi_reg_pp0_iter3_down_9_reg_1199;
        end
    end else begin
        ap_phi_mux_down_9_phi_fu_1202_p4 = ap_phi_reg_pp0_iter3_down_9_reg_1199;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_down_phi_fu_1184_p4 = pixWindow_184_fu_422;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_down_phi_fu_1184_p4 = select_ln957_35_fu_2541_p3;
        end else begin
            ap_phi_mux_down_phi_fu_1184_p4 = ap_phi_reg_pp0_iter3_down_reg_1181;
        end
    end else begin
        ap_phi_mux_down_phi_fu_1184_p4 = ap_phi_reg_pp0_iter3_down_reg_1181;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_left_1_phi_fu_1271_p4 = p_0_1_0_0_01167_31941_i_fu_342;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_left_1_phi_fu_1271_p4 = select_ln957_4_fu_2330_p3;
        end else begin
            ap_phi_mux_left_1_phi_fu_1271_p4 = ap_phi_reg_pp0_iter3_left_1_reg_1268;
        end
    end else begin
        ap_phi_mux_left_1_phi_fu_1271_p4 = ap_phi_reg_pp0_iter3_left_1_reg_1268;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_left_phi_fu_1280_p4 = p_0_0_0_0_01166_31938_i_fu_338;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_left_phi_fu_1280_p4 = select_ln957_3_fu_2323_p3;
        end else begin
            ap_phi_mux_left_phi_fu_1280_p4 = ap_phi_reg_pp0_iter3_left_reg_1277;
        end
    end else begin
        ap_phi_mux_left_phi_fu_1280_p4 = ap_phi_reg_pp0_iter3_left_reg_1277;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_265_phi_fu_1130_p4 = pixWindow_295_reg_6556;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_265_phi_fu_1130_p4 = pixWindow_229_reg_6685;
        end else begin
            ap_phi_mux_pixWindow_265_phi_fu_1130_p4 = ap_phi_reg_pp0_iter3_pixWindow_265_reg_1127;
        end
    end else begin
        ap_phi_mux_pixWindow_265_phi_fu_1130_p4 = ap_phi_reg_pp0_iter3_pixWindow_265_reg_1127;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_266_phi_fu_1121_p4 = pixWindow_296_reg_6566;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_266_phi_fu_1121_p4 = pixWindow_230_reg_6694;
        end else begin
            ap_phi_mux_pixWindow_266_phi_fu_1121_p4 = ap_phi_reg_pp0_iter3_pixWindow_266_reg_1118;
        end
    end else begin
        ap_phi_mux_pixWindow_266_phi_fu_1121_p4 = ap_phi_reg_pp0_iter3_pixWindow_266_reg_1118;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_267_phi_fu_1112_p4 = pixWindow_297_reg_6576;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_267_phi_fu_1112_p4 = pixWindow_231_reg_6703;
        end else begin
            ap_phi_mux_pixWindow_267_phi_fu_1112_p4 = ap_phi_reg_pp0_iter3_pixWindow_267_reg_1109;
        end
    end else begin
        ap_phi_mux_pixWindow_267_phi_fu_1112_p4 = ap_phi_reg_pp0_iter3_pixWindow_267_reg_1109;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_268_phi_fu_1103_p4 = pixWindow_295_reg_6556;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_268_phi_fu_1103_p4 = pixWindow_232_reg_6712;
        end else begin
            ap_phi_mux_pixWindow_268_phi_fu_1103_p4 = ap_phi_reg_pp0_iter3_pixWindow_268_reg_1100;
        end
    end else begin
        ap_phi_mux_pixWindow_268_phi_fu_1103_p4 = ap_phi_reg_pp0_iter3_pixWindow_268_reg_1100;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_269_phi_fu_1094_p4 = pixWindow_296_reg_6566;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_269_phi_fu_1094_p4 = pixWindow_233_reg_6717;
        end else begin
            ap_phi_mux_pixWindow_269_phi_fu_1094_p4 = ap_phi_reg_pp0_iter3_pixWindow_269_reg_1091;
        end
    end else begin
        ap_phi_mux_pixWindow_269_phi_fu_1094_p4 = ap_phi_reg_pp0_iter3_pixWindow_269_reg_1091;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_270_phi_fu_1085_p4 = pixWindow_297_reg_6576;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_270_phi_fu_1085_p4 = pixWindow_234_reg_6722;
        end else begin
            ap_phi_mux_pixWindow_270_phi_fu_1085_p4 = ap_phi_reg_pp0_iter3_pixWindow_270_reg_1082;
        end
    end else begin
        ap_phi_mux_pixWindow_270_phi_fu_1085_p4 = ap_phi_reg_pp0_iter3_pixWindow_270_reg_1082;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_271_phi_fu_1076_p4 = pixWindow_295_reg_6556;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_271_phi_fu_1076_p4 = pixWindow_235_reg_6727;
        end else begin
            ap_phi_mux_pixWindow_271_phi_fu_1076_p4 = ap_phi_reg_pp0_iter3_pixWindow_271_reg_1073;
        end
    end else begin
        ap_phi_mux_pixWindow_271_phi_fu_1076_p4 = ap_phi_reg_pp0_iter3_pixWindow_271_reg_1073;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_272_phi_fu_1067_p4 = pixWindow_296_reg_6566;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_272_phi_fu_1067_p4 = pixWindow_236_reg_6732;
        end else begin
            ap_phi_mux_pixWindow_272_phi_fu_1067_p4 = ap_phi_reg_pp0_iter3_pixWindow_272_reg_1064;
        end
    end else begin
        ap_phi_mux_pixWindow_272_phi_fu_1067_p4 = ap_phi_reg_pp0_iter3_pixWindow_272_reg_1064;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_273_phi_fu_1058_p4 = pixWindow_297_reg_6576;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_273_phi_fu_1058_p4 = pixWindow_237_reg_6737;
        end else begin
            ap_phi_mux_pixWindow_273_phi_fu_1058_p4 = ap_phi_reg_pp0_iter3_pixWindow_273_reg_1055;
        end
    end else begin
        ap_phi_mux_pixWindow_273_phi_fu_1058_p4 = ap_phi_reg_pp0_iter3_pixWindow_273_reg_1055;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_277_phi_fu_1021_p4 = pixBuf_88_fu_314;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_277_phi_fu_1021_p4 = pixWindow_244_reg_6622;
        end else begin
            ap_phi_mux_pixWindow_277_phi_fu_1021_p4 = ap_phi_reg_pp0_iter3_pixWindow_277_reg_1018;
        end
    end else begin
        ap_phi_mux_pixWindow_277_phi_fu_1021_p4 = ap_phi_reg_pp0_iter3_pixWindow_277_reg_1018;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_278_phi_fu_1012_p4 = pixBuf_89_fu_318;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_278_phi_fu_1012_p4 = pixWindow_245_reg_6629;
        end else begin
            ap_phi_mux_pixWindow_278_phi_fu_1012_p4 = ap_phi_reg_pp0_iter3_pixWindow_278_reg_1009;
        end
    end else begin
        ap_phi_mux_pixWindow_278_phi_fu_1012_p4 = ap_phi_reg_pp0_iter3_pixWindow_278_reg_1009;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_279_phi_fu_1003_p4 = pixBuf_90_fu_322;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_279_phi_fu_1003_p4 = pixWindow_246_reg_6636;
        end else begin
            ap_phi_mux_pixWindow_279_phi_fu_1003_p4 = ap_phi_reg_pp0_iter3_pixWindow_279_reg_1000;
        end
    end else begin
        ap_phi_mux_pixWindow_279_phi_fu_1003_p4 = ap_phi_reg_pp0_iter3_pixWindow_279_reg_1000;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_280_phi_fu_994_p4 = pixBuf_88_fu_314;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_280_phi_fu_994_p4 = pixWindow_247_reg_6643;
        end else begin
            ap_phi_mux_pixWindow_280_phi_fu_994_p4 = ap_phi_reg_pp0_iter3_pixWindow_280_reg_991;
        end
    end else begin
        ap_phi_mux_pixWindow_280_phi_fu_994_p4 = ap_phi_reg_pp0_iter3_pixWindow_280_reg_991;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_281_phi_fu_985_p4 = pixBuf_89_fu_318;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_281_phi_fu_985_p4 = pixWindow_248_reg_6650;
        end else begin
            ap_phi_mux_pixWindow_281_phi_fu_985_p4 = ap_phi_reg_pp0_iter3_pixWindow_281_reg_982;
        end
    end else begin
        ap_phi_mux_pixWindow_281_phi_fu_985_p4 = ap_phi_reg_pp0_iter3_pixWindow_281_reg_982;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_282_phi_fu_976_p4 = pixBuf_90_fu_322;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_282_phi_fu_976_p4 = pixWindow_249_reg_6657;
        end else begin
            ap_phi_mux_pixWindow_282_phi_fu_976_p4 = ap_phi_reg_pp0_iter3_pixWindow_282_reg_973;
        end
    end else begin
        ap_phi_mux_pixWindow_282_phi_fu_976_p4 = ap_phi_reg_pp0_iter3_pixWindow_282_reg_973;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_283_phi_fu_966_p4 = pixBuf_fu_302;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_283_phi_fu_966_p4 = ap_phi_reg_pp0_iter3_pixBuf_151_reg_874;
        end else begin
            ap_phi_mux_pixWindow_283_phi_fu_966_p4 = ap_phi_reg_pp0_iter3_pixWindow_283_reg_963;
        end
    end else begin
        ap_phi_mux_pixWindow_283_phi_fu_966_p4 = ap_phi_reg_pp0_iter3_pixWindow_283_reg_963;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_284_phi_fu_956_p4 = pixBuf_86_fu_306;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_284_phi_fu_956_p4 = ap_phi_reg_pp0_iter3_pixBuf_152_reg_865;
        end else begin
            ap_phi_mux_pixWindow_284_phi_fu_956_p4 = ap_phi_reg_pp0_iter3_pixWindow_284_reg_953;
        end
    end else begin
        ap_phi_mux_pixWindow_284_phi_fu_956_p4 = ap_phi_reg_pp0_iter3_pixWindow_284_reg_953;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_285_phi_fu_946_p4 = pixBuf_87_fu_310;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_285_phi_fu_946_p4 = ap_phi_reg_pp0_iter3_pixBuf_153_reg_856;
        end else begin
            ap_phi_mux_pixWindow_285_phi_fu_946_p4 = ap_phi_reg_pp0_iter3_pixWindow_285_reg_943;
        end
    end else begin
        ap_phi_mux_pixWindow_285_phi_fu_946_p4 = ap_phi_reg_pp0_iter3_pixWindow_285_reg_943;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_286_phi_fu_936_p4 = pixBuf_fu_302;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_286_phi_fu_936_p4 = ap_phi_reg_pp0_iter3_pixBuf_154_reg_847;
        end else begin
            ap_phi_mux_pixWindow_286_phi_fu_936_p4 = ap_phi_reg_pp0_iter3_pixWindow_286_reg_933;
        end
    end else begin
        ap_phi_mux_pixWindow_286_phi_fu_936_p4 = ap_phi_reg_pp0_iter3_pixWindow_286_reg_933;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_287_phi_fu_926_p4 = pixBuf_86_fu_306;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_287_phi_fu_926_p4 = ap_phi_reg_pp0_iter3_pixBuf_155_reg_838;
        end else begin
            ap_phi_mux_pixWindow_287_phi_fu_926_p4 = ap_phi_reg_pp0_iter3_pixWindow_287_reg_923;
        end
    end else begin
        ap_phi_mux_pixWindow_287_phi_fu_926_p4 = ap_phi_reg_pp0_iter3_pixWindow_287_reg_923;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_288_phi_fu_916_p4 = pixBuf_87_fu_310;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_288_phi_fu_916_p4 = ap_phi_reg_pp0_iter3_pixBuf_156_reg_829;
        end else begin
            ap_phi_mux_pixWindow_288_phi_fu_916_p4 = ap_phi_reg_pp0_iter3_pixWindow_288_reg_913;
        end
    end else begin
        ap_phi_mux_pixWindow_288_phi_fu_916_p4 = ap_phi_reg_pp0_iter3_pixWindow_288_reg_913;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_289_phi_fu_906_p4 = pixBuf_fu_302;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_289_phi_fu_906_p4 = ap_phi_reg_pp0_iter3_pixBuf_157_reg_820;
        end else begin
            ap_phi_mux_pixWindow_289_phi_fu_906_p4 = ap_phi_reg_pp0_iter3_pixWindow_289_reg_903;
        end
    end else begin
        ap_phi_mux_pixWindow_289_phi_fu_906_p4 = ap_phi_reg_pp0_iter3_pixWindow_289_reg_903;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_290_phi_fu_896_p4 = pixBuf_86_fu_306;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_290_phi_fu_896_p4 = ap_phi_reg_pp0_iter3_pixBuf_158_reg_811;
        end else begin
            ap_phi_mux_pixWindow_290_phi_fu_896_p4 = ap_phi_reg_pp0_iter3_pixWindow_290_reg_893;
        end
    end else begin
        ap_phi_mux_pixWindow_290_phi_fu_896_p4 = ap_phi_reg_pp0_iter3_pixWindow_290_reg_893;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_291_phi_fu_886_p4 = pixBuf_87_fu_310;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_291_phi_fu_886_p4 = ap_phi_reg_pp0_iter3_pixBuf_159_reg_802;
        end else begin
            ap_phi_mux_pixWindow_291_phi_fu_886_p4 = ap_phi_reg_pp0_iter3_pixWindow_291_reg_883;
        end
    end else begin
        ap_phi_mux_pixWindow_291_phi_fu_886_p4 = ap_phi_reg_pp0_iter3_pixWindow_291_reg_883;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_292_phi_fu_1049_p4 = pixBuf_88_fu_314;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_292_phi_fu_1049_p4 = pixWindow_241_reg_6586;
        end else begin
            ap_phi_mux_pixWindow_292_phi_fu_1049_p4 = ap_phi_reg_pp0_iter3_pixWindow_292_reg_1046;
        end
    end else begin
        ap_phi_mux_pixWindow_292_phi_fu_1049_p4 = ap_phi_reg_pp0_iter3_pixWindow_292_reg_1046;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_293_phi_fu_1040_p4 = pixBuf_89_fu_318;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_293_phi_fu_1040_p4 = pixWindow_242_reg_6598;
        end else begin
            ap_phi_mux_pixWindow_293_phi_fu_1040_p4 = ap_phi_reg_pp0_iter3_pixWindow_293_reg_1037;
        end
    end else begin
        ap_phi_mux_pixWindow_293_phi_fu_1040_p4 = ap_phi_reg_pp0_iter3_pixWindow_293_reg_1037;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_294_phi_fu_1030_p4 = pixBuf_90_fu_322;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_294_phi_fu_1030_p4 = pixWindow_243_reg_6610;
        end else begin
            ap_phi_mux_pixWindow_294_phi_fu_1030_p4 = ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027;
        end
    end else begin
        ap_phi_mux_pixWindow_294_phi_fu_1030_p4 = ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pix_28_phi_fu_1251_p4 = pixWindow_176_fu_390;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pix_28_phi_fu_1251_p4 = select_ln957_7_fu_2350_p3;
        end else begin
            ap_phi_mux_pix_28_phi_fu_1251_p4 = ap_phi_reg_pp0_iter3_pix_28_reg_1248;
        end
    end else begin
        ap_phi_mux_pix_28_phi_fu_1251_p4 = ap_phi_reg_pp0_iter3_pix_28_reg_1248;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pix_phi_fu_1261_p4 = pixWindow_175_fu_386;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pix_phi_fu_1261_p4 = select_ln957_6_fu_2343_p3;
        end else begin
            ap_phi_mux_pix_phi_fu_1261_p4 = ap_phi_reg_pp0_iter3_pix_reg_1258;
        end
    end else begin
        ap_phi_mux_pix_phi_fu_1261_p4 = ap_phi_reg_pp0_iter3_pix_reg_1258;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_right_11_phi_fu_1221_p4 = pixWindow_181_fu_410;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_right_11_phi_fu_1221_p4 = select_ln957_12_fu_2383_p3;
        end else begin
            ap_phi_mux_right_11_phi_fu_1221_p4 = ap_phi_reg_pp0_iter3_right_11_reg_1218;
        end
    end else begin
        ap_phi_mux_right_11_phi_fu_1221_p4 = ap_phi_reg_pp0_iter3_right_11_reg_1218;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_right_12_phi_fu_1211_p4 = pixWindow_182_fu_414;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_right_12_phi_fu_1211_p4 = select_ln957_13_fu_2390_p3;
        end else begin
            ap_phi_mux_right_12_phi_fu_1211_p4 = ap_phi_reg_pp0_iter3_right_12_reg_1208;
        end
    end else begin
        ap_phi_mux_right_12_phi_fu_1211_p4 = ap_phi_reg_pp0_iter3_right_12_reg_1208;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_right_14_phi_fu_1309_p4 = pixBuf_88_fu_314;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_right_14_phi_fu_1309_p4 = select_ln957_fu_2302_p3;
        end else begin
            ap_phi_mux_right_14_phi_fu_1309_p4 = ap_phi_reg_pp0_iter3_right_14_reg_1306;
        end
    end else begin
        ap_phi_mux_right_14_phi_fu_1309_p4 = ap_phi_reg_pp0_iter3_right_14_reg_1306;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_right_15_phi_fu_1299_p4 = pixBuf_89_fu_318;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_right_15_phi_fu_1299_p4 = select_ln957_1_fu_2309_p3;
        end else begin
            ap_phi_mux_right_15_phi_fu_1299_p4 = ap_phi_reg_pp0_iter3_right_15_reg_1296;
        end
    end else begin
        ap_phi_mux_right_15_phi_fu_1299_p4 = ap_phi_reg_pp0_iter3_right_15_reg_1296;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_right_16_phi_fu_1289_p4 = pixBuf_90_fu_322;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_right_16_phi_fu_1289_p4 = select_ln957_2_fu_2316_p3;
        end else begin
            ap_phi_mux_right_16_phi_fu_1289_p4 = ap_phi_reg_pp0_iter3_right_16_reg_1286;
        end
    end else begin
        ap_phi_mux_right_16_phi_fu_1289_p4 = ap_phi_reg_pp0_iter3_right_16_reg_1286;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_right_9_phi_fu_1231_p4 = pixWindow_179_fu_402;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_right_9_phi_fu_1231_p4 = select_ln957_10_fu_2370_p3;
        end else begin
            ap_phi_mux_right_9_phi_fu_1231_p4 = ap_phi_reg_pp0_iter3_right_9_reg_1228;
        end
    end else begin
        ap_phi_mux_right_9_phi_fu_1231_p4 = ap_phi_reg_pp0_iter3_right_9_reg_1228;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_right_phi_fu_1241_p4 = pixWindow_178_fu_398;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_right_phi_fu_1241_p4 = select_ln957_9_fu_2363_p3;
        end else begin
            ap_phi_mux_right_phi_fu_1241_p4 = ap_phi_reg_pp0_iter3_right_reg_1238;
        end
    end else begin
        ap_phi_mux_right_phi_fu_1241_p4 = ap_phi_reg_pp0_iter3_right_reg_1238;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_up_10_phi_fu_1373_p4 = pixWindow_296_reg_6566;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_up_10_phi_fu_1373_p4 = select_ln957_25_fu_2468_p3;
        end else begin
            ap_phi_mux_up_10_phi_fu_1373_p4 = ap_phi_reg_pp0_iter3_up_10_reg_1370;
        end
    end else begin
        ap_phi_mux_up_10_phi_fu_1373_p4 = ap_phi_reg_pp0_iter3_up_10_reg_1370;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_up_1_phi_fu_1355_p4 = pixWindow_167_fu_354;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_up_1_phi_fu_1355_p4 = select_ln957_22_fu_2449_p3;
        end else begin
            ap_phi_mux_up_1_phi_fu_1355_p4 = ap_phi_reg_pp0_iter3_up_1_reg_1352;
        end
    end else begin
        ap_phi_mux_up_1_phi_fu_1355_p4 = ap_phi_reg_pp0_iter3_up_1_reg_1352;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_up_3_phi_fu_1346_p4 = pixWindow_169_fu_362;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_up_3_phi_fu_1346_p4 = select_ln957_20_fu_2436_p3;
        end else begin
            ap_phi_mux_up_3_phi_fu_1346_p4 = ap_phi_reg_pp0_iter3_up_3_reg_1343;
        end
    end else begin
        ap_phi_mux_up_3_phi_fu_1346_p4 = ap_phi_reg_pp0_iter3_up_3_reg_1343;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_up_4_phi_fu_1337_p4 = pixWindow_170_fu_366;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_up_4_phi_fu_1337_p4 = select_ln957_19_fu_2429_p3;
        end else begin
            ap_phi_mux_up_4_phi_fu_1337_p4 = ap_phi_reg_pp0_iter3_up_4_reg_1334;
        end
    end else begin
        ap_phi_mux_up_4_phi_fu_1337_p4 = ap_phi_reg_pp0_iter3_up_4_reg_1334;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_up_6_phi_fu_1328_p4 = pixWindow_172_fu_374;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_up_6_phi_fu_1328_p4 = select_ln957_17_fu_2416_p3;
        end else begin
            ap_phi_mux_up_6_phi_fu_1328_p4 = ap_phi_reg_pp0_iter3_up_6_reg_1325;
        end
    end else begin
        ap_phi_mux_up_6_phi_fu_1328_p4 = ap_phi_reg_pp0_iter3_up_6_reg_1325;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_up_7_phi_fu_1319_p4 = pixWindow_173_fu_378;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_up_7_phi_fu_1319_p4 = select_ln957_16_fu_2409_p3;
        end else begin
            ap_phi_mux_up_7_phi_fu_1319_p4 = ap_phi_reg_pp0_iter3_up_7_reg_1316;
        end
    end else begin
        ap_phi_mux_up_7_phi_fu_1319_p4 = ap_phi_reg_pp0_iter3_up_7_reg_1316;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_up_9_phi_fu_1382_p4 = pixWindow_295_reg_6556;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_up_9_phi_fu_1382_p4 = select_ln957_26_fu_2474_p3;
        end else begin
            ap_phi_mux_up_9_phi_fu_1382_p4 = ap_phi_reg_pp0_iter3_up_9_reg_1379;
        end
    end else begin
        ap_phi_mux_up_9_phi_fu_1382_p4 = ap_phi_reg_pp0_iter3_up_9_reg_1379;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_up_phi_fu_1364_p4 = pixWindow_fu_350;
        end else if ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_up_phi_fu_1364_p4 = select_ln957_23_fu_2456_p3;
        end else begin
            ap_phi_mux_up_phi_fu_1364_p4 = ap_phi_reg_pp0_iter3_up_reg_1361;
        end
    end else begin
        ap_phi_mux_up_phi_fu_1364_p4 = ap_phi_reg_pp0_iter3_up_reg_1361;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[3'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_6 = 10'd0;
    end else begin
        ap_sig_allocacmp_x_6 = x_fu_294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_z_2 = 8'd0;
    end else begin
        ap_sig_allocacmp_z_2 = z_fu_298;
    end
end

always @ (*) begin
    if (((icmp_ln881_reg_6419_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op162_read_state2 == 1'b1)))) begin
        imgRB_read = 1'b1;
    end else begin
        imgRB_read = 1'b0;
    end
end

always @ (*) begin
    if ((pf_imgRgb_U_data_out_vld == 1'b1)) begin
        imgRgb_write = 1'b1;
    end else begin
        imgRgb_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lineBuffer_1_i_ce0 = 1'b1;
    end else begin
        lineBuffer_1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[3'd1] == 1'b1))) begin
        lineBuffer_1_i_ce1 = 1'b1;
    end else begin
        lineBuffer_1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lineBuffer_1_i_we0 = 1'b1;
    end else begin
        lineBuffer_1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_i_ce0 = 1'b1;
    end else begin
        lineBuffer_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[3'd1] == 1'b1))) begin
        lineBuffer_i_ce1 = 1'b1;
    end else begin
        lineBuffer_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_6428_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter1_reg == 1'd0) & (cmp59_i == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_i_we0 = 1'b1;
    end else begin
        lineBuffer_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        p_0_0_0_0_01166_31938_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_01166_31938_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        p_0_1_0_0_01167_31941_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_01167_31941_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        p_0_2_0_0_01168_31944_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_01168_31944_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1052_reg_6475_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        pf_imgRgb_U_data_in_vld = 1'b1;
    end else begin
        pf_imgRgb_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_212_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_212_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_213_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_213_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_214_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_214_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_215_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_215_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_216_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_216_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_217_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_217_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_218_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_218_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_219_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_219_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_220_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_220_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_224_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_224_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_225_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_225_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_226_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_226_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_227_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_227_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_228_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_228_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_229_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_229_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_230_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_230_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_231_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_231_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_232_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_232_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_236_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_236_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_237_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_237_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_238_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_238_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_239_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_239_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_240_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_240_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_241_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_241_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_242_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_242_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_243_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_243_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_244_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_244_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_329_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_329_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_330_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_330_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_331_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_331_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_332_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_332_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_333_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_333_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_334_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_334_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_335_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_335_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_336_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_336_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_6419_pp0_iter5_reg == 1'd1))) begin
        pixWindow_337_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_337_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DBh_1_fu_4301_p3 = ((tmp_56_fu_4294_p3[0:0] == 1'b1) ? sub_ln61_25_reg_7401 : trunc_ln61_25_reg_7396);

assign DBh_2_fu_4539_p3 = ((tmp_70_fu_4532_p3[0:0] == 1'b1) ? sub_ln61_31_reg_7469 : trunc_ln61_31_reg_7464);

assign DBh_3_fu_4777_p3 = ((tmp_84_fu_4770_p3[0:0] == 1'b1) ? sub_ln61_37_reg_7537 : trunc_ln61_37_reg_7532);

assign DBh_fu_4063_p3 = ((tmp_42_fu_4056_p3[0:0] == 1'b1) ? sub_ln61_19_reg_7333 : trunc_ln61_19_reg_7328);

assign DBv_1_fu_4314_p3 = ((tmp_57_fu_4307_p3[0:0] == 1'b1) ? sub_ln61_26_reg_7416 : trunc_ln61_26_reg_7411);

assign DBv_2_fu_4552_p3 = ((tmp_71_fu_4545_p3[0:0] == 1'b1) ? sub_ln61_32_reg_7484 : trunc_ln61_32_reg_7479);

assign DBv_3_fu_4790_p3 = ((tmp_85_fu_4783_p3[0:0] == 1'b1) ? sub_ln61_38_reg_7552 : trunc_ln61_38_reg_7547);

assign DBv_fu_4076_p3 = ((tmp_43_fu_4069_p3[0:0] == 1'b1) ? sub_ln61_20_reg_7348 : trunc_ln61_20_reg_7343);

assign DGh_1_fu_3416_p3 = ((tmp_54_fu_3409_p3[0:0] == 1'b1) ? sub_ln61_23_fu_3404_p2 : trunc_ln61_23_reg_7140);

assign DGh_2_fu_3660_p3 = ((tmp_68_fu_3653_p3[0:0] == 1'b1) ? sub_ln61_29_fu_3648_p2 : trunc_ln61_29_reg_7217);

assign DGh_3_fu_3883_p3 = ((tmp_82_fu_3876_p3[0:0] == 1'b1) ? sub_ln61_35_fu_3871_p2 : trunc_ln61_35_reg_7294);

assign DGh_fu_3172_p3 = ((tmp_40_fu_3165_p3[0:0] == 1'b1) ? sub_ln61_17_fu_3160_p2 : trunc_ln61_17_reg_7052);

assign DGv_1_fu_3435_p3 = ((tmp_55_fu_3428_p3[0:0] == 1'b1) ? sub_ln61_24_fu_3423_p2 : trunc_ln61_24_reg_7163);

assign DGv_2_fu_3679_p3 = ((tmp_69_fu_3672_p3[0:0] == 1'b1) ? sub_ln61_30_fu_3667_p2 : trunc_ln61_30_reg_7240);

assign DGv_3_fu_3902_p3 = ((tmp_83_fu_3895_p3[0:0] == 1'b1) ? sub_ln61_36_fu_3890_p2 : trunc_ln61_36_reg_7317);

assign DGv_fu_3191_p3 = ((tmp_41_fu_3184_p3[0:0] == 1'b1) ? sub_ln61_18_fu_3179_p2 : trunc_ln61_18_reg_7075);

assign DRh_1_fu_3378_p3 = ((tmp_52_fu_3371_p3[0:0] == 1'b1) ? sub_ln61_21_fu_3366_p2 : trunc_ln61_21_reg_7096);

assign DRh_2_fu_3622_p3 = ((tmp_66_fu_3615_p3[0:0] == 1'b1) ? sub_ln61_27_fu_3610_p2 : trunc_ln61_27_reg_7179);

assign DRh_3_fu_3845_p3 = ((tmp_80_fu_3838_p3[0:0] == 1'b1) ? sub_ln61_33_fu_3833_p2 : trunc_ln61_33_reg_7256);

assign DRh_fu_3134_p3 = ((tmp_38_fu_3127_p3[0:0] == 1'b1) ? sub_ln61_fu_3122_p2 : trunc_ln61_reg_7008);

assign DRv_1_fu_3397_p3 = ((tmp_53_fu_3390_p3[0:0] == 1'b1) ? sub_ln61_22_fu_3385_p2 : trunc_ln61_22_reg_7117);

assign DRv_2_fu_3641_p3 = ((tmp_67_fu_3634_p3[0:0] == 1'b1) ? sub_ln61_28_fu_3629_p2 : trunc_ln61_28_reg_7200);

assign DRv_3_fu_3864_p3 = ((tmp_81_fu_3857_p3[0:0] == 1'b1) ? sub_ln61_34_fu_3852_p2 : trunc_ln61_34_reg_7277);

assign DRv_fu_3153_p3 = ((tmp_39_fu_3146_p3[0:0] == 1'b1) ? sub_ln61_16_fu_3141_p2 : trunc_ln61_16_reg_7029);

assign PixBufVal_12_fu_2632_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_242_reg_6598 : ap_phi_reg_pp0_iter3_pixBuf_152_reg_865);

assign PixBufVal_13_fu_2626_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_243_reg_6610 : ap_phi_reg_pp0_iter3_pixBuf_153_reg_856);

assign PixBufVal_14_fu_2620_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_244_reg_6622 : ap_phi_reg_pp0_iter3_pixBuf_154_reg_847);

assign PixBufVal_15_fu_2614_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_245_reg_6629 : ap_phi_reg_pp0_iter3_pixBuf_155_reg_838);

assign PixBufVal_16_fu_2608_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_246_reg_6636 : ap_phi_reg_pp0_iter3_pixBuf_156_reg_829);

assign PixBufVal_17_fu_2602_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_247_reg_6643 : ap_phi_reg_pp0_iter3_pixBuf_157_reg_820);

assign PixBufVal_18_fu_2596_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_248_reg_6650 : ap_phi_reg_pp0_iter3_pixBuf_158_reg_811);

assign PixBufVal_19_fu_2590_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_249_reg_6657 : ap_phi_reg_pp0_iter3_pixBuf_159_reg_802);

assign PixBufVal_20_fu_2584_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_250_reg_6664 : ap_phi_reg_pp0_iter3_pixBuf_160_reg_793);

assign PixBufVal_21_fu_2578_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_251_reg_6671 : ap_phi_reg_pp0_iter3_pixBuf_161_reg_784);

assign PixBufVal_22_fu_2572_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_252_reg_6678 : ap_phi_reg_pp0_iter3_pixBuf_162_reg_775);

assign PixBufVal_fu_2638_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_241_reg_6586 : ap_phi_reg_pp0_iter3_pixBuf_151_reg_874);

assign add_ln1030_10_fu_3752_p2 = (zext_ln1030_20_fu_3744_p1 + zext_ln1030_21_fu_3748_p1);

assign add_ln1030_11_fu_4578_p2 = (zext_ln1030_22_fu_4571_p1 + zext_ln1030_23_fu_4574_p1);

assign add_ln1030_12_fu_3961_p2 = (zext_ln1030_24_fu_3953_p1 + zext_ln1030_25_fu_3957_p1);

assign add_ln1030_13_fu_4803_p2 = (zext_ln1030_26_fu_4796_p1 + zext_ln1030_27_fu_4799_p1);

assign add_ln1030_14_fu_3975_p2 = (zext_ln1030_28_fu_3967_p1 + zext_ln1030_29_fu_3971_p1);

assign add_ln1030_15_fu_4816_p2 = (zext_ln1030_30_fu_4809_p1 + zext_ln1030_31_fu_4812_p1);

assign add_ln1030_1_fu_4089_p2 = (zext_ln1030_2_fu_4082_p1 + zext_ln1030_3_fu_4085_p1);

assign add_ln1030_2_fu_3268_p2 = (zext_ln1030_4_fu_3260_p1 + zext_ln1030_5_fu_3264_p1);

assign add_ln1030_3_fu_4102_p2 = (zext_ln1030_6_fu_4095_p1 + zext_ln1030_7_fu_4098_p1);

assign add_ln1030_4_fu_3498_p2 = (zext_ln1030_8_fu_3490_p1 + zext_ln1030_9_fu_3494_p1);

assign add_ln1030_5_fu_4327_p2 = (zext_ln1030_10_fu_4320_p1 + zext_ln1030_11_fu_4323_p1);

assign add_ln1030_6_fu_3512_p2 = (zext_ln1030_12_fu_3504_p1 + zext_ln1030_13_fu_3508_p1);

assign add_ln1030_7_fu_4340_p2 = (zext_ln1030_14_fu_4333_p1 + zext_ln1030_15_fu_4336_p1);

assign add_ln1030_8_fu_3738_p2 = (zext_ln1030_16_fu_3730_p1 + zext_ln1030_17_fu_3734_p1);

assign add_ln1030_9_fu_4565_p2 = (zext_ln1030_18_fu_4558_p1 + zext_ln1030_19_fu_4561_p1);

assign add_ln1030_fu_3254_p2 = (zext_ln1030_fu_3246_p1 + zext_ln1030_1_fu_3250_p1);

assign add_ln1033_1_fu_3534_p2 = ($signed(sext_ln1033_4_fu_3526_p1) + $signed(sext_ln1033_5_fu_3530_p1));

assign add_ln1033_2_fu_3766_p2 = ($signed(sext_ln1033_8_fu_3762_p1) + $signed(sext_ln1033_1_fu_3286_p1));

assign add_ln1033_3_fu_3989_p2 = ($signed(sext_ln1033_5_fu_3530_p1) + $signed(sext_ln1033_11_fu_3985_p1));

assign add_ln1033_fu_3290_p2 = ($signed(sext_ln1033_fu_3282_p1) + $signed(sext_ln1033_1_fu_3286_p1));

assign add_ln1034_1_fu_3558_p2 = ($signed(sext_ln1034_4_fu_3550_p1) + $signed(sext_ln1034_5_fu_3554_p1));

assign add_ln1034_2_fu_3781_p2 = ($signed(sext_ln1034_8_fu_3777_p1) + $signed(sext_ln1034_1_fu_3310_p1));

assign add_ln1034_3_fu_4004_p2 = ($signed(sext_ln1034_5_fu_3554_p1) + $signed(sext_ln1034_11_fu_4000_p1));

assign add_ln1034_fu_3314_p2 = ($signed(sext_ln1034_fu_3306_p1) + $signed(sext_ln1034_1_fu_3310_p1));

assign add_ln1039_1_fu_3580_p2 = ($signed(sext_ln1039_4_fu_3572_p1) + $signed(sext_ln1039_5_fu_3576_p1));

assign add_ln1039_2_fu_3803_p2 = ($signed(sext_ln1039_8_fu_3795_p1) + $signed(sext_ln1039_9_fu_3799_p1));

assign add_ln1039_3_fu_4026_p2 = ($signed(sext_ln1039_12_fu_4018_p1) + $signed(sext_ln1039_13_fu_4022_p1));

assign add_ln1039_fu_3336_p2 = ($signed(sext_ln1039_fu_3328_p1) + $signed(sext_ln1039_1_fu_3332_p1));

assign add_ln1040_1_fu_3604_p2 = ($signed(sext_ln1040_4_fu_3596_p1) + $signed(sext_ln1040_5_fu_3600_p1));

assign add_ln1040_2_fu_3827_p2 = ($signed(sext_ln1040_8_fu_3819_p1) + $signed(sext_ln1040_9_fu_3823_p1));

assign add_ln1040_3_fu_4050_p2 = ($signed(sext_ln1040_12_fu_4042_p1) + $signed(sext_ln1040_13_fu_4046_p1));

assign add_ln1040_fu_3360_p2 = ($signed(sext_ln1040_fu_3352_p1) + $signed(sext_ln1040_1_fu_3356_p1));

assign add_ln886_fu_1716_p2 = (ap_sig_allocacmp_z_2 + 8'd1);

assign and_ln1043_1_fu_5429_p2 = (tmp_64_fu_5383_p3 & cmp310_1_i);

assign and_ln1043_2_fu_5646_p2 = (tmp_78_fu_5600_p3 & cmp310_i);

assign and_ln1043_3_fu_5863_p2 = (tmp_92_fu_5817_p3 & cmp310_1_i);

assign and_ln1043_fu_5212_p2 = (tmp_50_fu_5166_p3 & cmp310_i);

assign and_ln1052_fu_1758_p2 = (xor_ln1052_fu_1752_p2 & cmp478_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op162_read_state2 == 1'b1) & (1'b1 == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = ((1'd1 == and_ln1052_reg_6475_pp0_iter6_reg) & (1'b1 == 1'b0));
end

always @ (*) begin
    ap_condition_1259 = ((icmp_ln891_reg_6428_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter1_reg == 1'd0) & (cmp59_i_read_reg_6379 == 1'd0));
end

always @ (*) begin
    ap_condition_4313 = ((1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i == 1'd1) & (icmp_ln891_reg_6428 == 1'd1) & (icmp_ln881_reg_6419 == 1'd0));
end

always @ (*) begin
    ap_condition_4325 = ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_4328 = ((icmp_ln891_reg_6428_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_imgRgb_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(imgRB_num_data_valid < (ap_frp_data_req_imgRB + ap_frp_data_req_imgRB_op162));
end

always @ (*) begin
    ap_enable_operation_160 = (ap_predicate_op160_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_161 = (ap_predicate_op161_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_179 = (ap_predicate_op179_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_192 = (ap_predicate_op192_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_206 = (ap_predicate_op206_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_314 = (ap_predicate_op314_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_down_11_reg_1415 = 'bx;

assign ap_phi_reg_pp0_iter0_down_2_reg_1406 = 'bx;

assign ap_phi_reg_pp0_iter0_down_5_reg_1397 = 'bx;

assign ap_phi_reg_pp0_iter0_down_8_reg_1388 = 'bx;

assign ap_phi_reg_pp0_iter0_left_2_reg_1454 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_151_reg_874 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_152_reg_865 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_153_reg_856 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_154_reg_847 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_155_reg_838 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_156_reg_829 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_157_reg_820 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_158_reg_811 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_159_reg_802 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_160_reg_793 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_161_reg_784 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_162_reg_775 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_29_reg_1444 = 'bx;

assign ap_phi_reg_pp0_iter0_right_10_reg_1434 = 'bx;

assign ap_phi_reg_pp0_iter0_right_13_reg_1424 = 'bx;

assign ap_phi_reg_pp0_iter0_up_11_reg_1490 = 'bx;

assign ap_phi_reg_pp0_iter0_up_2_reg_1481 = 'bx;

assign ap_phi_reg_pp0_iter0_up_5_reg_1472 = 'bx;

assign ap_phi_reg_pp0_iter0_up_8_reg_1463 = 'bx;

assign ap_phi_reg_pp0_iter3_down_10_reg_1190 = 'bx;

assign ap_phi_reg_pp0_iter3_down_1_reg_1172 = 'bx;

assign ap_phi_reg_pp0_iter3_down_3_reg_1163 = 'bx;

assign ap_phi_reg_pp0_iter3_down_4_reg_1154 = 'bx;

assign ap_phi_reg_pp0_iter3_down_6_reg_1145 = 'bx;

assign ap_phi_reg_pp0_iter3_down_7_reg_1136 = 'bx;

assign ap_phi_reg_pp0_iter3_down_9_reg_1199 = 'bx;

assign ap_phi_reg_pp0_iter3_down_reg_1181 = 'bx;

assign ap_phi_reg_pp0_iter3_left_1_reg_1268 = 'bx;

assign ap_phi_reg_pp0_iter3_left_reg_1277 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_265_reg_1127 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_266_reg_1118 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_267_reg_1109 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_268_reg_1100 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_269_reg_1091 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_270_reg_1082 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_271_reg_1073 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_272_reg_1064 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_273_reg_1055 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_277_reg_1018 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_278_reg_1009 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_279_reg_1000 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_280_reg_991 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_281_reg_982 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_282_reg_973 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_283_reg_963 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_284_reg_953 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_285_reg_943 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_286_reg_933 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_287_reg_923 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_288_reg_913 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_289_reg_903 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_290_reg_893 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_291_reg_883 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_292_reg_1046 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_293_reg_1037 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027 = 'bx;

assign ap_phi_reg_pp0_iter3_pix_28_reg_1248 = 'bx;

assign ap_phi_reg_pp0_iter3_pix_reg_1258 = 'bx;

assign ap_phi_reg_pp0_iter3_right_11_reg_1218 = 'bx;

assign ap_phi_reg_pp0_iter3_right_12_reg_1208 = 'bx;

assign ap_phi_reg_pp0_iter3_right_14_reg_1306 = 'bx;

assign ap_phi_reg_pp0_iter3_right_15_reg_1296 = 'bx;

assign ap_phi_reg_pp0_iter3_right_16_reg_1286 = 'bx;

assign ap_phi_reg_pp0_iter3_right_9_reg_1228 = 'bx;

assign ap_phi_reg_pp0_iter3_right_reg_1238 = 'bx;

assign ap_phi_reg_pp0_iter3_up_10_reg_1370 = 'bx;

assign ap_phi_reg_pp0_iter3_up_1_reg_1352 = 'bx;

assign ap_phi_reg_pp0_iter3_up_3_reg_1343 = 'bx;

assign ap_phi_reg_pp0_iter3_up_4_reg_1334 = 'bx;

assign ap_phi_reg_pp0_iter3_up_6_reg_1325 = 'bx;

assign ap_phi_reg_pp0_iter3_up_7_reg_1316 = 'bx;

assign ap_phi_reg_pp0_iter3_up_9_reg_1379 = 'bx;

assign ap_phi_reg_pp0_iter3_up_reg_1361 = 'bx;

always @ (*) begin
    ap_predicate_op160_load_state2 = ((icmp_ln891_reg_6428 == 1'd1) & (icmp_ln881_reg_6419 == 1'd0));
end

always @ (*) begin
    ap_predicate_op161_load_state2 = ((icmp_ln891_reg_6428 == 1'd1) & (icmp_ln881_reg_6419 == 1'd0));
end

always @ (*) begin
    ap_predicate_op162_read_state2 = ((cmp59_i == 1'd1) & (icmp_ln891_reg_6428 == 1'd1) & (icmp_ln881_reg_6419 == 1'd0));
end

always @ (*) begin
    ap_predicate_op179_load_state3 = ((icmp_ln891_reg_6428_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op192_load_state3 = ((icmp_ln891_reg_6428_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op206_store_state3 = ((icmp_ln891_reg_6428_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter1_reg == 1'd0) & (cmp59_i == 1'd1));
end

always @ (*) begin
    ap_predicate_op314_store_state4 = ((icmp_ln891_reg_6428_pp0_iter2_reg == 1'd1) & (icmp_ln881_reg_6419_pp0_iter2_reg == 1'd0));
end

assign b_11_fu_5100_p2 = ($signed(zext_ln1033_2_fu_5039_p1) - $signed(sext_ln1030_1_fu_5096_p1));

assign b_12_fu_5217_p3 = ((and_ln1043_fu_5212_p2[0:0] == 1'b1) ? 10'd0 : sel_tmp1_i_fu_5205_p3);

assign b_14_fu_5434_p3 = ((and_ln1043_1_fu_5429_p2[0:0] == 1'b1) ? 10'd0 : sel_tmp8_i_fu_5422_p3);

assign b_16_fu_5534_p2 = ($signed(zext_ln1033_8_fu_5473_p1) - $signed(sext_ln1030_5_fu_5530_p1));

assign b_17_fu_5651_p3 = ((and_ln1043_2_fu_5646_p2[0:0] == 1'b1) ? 10'd0 : sel_tmp15_i_fu_5639_p3);

assign b_19_fu_5751_p2 = ($signed(zext_ln1033_11_fu_5690_p1) - $signed(sext_ln1030_7_fu_5747_p1));

assign b_20_fu_5868_p3 = ((and_ln1043_3_fu_5863_p2[0:0] == 1'b1) ? 10'd0 : sel_tmp22_i_fu_5856_p3);

assign b_fu_5317_p2 = ($signed(zext_ln1033_5_fu_5256_p1) - $signed(sext_ln1030_3_fu_5313_p1));

assign cmp161_i_fu_1738_p2 = ((ap_sig_allocacmp_x_6 == 10'd0) ? 1'b1 : 1'b0);

assign cmp310_1_i_read_reg_6399 = cmp310_1_i;

assign cmp310_i_read_reg_6409 = cmp310_i;

assign cmp59_i_read_read_fu_458_p2 = cmp59_i;

assign cmp59_i_read_reg_6379 = cmp59_i;

assign icmp_ln1030_1_fu_4346_p2 = ((add_ln1030_5_fu_4327_p2 < add_ln1030_7_fu_4340_p2) ? 1'b1 : 1'b0);

assign icmp_ln1030_2_fu_4584_p2 = ((add_ln1030_9_fu_4565_p2 < add_ln1030_11_fu_4578_p2) ? 1'b1 : 1'b0);

assign icmp_ln1030_3_fu_4822_p2 = ((add_ln1030_13_fu_4803_p2 < add_ln1030_15_fu_4816_p2) ? 1'b1 : 1'b0);

assign icmp_ln1030_fu_4108_p2 = ((add_ln1030_1_fu_4089_p2 < add_ln1030_3_fu_4102_p2) ? 1'b1 : 1'b0);

assign icmp_ln1042_1_fu_5349_p2 = (($signed(tmp_63_fu_5339_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1042_2_fu_5566_p2 = (($signed(tmp_77_fu_5556_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1042_3_fu_5783_p2 = (($signed(tmp_91_fu_5773_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1042_fu_5132_p2 = (($signed(tmp_49_fu_5122_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1043_1_fu_5401_p2 = (($signed(tmp_65_fu_5391_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1043_2_fu_5618_p2 = (($signed(tmp_79_fu_5608_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1043_3_fu_5835_p2 = (($signed(tmp_93_fu_5825_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1043_fu_5184_p2 = (($signed(tmp_51_fu_5174_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln881_fu_1710_p2 = ((ap_sig_allocacmp_z_2 == add_ln878_1_i) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1732_p2 = ((ap_sig_allocacmp_x_6 < empty) ? 1'b1 : 1'b0);

assign imgRB_blk_n = 1'b1;

assign imgRgb_blk_n = 1'b1;

assign imgRgb_din = pf_imgRgb_U_data_out;

assign lineBuffer_1_i_address0 = lineBuffer_1_i_addr_reg_6485_pp0_iter2_reg;

assign lineBuffer_1_i_address1 = zext_ln889_fu_1780_p1;

assign lineBuffer_1_i_d0 = {{{{{{{{{{{{PixBufVal_22_fu_2572_p3}, {PixBufVal_21_fu_2578_p3}}, {PixBufVal_20_fu_2584_p3}}, {PixBufVal_19_fu_2590_p3}}, {PixBufVal_18_fu_2596_p3}}, {PixBufVal_17_fu_2602_p3}}, {PixBufVal_16_fu_2608_p3}}, {PixBufVal_15_fu_2614_p3}}, {PixBufVal_14_fu_2620_p3}}, {PixBufVal_13_fu_2626_p3}}, {PixBufVal_12_fu_2632_p3}}, {PixBufVal_fu_2638_p3}};

assign lineBuffer_i_address0 = lineBuffer_i_addr_reg_6479;

assign lineBuffer_i_address1 = zext_ln889_fu_1780_p1;

assign lineBuffer_i_d0 = InPix_reg_6491;

assign or_ln1042_1_fu_5369_p2 = (tmp_62_fu_5331_p3 | icmp_ln1042_1_fu_5349_p2);

assign or_ln1042_2_fu_5586_p2 = (tmp_76_fu_5548_p3 | icmp_ln1042_2_fu_5566_p2);

assign or_ln1042_3_fu_5803_p2 = (tmp_90_fu_5765_p3 | icmp_ln1042_3_fu_5783_p2);

assign or_ln1042_fu_5152_p2 = (tmp_48_fu_5114_p3 | icmp_ln1042_fu_5132_p2);

assign out_x_fu_1726_p2 = ($signed(zext_ln881_fu_1722_p1) + $signed(11'd2044));

assign p_0_0_0_0_01166_31938_i_out = p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter5_reg;

assign p_0_1_0_0_01167_31941_i_out = p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter5_reg;

assign p_0_2_0_0_01168_31944_i_out = p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter5_reg;

assign pf_imgRgb_U_frpsig_data_in = {{{{{{{{{{{{r_24_reg_7729}, {b_20_reg_7734}}, {right_15_reg_1296_pp0_iter6_reg}}, {r_20_reg_7719}}, {b_17_reg_7724}}, {right_12_reg_1208_pp0_iter6_reg}}, {r_16_reg_7709}}, {b_14_reg_7714}}, {right_9_reg_1228_pp0_iter6_reg}}, {r_13_reg_7699}}, {b_12_reg_7704}}, {pix_28_reg_1248_pp0_iter6_reg}};

assign pixBuf_127_fu_1785_p1 = imgRB_dout[9:0];

assign pixWindow_212_i_out = pixWindow_193_reg_6789_pp0_iter5_reg;

assign pixWindow_213_i_out = pixWindow_194_reg_6794_pp0_iter5_reg;

assign pixWindow_214_i_out = pixWindow_195_reg_6799_pp0_iter5_reg;

assign pixWindow_215_i_out = pixWindow_196_reg_6805_pp0_iter5_reg;

assign pixWindow_216_i_out = pixWindow_197_reg_6810_pp0_iter5_reg;

assign pixWindow_217_i_out = pixWindow_198_reg_6815_pp0_iter5_reg;

assign pixWindow_218_i_out = pixWindow_199_reg_6821_pp0_iter5_reg;

assign pixWindow_219_i_out = pixWindow_200_reg_6826_pp0_iter5_reg;

assign pixWindow_220_i_out = pixWindow_201_reg_6831_pp0_iter5_reg;

assign pixWindow_224_i_out = pixWindow_205_reg_6837_pp0_iter5_reg;

assign pixWindow_225_i_out = pixWindow_206_reg_6842_pp0_iter5_reg;

assign pixWindow_226_i_out = pixWindow_207_reg_6847_pp0_iter5_reg;

assign pixWindow_227_i_out = pixWindow_208_reg_6853_pp0_iter5_reg;

assign pixWindow_228_i_out = pixWindow_209_reg_6858_pp0_iter5_reg;

assign pixWindow_229_fu_2022_p1 = lineBuffer_1_i_q1[9:0];

assign pixWindow_229_i_out = pixWindow_210_reg_6863_pp0_iter5_reg;

assign pixWindow_230_i_out = pixWindow_211_reg_6869_pp0_iter5_reg;

assign pixWindow_231_i_out = pixWindow_212_reg_6874_pp0_iter5_reg;

assign pixWindow_232_i_out = pixWindow_213_reg_6879_pp0_iter5_reg;

assign pixWindow_236_i_out = pixWindow_217_reg_6885_pp0_iter5_reg;

assign pixWindow_237_i_out = pixWindow_218_reg_6890_pp0_iter5_reg;

assign pixWindow_238_i_out = pixWindow_219_reg_6895_pp0_iter5_reg;

assign pixWindow_239_i_out = pixWindow_220_reg_6901_pp0_iter5_reg;

assign pixWindow_240_i_out = pixWindow_221_reg_6906_pp0_iter5_reg;

assign pixWindow_241_fu_1908_p1 = lineBuffer_i_q1[9:0];

assign pixWindow_241_i_out = pixWindow_222_reg_6911_pp0_iter5_reg;

assign pixWindow_242_i_out = pixWindow_223_reg_6917_pp0_iter5_reg;

assign pixWindow_243_i_out = pixWindow_224_reg_6922_pp0_iter5_reg;

assign pixWindow_244_i_out = pixWindow_225_reg_6927_pp0_iter5_reg;

assign pixWindow_329_i_out = pixWindow_295_reg_6556_pp0_iter5_reg;

assign pixWindow_330_i_out = pixWindow_296_reg_6566_pp0_iter5_reg;

assign pixWindow_331_i_out = pixWindow_297_reg_6576_pp0_iter5_reg;

assign pixWindow_332_i_out = pixWindow_298_reg_6758_pp0_iter5_reg;

assign pixWindow_333_i_out = pixWindow_299_reg_6763_pp0_iter5_reg;

assign pixWindow_334_i_out = pixWindow_300_reg_6768_pp0_iter5_reg;

assign pixWindow_335_i_out = pixWindow_301_reg_6742_pp0_iter5_reg;

assign pixWindow_336_i_out = pixWindow_302_reg_6747_pp0_iter5_reg;

assign pixWindow_337_i_out = pixWindow_303_reg_6752_pp0_iter5_reg;

assign r_11_fu_5084_p2 = ($signed(zext_ln1033_2_fu_5039_p1) - $signed(sext_ln1030_fu_5080_p1));

assign r_12_fu_5158_p3 = ((or_ln1042_fu_5152_p2[0:0] == 1'b1) ? select_ln1042_fu_5144_p3 : trunc_ln1008_1_fu_5110_p1);

assign r_13_fu_5198_p3 = ((cmp310_i[0:0] == 1'b1) ? r_12_fu_5158_p3 : pix_reg_1258_pp0_iter5_reg);

assign r_15_fu_5375_p3 = ((or_ln1042_1_fu_5369_p2[0:0] == 1'b1) ? select_ln1042_2_fu_5361_p3 : trunc_ln1008_3_fu_5327_p1);

assign r_16_fu_5415_p3 = ((cmp310_1_i[0:0] == 1'b1) ? r_15_fu_5375_p3 : right_reg_1238_pp0_iter5_reg);

assign r_18_fu_5518_p2 = ($signed(zext_ln1033_8_fu_5473_p1) - $signed(sext_ln1030_4_fu_5514_p1));

assign r_19_fu_5592_p3 = ((or_ln1042_2_fu_5586_p2[0:0] == 1'b1) ? select_ln1042_4_fu_5578_p3 : trunc_ln1008_5_fu_5544_p1);

assign r_20_fu_5632_p3 = ((cmp310_i[0:0] == 1'b1) ? r_19_fu_5592_p3 : right_11_reg_1218_pp0_iter5_reg);

assign r_22_fu_5735_p2 = ($signed(zext_ln1033_11_fu_5690_p1) - $signed(sext_ln1030_6_fu_5731_p1));

assign r_23_fu_5809_p3 = ((or_ln1042_3_fu_5803_p2[0:0] == 1'b1) ? select_ln1042_6_fu_5795_p3 : trunc_ln1008_7_fu_5761_p1);

assign r_24_fu_5849_p3 = ((cmp310_1_i[0:0] == 1'b1) ? r_23_fu_5809_p3 : right_14_reg_1306_pp0_iter5_reg);

assign r_fu_5301_p2 = ($signed(zext_ln1033_5_fu_5256_p1) - $signed(sext_ln1030_2_fu_5297_p1));

assign sel_tmp15_i_fu_5639_p3 = ((cmp310_i[0:0] == 1'b1) ? select_ln1043_4_fu_5624_p3 : right_13_reg_1424_pp0_iter5_reg);

assign sel_tmp1_i_fu_5205_p3 = ((cmp310_i[0:0] == 1'b1) ? select_ln1043_fu_5190_p3 : pix_29_reg_1444_pp0_iter5_reg);

assign sel_tmp22_i_fu_5856_p3 = ((cmp310_1_i[0:0] == 1'b1) ? select_ln1043_6_fu_5841_p3 : right_16_reg_1286_pp0_iter5_reg);

assign sel_tmp8_i_fu_5422_p3 = ((cmp310_1_i[0:0] == 1'b1) ? select_ln1043_2_fu_5407_p3 : right_10_reg_1434_pp0_iter5_reg);

assign select_ln1030_1_fu_5090_p3 = ((icmp_ln1030_reg_7595[0:0] == 1'b1) ? select_ln1034_fu_5067_p3 : select_ln1040_reg_7616);

assign select_ln1030_2_fu_5291_p3 = ((icmp_ln1030_1_reg_7621[0:0] == 1'b1) ? select_ln1033_1_fu_5249_p3 : select_ln1039_1_reg_7637);

assign select_ln1030_3_fu_5307_p3 = ((icmp_ln1030_1_reg_7621[0:0] == 1'b1) ? select_ln1034_1_fu_5284_p3 : select_ln1040_1_reg_7642);

assign select_ln1030_4_fu_5508_p3 = ((icmp_ln1030_2_reg_7647[0:0] == 1'b1) ? select_ln1033_2_fu_5466_p3 : select_ln1039_2_reg_7663);

assign select_ln1030_5_fu_5524_p3 = ((icmp_ln1030_2_reg_7647[0:0] == 1'b1) ? select_ln1034_2_fu_5501_p3 : select_ln1040_2_reg_7668);

assign select_ln1030_6_fu_5725_p3 = ((icmp_ln1030_3_reg_7673[0:0] == 1'b1) ? select_ln1033_3_fu_5683_p3 : select_ln1039_3_reg_7689);

assign select_ln1030_7_fu_5741_p3 = ((icmp_ln1030_3_reg_7673[0:0] == 1'b1) ? select_ln1034_3_fu_5718_p3 : select_ln1040_3_reg_7694);

assign select_ln1030_fu_5074_p3 = ((icmp_ln1030_reg_7595[0:0] == 1'b1) ? select_ln1033_fu_5032_p3 : select_ln1039_reg_7611);

assign select_ln1033_1_fu_5249_p3 = ((tmp_58_fu_5225_p3[0:0] == 1'b1) ? sub_ln1033_7_reg_7627 : zext_ln1033_4_fu_5245_p1);

assign select_ln1033_2_fu_5466_p3 = ((tmp_72_fu_5442_p3[0:0] == 1'b1) ? sub_ln1033_10_reg_7653 : zext_ln1033_7_fu_5462_p1);

assign select_ln1033_3_fu_5683_p3 = ((tmp_86_fu_5659_p3[0:0] == 1'b1) ? sub_ln1033_13_reg_7679 : zext_ln1033_10_fu_5679_p1);

assign select_ln1033_fu_5032_p3 = ((tmp_44_fu_5008_p3[0:0] == 1'b1) ? sub_ln1033_3_reg_7601 : zext_ln1033_1_fu_5028_p1);

assign select_ln1034_1_fu_5284_p3 = ((tmp_59_fu_5260_p3[0:0] == 1'b1) ? sub_ln1034_7_reg_7632 : zext_ln1034_3_fu_5280_p1);

assign select_ln1034_2_fu_5501_p3 = ((tmp_73_fu_5477_p3[0:0] == 1'b1) ? sub_ln1034_10_reg_7658 : zext_ln1034_5_fu_5497_p1);

assign select_ln1034_3_fu_5718_p3 = ((tmp_87_fu_5694_p3[0:0] == 1'b1) ? sub_ln1034_13_reg_7684 : zext_ln1034_7_fu_5714_p1);

assign select_ln1034_fu_5067_p3 = ((tmp_45_fu_5043_p3[0:0] == 1'b1) ? sub_ln1034_3_reg_7606 : zext_ln1034_1_fu_5063_p1);

assign select_ln1039_1_fu_4463_p3 = ((tmp_60_fu_4410_p3[0:0] == 1'b1) ? sub_ln1039_7_fu_4440_p2 : zext_ln1039_3_fu_4459_p1);

assign select_ln1039_2_fu_4701_p3 = ((tmp_74_fu_4648_p3[0:0] == 1'b1) ? sub_ln1039_11_fu_4678_p2 : zext_ln1039_5_fu_4697_p1);

assign select_ln1039_3_fu_4939_p3 = ((tmp_88_fu_4886_p3[0:0] == 1'b1) ? sub_ln1039_15_fu_4916_p2 : zext_ln1039_7_fu_4935_p1);

assign select_ln1039_fu_4225_p3 = ((tmp_46_fu_4172_p3[0:0] == 1'b1) ? sub_ln1039_3_fu_4202_p2 : zext_ln1039_1_fu_4221_p1);

assign select_ln1040_1_fu_4524_p3 = ((tmp_61_fu_4471_p3[0:0] == 1'b1) ? sub_ln1040_7_fu_4501_p2 : zext_ln1040_3_fu_4520_p1);

assign select_ln1040_2_fu_4762_p3 = ((tmp_75_fu_4709_p3[0:0] == 1'b1) ? sub_ln1040_11_fu_4739_p2 : zext_ln1040_5_fu_4758_p1);

assign select_ln1040_3_fu_5000_p3 = ((tmp_89_fu_4947_p3[0:0] == 1'b1) ? sub_ln1040_15_fu_4977_p2 : zext_ln1040_7_fu_4996_p1);

assign select_ln1040_fu_4286_p3 = ((tmp_47_fu_4233_p3[0:0] == 1'b1) ? sub_ln1040_3_fu_4263_p2 : zext_ln1040_1_fu_4282_p1);

assign select_ln1042_2_fu_5361_p3 = ((xor_ln1042_1_fu_5355_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln1042_4_fu_5578_p3 = ((xor_ln1042_2_fu_5572_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln1042_6_fu_5795_p3 = ((xor_ln1042_3_fu_5789_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln1042_fu_5144_p3 = ((xor_ln1042_fu_5138_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln1043_2_fu_5407_p3 = ((icmp_ln1043_1_fu_5401_p2[0:0] == 1'b1) ? 10'd1023 : trunc_ln1008_2_fu_5323_p1);

assign select_ln1043_4_fu_5624_p3 = ((icmp_ln1043_2_fu_5618_p2[0:0] == 1'b1) ? 10'd1023 : trunc_ln1008_4_fu_5540_p1);

assign select_ln1043_6_fu_5841_p3 = ((icmp_ln1043_3_fu_5835_p2[0:0] == 1'b1) ? 10'd1023 : trunc_ln1008_6_fu_5757_p1);

assign select_ln1043_fu_5190_p3 = ((icmp_ln1043_fu_5184_p2[0:0] == 1'b1) ? 10'd1023 : trunc_ln1008_fu_5106_p1);

assign select_ln957_10_fu_2370_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_242_reg_6598 : pixWindow_179_fu_402);

assign select_ln957_11_fu_2377_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_243_reg_6610 : pixWindow_180_fu_406);

assign select_ln957_12_fu_2383_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_241_reg_6586 : pixWindow_181_fu_410);

assign select_ln957_13_fu_2390_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_242_reg_6598 : pixWindow_182_fu_414);

assign select_ln957_14_fu_2397_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_243_reg_6610 : pixWindow_183_fu_418);

assign select_ln957_15_fu_2403_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_231_reg_6703 : pixWindow_174_fu_382);

assign select_ln957_16_fu_2409_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_230_reg_6694 : pixWindow_173_fu_378);

assign select_ln957_17_fu_2416_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_229_reg_6685 : pixWindow_172_fu_374);

assign select_ln957_18_fu_2423_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_231_reg_6703 : pixWindow_171_fu_370);

assign select_ln957_19_fu_2429_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_230_reg_6694 : pixWindow_170_fu_366);

assign select_ln957_1_fu_2309_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_242_reg_6598 : pixBuf_89_fu_318);

assign select_ln957_20_fu_2436_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_229_reg_6685 : pixWindow_169_fu_362);

assign select_ln957_21_fu_2443_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_231_reg_6703 : pixWindow_168_fu_358);

assign select_ln957_22_fu_2449_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_230_reg_6694 : pixWindow_167_fu_354);

assign select_ln957_23_fu_2456_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_229_reg_6685 : pixWindow_fu_350);

assign select_ln957_24_fu_2463_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_231_reg_6703 : pixWindow_297_reg_6576);

assign select_ln957_25_fu_2468_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_230_reg_6694 : pixWindow_296_reg_6566);

assign select_ln957_26_fu_2474_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_229_reg_6685 : pixWindow_295_reg_6556);

assign select_ln957_27_fu_2480_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 : pixWindow_192_fu_454);

assign select_ln957_28_fu_2487_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 : pixWindow_191_fu_450);

assign select_ln957_29_fu_2495_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 : pixWindow_190_fu_446);

assign select_ln957_2_fu_2316_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_243_reg_6610 : pixBuf_90_fu_322);

assign select_ln957_30_fu_2503_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 : pixWindow_189_fu_442);

assign select_ln957_31_fu_2510_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 : pixWindow_188_fu_438);

assign select_ln957_32_fu_2518_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 : pixWindow_187_fu_434);

assign select_ln957_33_fu_2526_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 : pixWindow_186_fu_430);

assign select_ln957_34_fu_2533_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 : pixWindow_185_fu_426);

assign select_ln957_35_fu_2541_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 : pixWindow_184_fu_422);

assign select_ln957_36_fu_2549_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 : pixBuf_87_fu_310);

assign select_ln957_37_fu_2556_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 : pixBuf_86_fu_306);

assign select_ln957_38_fu_2564_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 : pixBuf_fu_302);

assign select_ln957_3_fu_2323_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_241_reg_6586 : p_0_0_0_0_01166_31938_i_fu_338);

assign select_ln957_4_fu_2330_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_242_reg_6598 : p_0_1_0_0_01167_31941_i_fu_342);

assign select_ln957_5_fu_2337_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_243_reg_6610 : p_0_2_0_0_01168_31944_i_fu_346);

assign select_ln957_6_fu_2343_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_241_reg_6586 : pixWindow_175_fu_386);

assign select_ln957_7_fu_2350_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_242_reg_6598 : pixWindow_176_fu_390);

assign select_ln957_8_fu_2357_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_243_reg_6610 : pixWindow_177_fu_394);

assign select_ln957_9_fu_2363_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_241_reg_6586 : pixWindow_178_fu_398);

assign select_ln957_fu_2302_p3 = ((cmp161_i_reg_6432_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_241_reg_6586 : pixBuf_88_fu_314);

assign sext_ln1030_1_fu_5096_p1 = $signed(select_ln1030_1_fu_5090_p3);

assign sext_ln1030_2_fu_5297_p1 = $signed(select_ln1030_2_fu_5291_p3);

assign sext_ln1030_3_fu_5313_p1 = $signed(select_ln1030_3_fu_5307_p3);

assign sext_ln1030_4_fu_5514_p1 = $signed(select_ln1030_4_fu_5508_p3);

assign sext_ln1030_5_fu_5530_p1 = $signed(select_ln1030_5_fu_5524_p3);

assign sext_ln1030_6_fu_5731_p1 = $signed(select_ln1030_6_fu_5725_p3);

assign sext_ln1030_7_fu_5747_p1 = $signed(select_ln1030_7_fu_5741_p3);

assign sext_ln1030_fu_5080_p1 = $signed(select_ln1030_fu_5074_p3);

assign sext_ln1033_10_fu_5458_p1 = $signed(trunc_ln1033_5_i_fu_5449_p4);

assign sext_ln1033_11_fu_3985_p1 = $signed(sub_ln1033_11_fu_3981_p2);

assign sext_ln1033_12_fu_4843_p1 = $signed(trunc_ln1033_10_i_fu_4833_p4);

assign sext_ln1033_13_fu_5675_p1 = $signed(trunc_ln1033_7_i_fu_5666_p4);

assign sext_ln1033_1_fu_3286_p1 = $signed(sub_ln1033_1_fu_3278_p2);

assign sext_ln1033_2_fu_4129_p1 = $signed(trunc_ln1033_8_i_fu_4119_p4);

assign sext_ln1033_3_fu_5024_p1 = $signed(trunc_ln1033_1_i_fu_5015_p4);

assign sext_ln1033_4_fu_3526_p1 = $signed(sub_ln1033_4_fu_3518_p2);

assign sext_ln1033_5_fu_3530_p1 = $signed(sub_ln1033_5_fu_3522_p2);

assign sext_ln1033_6_fu_4367_p1 = $signed(trunc_ln1033_9_i_fu_4357_p4);

assign sext_ln1033_7_fu_5241_p1 = $signed(trunc_ln1033_3_i_fu_5232_p4);

assign sext_ln1033_8_fu_3762_p1 = $signed(sub_ln1033_8_fu_3758_p2);

assign sext_ln1033_9_fu_4605_p1 = $signed(trunc_ln1033_i_fu_4595_p4);

assign sext_ln1033_fu_3282_p1 = $signed(sub_ln1033_fu_3274_p2);

assign sext_ln1034_10_fu_5493_p1 = $signed(trunc_ln1034_5_i_fu_5484_p4);

assign sext_ln1034_11_fu_4000_p1 = $signed(sub_ln1034_11_fu_3995_p2);

assign sext_ln1034_12_fu_4872_p1 = $signed(trunc_ln1034_10_i_fu_4862_p4);

assign sext_ln1034_13_fu_5710_p1 = $signed(trunc_ln1034_7_i_fu_5701_p4);

assign sext_ln1034_1_fu_3310_p1 = $signed(sub_ln1034_1_fu_3301_p2);

assign sext_ln1034_2_fu_4158_p1 = $signed(trunc_ln1034_8_i_fu_4148_p4);

assign sext_ln1034_3_fu_5059_p1 = $signed(trunc_ln1034_1_i_fu_5050_p4);

assign sext_ln1034_4_fu_3550_p1 = $signed(sub_ln1034_4_fu_3540_p2);

assign sext_ln1034_5_fu_3554_p1 = $signed(sub_ln1034_5_fu_3545_p2);

assign sext_ln1034_6_fu_4396_p1 = $signed(trunc_ln1034_9_i_fu_4386_p4);

assign sext_ln1034_7_fu_5276_p1 = $signed(trunc_ln1034_3_i_fu_5267_p4);

assign sext_ln1034_8_fu_3777_p1 = $signed(sub_ln1034_8_fu_3772_p2);

assign sext_ln1034_9_fu_4634_p1 = $signed(trunc_ln1034_i_fu_4624_p4);

assign sext_ln1034_fu_3306_p1 = $signed(sub_ln1034_fu_3296_p2);

assign sext_ln1039_10_fu_4670_p1 = $signed(trunc_ln1039_i_fu_4660_p4);

assign sext_ln1039_11_fu_4693_p1 = $signed(trunc_ln1039_5_i_fu_4684_p4);

assign sext_ln1039_12_fu_4018_p1 = $signed(sub_ln1039_12_fu_4010_p2);

assign sext_ln1039_13_fu_4022_p1 = $signed(sub_ln1039_13_fu_4014_p2);

assign sext_ln1039_14_fu_4908_p1 = $signed(trunc_ln1039_10_i_fu_4898_p4);

assign sext_ln1039_15_fu_4931_p1 = $signed(trunc_ln1039_7_i_fu_4922_p4);

assign sext_ln1039_1_fu_3332_p1 = $signed(sub_ln1039_1_fu_3324_p2);

assign sext_ln1039_2_fu_4194_p1 = $signed(trunc_ln1039_8_i_fu_4184_p4);

assign sext_ln1039_3_fu_4217_p1 = $signed(trunc_ln1039_1_i_fu_4208_p4);

assign sext_ln1039_4_fu_3572_p1 = $signed(sub_ln1039_4_fu_3564_p2);

assign sext_ln1039_5_fu_3576_p1 = $signed(sub_ln1039_5_fu_3568_p2);

assign sext_ln1039_6_fu_4432_p1 = $signed(trunc_ln1039_9_i_fu_4422_p4);

assign sext_ln1039_7_fu_4455_p1 = $signed(trunc_ln1039_3_i_fu_4446_p4);

assign sext_ln1039_8_fu_3795_p1 = $signed(sub_ln1039_8_fu_3787_p2);

assign sext_ln1039_9_fu_3799_p1 = $signed(sub_ln1039_9_fu_3791_p2);

assign sext_ln1039_fu_3328_p1 = $signed(sub_ln1039_fu_3320_p2);

assign sext_ln1040_10_fu_4731_p1 = $signed(trunc_ln1040_i_fu_4721_p4);

assign sext_ln1040_11_fu_4754_p1 = $signed(trunc_ln1040_5_i_fu_4745_p4);

assign sext_ln1040_12_fu_4042_p1 = $signed(sub_ln1040_12_fu_4032_p2);

assign sext_ln1040_13_fu_4046_p1 = $signed(sub_ln1040_13_fu_4037_p2);

assign sext_ln1040_14_fu_4969_p1 = $signed(trunc_ln1040_10_i_fu_4959_p4);

assign sext_ln1040_15_fu_4992_p1 = $signed(trunc_ln1040_7_i_fu_4983_p4);

assign sext_ln1040_1_fu_3356_p1 = $signed(sub_ln1040_1_fu_3347_p2);

assign sext_ln1040_2_fu_4255_p1 = $signed(trunc_ln1040_8_i_fu_4245_p4);

assign sext_ln1040_3_fu_4278_p1 = $signed(trunc_ln1040_1_i_fu_4269_p4);

assign sext_ln1040_4_fu_3596_p1 = $signed(sub_ln1040_4_fu_3586_p2);

assign sext_ln1040_5_fu_3600_p1 = $signed(sub_ln1040_5_fu_3591_p2);

assign sext_ln1040_6_fu_4493_p1 = $signed(trunc_ln1040_9_i_fu_4483_p4);

assign sext_ln1040_7_fu_4516_p1 = $signed(trunc_ln1040_3_i_fu_4507_p4);

assign sext_ln1040_8_fu_3819_p1 = $signed(sub_ln1040_8_fu_3809_p2);

assign sext_ln1040_9_fu_3823_p1 = $signed(sub_ln1040_9_fu_3814_p2);

assign sext_ln1040_fu_3352_p1 = $signed(sub_ln1040_fu_3342_p2);

assign sub_ln1023_1_fu_2780_p2 = (zext_ln1023_2_fu_2772_p1 - zext_ln1023_3_fu_2776_p1);

assign sub_ln1023_2_fu_2848_p2 = (zext_ln1023_1_fu_2704_p1 - zext_ln1023_4_fu_2844_p1);

assign sub_ln1023_3_fu_2912_p2 = (zext_ln1023_3_fu_2776_p1 - zext_ln1023_5_fu_2908_p1);

assign sub_ln1023_fu_2708_p2 = (zext_ln1023_fu_2700_p1 - zext_ln1023_1_fu_2704_p1);

assign sub_ln1024_1_fu_2798_p2 = (zext_ln1024_2_fu_2790_p1 - zext_ln1024_3_fu_2794_p1);

assign sub_ln1024_2_fu_2866_p2 = (zext_ln1024_4_fu_2858_p1 - zext_ln1024_5_fu_2862_p1);

assign sub_ln1024_3_fu_2930_p2 = (zext_ln1024_6_fu_2922_p1 - zext_ln1024_7_fu_2926_p1);

assign sub_ln1024_fu_2726_p2 = (zext_ln1024_fu_2718_p1 - zext_ln1024_1_fu_2722_p1);

assign sub_ln1025_1_fu_2816_p2 = (zext_ln1025_2_fu_2808_p1 - zext_ln1025_3_fu_2812_p1);

assign sub_ln1025_2_fu_2880_p2 = (zext_ln1025_1_fu_2740_p1 - zext_ln1025_4_fu_2876_p1);

assign sub_ln1025_3_fu_2944_p2 = (zext_ln1025_3_fu_2812_p1 - zext_ln1025_5_fu_2940_p1);

assign sub_ln1025_fu_2744_p2 = (zext_ln1025_fu_2736_p1 - zext_ln1025_1_fu_2740_p1);

assign sub_ln1026_1_fu_2834_p2 = (zext_ln1026_2_fu_2826_p1 - zext_ln1026_3_fu_2830_p1);

assign sub_ln1026_2_fu_2898_p2 = (zext_ln1026_4_fu_2890_p1 - zext_ln1026_5_fu_2894_p1);

assign sub_ln1026_3_fu_2962_p2 = (zext_ln1026_6_fu_2954_p1 - zext_ln1026_7_fu_2958_p1);

assign sub_ln1026_fu_2762_p2 = (zext_ln1026_fu_2754_p1 - zext_ln1026_1_fu_2758_p1);

assign sub_ln1027_1_fu_3450_p2 = (zext_ln1027_2_fu_3442_p1 - zext_ln1027_3_fu_3446_p1);

assign sub_ln1027_2_fu_3690_p2 = (zext_ln1027_1_fu_3202_p1 - zext_ln1027_4_fu_3686_p1);

assign sub_ln1027_3_fu_3913_p2 = (zext_ln1027_3_fu_3446_p1 - zext_ln1027_5_fu_3909_p1);

assign sub_ln1027_fu_3206_p2 = (zext_ln1027_fu_3198_p1 - zext_ln1027_1_fu_3202_p1);

assign sub_ln1028_1_fu_3474_p2 = (zext_ln1028_2_fu_3466_p1 - zext_ln1028_3_fu_3470_p1);

assign sub_ln1028_2_fu_3714_p2 = (zext_ln1028_4_fu_3706_p1 - zext_ln1028_5_fu_3710_p1);

assign sub_ln1028_3_fu_3937_p2 = (zext_ln1028_6_fu_3929_p1 - zext_ln1028_7_fu_3933_p1);

assign sub_ln1028_fu_3230_p2 = (zext_ln1028_fu_3222_p1 - zext_ln1028_1_fu_3226_p1);

assign sub_ln1033_10_fu_4613_p2 = (13'd0 - zext_ln1033_6_fu_4609_p1);

assign sub_ln1033_11_fu_3981_p2 = (zext_ln1025_5_reg_7283 - zext_ln1023_5_reg_7246);

assign sub_ln1033_12_fu_4828_p2 = (12'd0 - add_ln1033_3_reg_7567);

assign sub_ln1033_13_fu_4851_p2 = (13'd0 - zext_ln1033_9_fu_4847_p1);

assign sub_ln1033_1_fu_3278_p2 = (zext_ln1025_1_reg_7041 - zext_ln1023_1_reg_6998);

assign sub_ln1033_2_fu_4114_p2 = (12'd0 - add_ln1033_reg_7363);

assign sub_ln1033_3_fu_4137_p2 = (13'd0 - zext_ln1033_fu_4133_p1);

assign sub_ln1033_4_fu_3518_p2 = (zext_ln1025_2_reg_7123 - zext_ln1023_2_reg_7081);

assign sub_ln1033_5_fu_3522_p2 = (zext_ln1025_3_reg_7129 - zext_ln1023_3_reg_7086);

assign sub_ln1033_6_fu_4352_p2 = (12'd0 - add_ln1033_1_reg_7431);

assign sub_ln1033_7_fu_4375_p2 = (13'd0 - zext_ln1033_3_fu_4371_p1);

assign sub_ln1033_8_fu_3758_p2 = (zext_ln1025_4_reg_7206 - zext_ln1023_4_reg_7169);

assign sub_ln1033_9_fu_4590_p2 = (12'd0 - add_ln1033_2_reg_7499);

assign sub_ln1033_fu_3274_p2 = (zext_ln1025_reg_7035 - zext_ln1023_reg_6993);

assign sub_ln1034_10_fu_4642_p2 = (13'd0 - zext_ln1034_4_fu_4638_p1);

assign sub_ln1034_11_fu_3995_p2 = (zext_ln1025_5_reg_7283 - zext_ln1027_5_fu_3909_p1);

assign sub_ln1034_12_fu_4857_p2 = (12'd0 - add_ln1034_3_reg_7574);

assign sub_ln1034_13_fu_4880_p2 = (13'd0 - zext_ln1034_6_fu_4876_p1);

assign sub_ln1034_1_fu_3301_p2 = (zext_ln1025_1_reg_7041 - zext_ln1027_1_fu_3202_p1);

assign sub_ln1034_2_fu_4143_p2 = (12'd0 - add_ln1034_reg_7370);

assign sub_ln1034_3_fu_4166_p2 = (13'd0 - zext_ln1034_fu_4162_p1);

assign sub_ln1034_4_fu_3540_p2 = (zext_ln1025_2_reg_7123 - zext_ln1027_2_fu_3442_p1);

assign sub_ln1034_5_fu_3545_p2 = (zext_ln1025_3_reg_7129 - zext_ln1027_3_fu_3446_p1);

assign sub_ln1034_6_fu_4381_p2 = (12'd0 - add_ln1034_1_reg_7438);

assign sub_ln1034_7_fu_4404_p2 = (13'd0 - zext_ln1034_2_fu_4400_p1);

assign sub_ln1034_8_fu_3772_p2 = (zext_ln1025_4_reg_7206 - zext_ln1027_4_fu_3686_p1);

assign sub_ln1034_9_fu_4619_p2 = (12'd0 - add_ln1034_2_reg_7506);

assign sub_ln1034_fu_3296_p2 = (zext_ln1025_reg_7035 - zext_ln1027_fu_3198_p1);

assign sub_ln1039_10_fu_4655_p2 = (12'd0 - add_ln1039_2_reg_7513);

assign sub_ln1039_11_fu_4678_p2 = (13'd0 - zext_ln1039_4_fu_4674_p1);

assign sub_ln1039_12_fu_4010_p2 = (zext_ln1026_6_reg_7300 - zext_ln1024_6_reg_7262);

assign sub_ln1039_13_fu_4014_p2 = (zext_ln1026_7_reg_7306 - zext_ln1024_7_reg_7267);

assign sub_ln1039_14_fu_4893_p2 = (12'd0 - add_ln1039_3_reg_7581);

assign sub_ln1039_15_fu_4916_p2 = (13'd0 - zext_ln1039_6_fu_4912_p1);

assign sub_ln1039_1_fu_3324_p2 = (zext_ln1026_1_reg_7064 - zext_ln1024_1_reg_7019);

assign sub_ln1039_2_fu_4179_p2 = (12'd0 - add_ln1039_reg_7377);

assign sub_ln1039_3_fu_4202_p2 = (13'd0 - zext_ln1039_fu_4198_p1);

assign sub_ln1039_4_fu_3564_p2 = (zext_ln1026_2_reg_7146 - zext_ln1024_2_reg_7102);

assign sub_ln1039_5_fu_3568_p2 = (zext_ln1026_3_reg_7152 - zext_ln1024_3_reg_7107);

assign sub_ln1039_6_fu_4417_p2 = (12'd0 - add_ln1039_1_reg_7445);

assign sub_ln1039_7_fu_4440_p2 = (13'd0 - zext_ln1039_2_fu_4436_p1);

assign sub_ln1039_8_fu_3787_p2 = (zext_ln1026_4_reg_7223 - zext_ln1024_4_reg_7185);

assign sub_ln1039_9_fu_3791_p2 = (zext_ln1026_5_reg_7229 - zext_ln1024_5_reg_7190);

assign sub_ln1039_fu_3320_p2 = (zext_ln1026_reg_7058 - zext_ln1024_reg_7014);

assign sub_ln1040_10_fu_4716_p2 = (12'd0 - add_ln1040_2_reg_7520);

assign sub_ln1040_11_fu_4739_p2 = (13'd0 - zext_ln1040_4_fu_4735_p1);

assign sub_ln1040_12_fu_4032_p2 = (zext_ln1026_6_reg_7300 - zext_ln1028_6_fu_3929_p1);

assign sub_ln1040_13_fu_4037_p2 = (zext_ln1026_7_reg_7306 - zext_ln1028_7_fu_3933_p1);

assign sub_ln1040_14_fu_4954_p2 = (12'd0 - add_ln1040_3_reg_7588);

assign sub_ln1040_15_fu_4977_p2 = (13'd0 - zext_ln1040_6_fu_4973_p1);

assign sub_ln1040_1_fu_3347_p2 = (zext_ln1026_1_reg_7064 - zext_ln1028_1_fu_3226_p1);

assign sub_ln1040_2_fu_4240_p2 = (12'd0 - add_ln1040_reg_7384);

assign sub_ln1040_3_fu_4263_p2 = (13'd0 - zext_ln1040_fu_4259_p1);

assign sub_ln1040_4_fu_3586_p2 = (zext_ln1026_2_reg_7146 - zext_ln1028_2_fu_3466_p1);

assign sub_ln1040_5_fu_3591_p2 = (zext_ln1026_3_reg_7152 - zext_ln1028_3_fu_3470_p1);

assign sub_ln1040_6_fu_4478_p2 = (12'd0 - add_ln1040_1_reg_7452);

assign sub_ln1040_7_fu_4501_p2 = (13'd0 - zext_ln1040_2_fu_4497_p1);

assign sub_ln1040_8_fu_3809_p2 = (zext_ln1026_4_reg_7223 - zext_ln1028_4_fu_3706_p1);

assign sub_ln1040_9_fu_3814_p2 = (zext_ln1026_5_reg_7229 - zext_ln1028_5_fu_3710_p1);

assign sub_ln1040_fu_3342_p2 = (zext_ln1026_reg_7058 - zext_ln1028_fu_3222_p1);

assign sub_ln61_16_fu_3141_p2 = (10'd0 - trunc_ln61_16_reg_7029);

assign sub_ln61_17_fu_3160_p2 = (10'd0 - trunc_ln61_17_reg_7052);

assign sub_ln61_18_fu_3179_p2 = (10'd0 - trunc_ln61_18_reg_7075);

assign sub_ln61_19_fu_3216_p2 = (10'd0 - trunc_ln61_19_fu_3212_p1);

assign sub_ln61_20_fu_3240_p2 = (10'd0 - trunc_ln61_20_fu_3236_p1);

assign sub_ln61_21_fu_3366_p2 = (10'd0 - trunc_ln61_21_reg_7096);

assign sub_ln61_22_fu_3385_p2 = (10'd0 - trunc_ln61_22_reg_7117);

assign sub_ln61_23_fu_3404_p2 = (10'd0 - trunc_ln61_23_reg_7140);

assign sub_ln61_24_fu_3423_p2 = (10'd0 - trunc_ln61_24_reg_7163);

assign sub_ln61_25_fu_3460_p2 = (10'd0 - trunc_ln61_25_fu_3456_p1);

assign sub_ln61_26_fu_3484_p2 = (10'd0 - trunc_ln61_26_fu_3480_p1);

assign sub_ln61_27_fu_3610_p2 = (10'd0 - trunc_ln61_27_reg_7179);

assign sub_ln61_28_fu_3629_p2 = (10'd0 - trunc_ln61_28_reg_7200);

assign sub_ln61_29_fu_3648_p2 = (10'd0 - trunc_ln61_29_reg_7217);

assign sub_ln61_30_fu_3667_p2 = (10'd0 - trunc_ln61_30_reg_7240);

assign sub_ln61_31_fu_3700_p2 = (10'd0 - trunc_ln61_31_fu_3696_p1);

assign sub_ln61_32_fu_3724_p2 = (10'd0 - trunc_ln61_32_fu_3720_p1);

assign sub_ln61_33_fu_3833_p2 = (10'd0 - trunc_ln61_33_reg_7256);

assign sub_ln61_34_fu_3852_p2 = (10'd0 - trunc_ln61_34_reg_7277);

assign sub_ln61_35_fu_3871_p2 = (10'd0 - trunc_ln61_35_reg_7294);

assign sub_ln61_36_fu_3890_p2 = (10'd0 - trunc_ln61_36_reg_7317);

assign sub_ln61_37_fu_3923_p2 = (10'd0 - trunc_ln61_37_fu_3919_p1);

assign sub_ln61_38_fu_3947_p2 = (10'd0 - trunc_ln61_38_fu_3943_p1);

assign sub_ln61_fu_3122_p2 = (10'd0 - trunc_ln61_reg_7008);

assign tmp_38_fu_3127_p3 = sub_ln1023_reg_7003[32'd10];

assign tmp_39_fu_3146_p3 = sub_ln1024_reg_7024[32'd10];

assign tmp_40_fu_3165_p3 = sub_ln1025_reg_7047[32'd10];

assign tmp_41_fu_3184_p3 = sub_ln1026_reg_7070[32'd10];

assign tmp_42_fu_4056_p3 = sub_ln1027_reg_7323[32'd10];

assign tmp_43_fu_4069_p3 = sub_ln1028_reg_7338[32'd10];

assign tmp_44_fu_5008_p3 = add_ln1033_reg_7363_pp0_iter5_reg[32'd11];

assign tmp_45_fu_5043_p3 = add_ln1034_reg_7370_pp0_iter5_reg[32'd11];

assign tmp_46_fu_4172_p3 = add_ln1039_reg_7377[32'd11];

assign tmp_47_fu_4233_p3 = add_ln1040_reg_7384[32'd11];

assign tmp_48_fu_5114_p3 = r_11_fu_5084_p2[32'd13];

assign tmp_49_fu_5122_p4 = {{r_11_fu_5084_p2[13:10]}};

assign tmp_50_fu_5166_p3 = b_11_fu_5100_p2[32'd13];

assign tmp_51_fu_5174_p4 = {{b_11_fu_5100_p2[13:10]}};

assign tmp_52_fu_3371_p3 = sub_ln1023_1_reg_7091[32'd10];

assign tmp_53_fu_3390_p3 = sub_ln1024_1_reg_7112[32'd10];

assign tmp_54_fu_3409_p3 = sub_ln1025_1_reg_7135[32'd10];

assign tmp_55_fu_3428_p3 = sub_ln1026_1_reg_7158[32'd10];

assign tmp_56_fu_4294_p3 = sub_ln1027_1_reg_7391[32'd10];

assign tmp_57_fu_4307_p3 = sub_ln1028_1_reg_7406[32'd10];

assign tmp_58_fu_5225_p3 = add_ln1033_1_reg_7431_pp0_iter5_reg[32'd11];

assign tmp_59_fu_5260_p3 = add_ln1034_1_reg_7438_pp0_iter5_reg[32'd11];

assign tmp_60_fu_4410_p3 = add_ln1039_1_reg_7445[32'd11];

assign tmp_61_fu_4471_p3 = add_ln1040_1_reg_7452[32'd11];

assign tmp_62_fu_5331_p3 = r_fu_5301_p2[32'd13];

assign tmp_63_fu_5339_p4 = {{r_fu_5301_p2[13:10]}};

assign tmp_64_fu_5383_p3 = b_fu_5317_p2[32'd13];

assign tmp_65_fu_5391_p4 = {{b_fu_5317_p2[13:10]}};

assign tmp_66_fu_3615_p3 = sub_ln1023_2_reg_7174[32'd10];

assign tmp_67_fu_3634_p3 = sub_ln1024_2_reg_7195[32'd10];

assign tmp_68_fu_3653_p3 = sub_ln1025_2_reg_7212[32'd10];

assign tmp_69_fu_3672_p3 = sub_ln1026_2_reg_7235[32'd10];

assign tmp_70_fu_4532_p3 = sub_ln1027_2_reg_7459[32'd10];

assign tmp_71_fu_4545_p3 = sub_ln1028_2_reg_7474[32'd10];

assign tmp_72_fu_5442_p3 = add_ln1033_2_reg_7499_pp0_iter5_reg[32'd11];

assign tmp_73_fu_5477_p3 = add_ln1034_2_reg_7506_pp0_iter5_reg[32'd11];

assign tmp_74_fu_4648_p3 = add_ln1039_2_reg_7513[32'd11];

assign tmp_75_fu_4709_p3 = add_ln1040_2_reg_7520[32'd11];

assign tmp_76_fu_5548_p3 = r_18_fu_5518_p2[32'd13];

assign tmp_77_fu_5556_p4 = {{r_18_fu_5518_p2[13:10]}};

assign tmp_78_fu_5600_p3 = b_16_fu_5534_p2[32'd13];

assign tmp_79_fu_5608_p4 = {{b_16_fu_5534_p2[13:10]}};

assign tmp_80_fu_3838_p3 = sub_ln1023_3_reg_7251[32'd10];

assign tmp_81_fu_3857_p3 = sub_ln1024_3_reg_7272[32'd10];

assign tmp_82_fu_3876_p3 = sub_ln1025_3_reg_7289[32'd10];

assign tmp_83_fu_3895_p3 = sub_ln1026_3_reg_7312[32'd10];

assign tmp_84_fu_4770_p3 = sub_ln1027_3_reg_7527[32'd10];

assign tmp_85_fu_4783_p3 = sub_ln1028_3_reg_7542[32'd10];

assign tmp_86_fu_5659_p3 = add_ln1033_3_reg_7567_pp0_iter5_reg[32'd11];

assign tmp_87_fu_5694_p3 = add_ln1034_3_reg_7574_pp0_iter5_reg[32'd11];

assign tmp_88_fu_4886_p3 = add_ln1039_3_reg_7581[32'd11];

assign tmp_89_fu_4947_p3 = add_ln1040_3_reg_7588[32'd11];

assign tmp_90_fu_5765_p3 = r_22_fu_5735_p2[32'd13];

assign tmp_91_fu_5773_p4 = {{r_22_fu_5735_p2[13:10]}};

assign tmp_92_fu_5817_p3 = b_19_fu_5751_p2[32'd13];

assign tmp_93_fu_5825_p4 = {{b_19_fu_5751_p2[13:10]}};

assign tmp_94_fu_1744_p3 = out_x_fu_1726_p2[32'd10];

assign trunc_ln1008_1_fu_5110_p1 = r_11_fu_5084_p2[9:0];

assign trunc_ln1008_2_fu_5323_p1 = b_fu_5317_p2[9:0];

assign trunc_ln1008_3_fu_5327_p1 = r_fu_5301_p2[9:0];

assign trunc_ln1008_4_fu_5540_p1 = b_16_fu_5534_p2[9:0];

assign trunc_ln1008_5_fu_5544_p1 = r_18_fu_5518_p2[9:0];

assign trunc_ln1008_6_fu_5757_p1 = b_19_fu_5751_p2[9:0];

assign trunc_ln1008_7_fu_5761_p1 = r_22_fu_5735_p2[9:0];

assign trunc_ln1008_fu_5106_p1 = b_11_fu_5100_p2[9:0];

assign trunc_ln1033_10_i_fu_4833_p4 = {{sub_ln1033_12_fu_4828_p2[11:1]}};

assign trunc_ln1033_1_i_fu_5015_p4 = {{add_ln1033_reg_7363_pp0_iter5_reg[11:1]}};

assign trunc_ln1033_3_i_fu_5232_p4 = {{add_ln1033_1_reg_7431_pp0_iter5_reg[11:1]}};

assign trunc_ln1033_5_i_fu_5449_p4 = {{add_ln1033_2_reg_7499_pp0_iter5_reg[11:1]}};

assign trunc_ln1033_7_i_fu_5666_p4 = {{add_ln1033_3_reg_7567_pp0_iter5_reg[11:1]}};

assign trunc_ln1033_8_i_fu_4119_p4 = {{sub_ln1033_2_fu_4114_p2[11:1]}};

assign trunc_ln1033_9_i_fu_4357_p4 = {{sub_ln1033_6_fu_4352_p2[11:1]}};

assign trunc_ln1033_i_fu_4595_p4 = {{sub_ln1033_9_fu_4590_p2[11:1]}};

assign trunc_ln1034_10_i_fu_4862_p4 = {{sub_ln1034_12_fu_4857_p2[11:1]}};

assign trunc_ln1034_1_i_fu_5050_p4 = {{add_ln1034_reg_7370_pp0_iter5_reg[11:1]}};

assign trunc_ln1034_3_i_fu_5267_p4 = {{add_ln1034_1_reg_7438_pp0_iter5_reg[11:1]}};

assign trunc_ln1034_5_i_fu_5484_p4 = {{add_ln1034_2_reg_7506_pp0_iter5_reg[11:1]}};

assign trunc_ln1034_7_i_fu_5701_p4 = {{add_ln1034_3_reg_7574_pp0_iter5_reg[11:1]}};

assign trunc_ln1034_8_i_fu_4148_p4 = {{sub_ln1034_2_fu_4143_p2[11:1]}};

assign trunc_ln1034_9_i_fu_4386_p4 = {{sub_ln1034_6_fu_4381_p2[11:1]}};

assign trunc_ln1034_i_fu_4624_p4 = {{sub_ln1034_9_fu_4619_p2[11:1]}};

assign trunc_ln1039_10_i_fu_4898_p4 = {{sub_ln1039_14_fu_4893_p2[11:1]}};

assign trunc_ln1039_1_i_fu_4208_p4 = {{add_ln1039_reg_7377[11:1]}};

assign trunc_ln1039_3_i_fu_4446_p4 = {{add_ln1039_1_reg_7445[11:1]}};

assign trunc_ln1039_5_i_fu_4684_p4 = {{add_ln1039_2_reg_7513[11:1]}};

assign trunc_ln1039_7_i_fu_4922_p4 = {{add_ln1039_3_reg_7581[11:1]}};

assign trunc_ln1039_8_i_fu_4184_p4 = {{sub_ln1039_2_fu_4179_p2[11:1]}};

assign trunc_ln1039_9_i_fu_4422_p4 = {{sub_ln1039_6_fu_4417_p2[11:1]}};

assign trunc_ln1039_i_fu_4660_p4 = {{sub_ln1039_10_fu_4655_p2[11:1]}};

assign trunc_ln1040_10_i_fu_4959_p4 = {{sub_ln1040_14_fu_4954_p2[11:1]}};

assign trunc_ln1040_1_i_fu_4269_p4 = {{add_ln1040_reg_7384[11:1]}};

assign trunc_ln1040_3_i_fu_4507_p4 = {{add_ln1040_1_reg_7452[11:1]}};

assign trunc_ln1040_5_i_fu_4745_p4 = {{add_ln1040_2_reg_7520[11:1]}};

assign trunc_ln1040_7_i_fu_4983_p4 = {{add_ln1040_3_reg_7588[11:1]}};

assign trunc_ln1040_8_i_fu_4245_p4 = {{sub_ln1040_2_fu_4240_p2[11:1]}};

assign trunc_ln1040_9_i_fu_4483_p4 = {{sub_ln1040_6_fu_4478_p2[11:1]}};

assign trunc_ln1040_i_fu_4721_p4 = {{sub_ln1040_10_fu_4716_p2[11:1]}};

assign trunc_ln61_16_fu_2732_p1 = sub_ln1024_fu_2726_p2[9:0];

assign trunc_ln61_17_fu_2750_p1 = sub_ln1025_fu_2744_p2[9:0];

assign trunc_ln61_18_fu_2768_p1 = sub_ln1026_fu_2762_p2[9:0];

assign trunc_ln61_19_fu_3212_p1 = sub_ln1027_fu_3206_p2[9:0];

assign trunc_ln61_20_fu_3236_p1 = sub_ln1028_fu_3230_p2[9:0];

assign trunc_ln61_21_fu_2786_p1 = sub_ln1023_1_fu_2780_p2[9:0];

assign trunc_ln61_22_fu_2804_p1 = sub_ln1024_1_fu_2798_p2[9:0];

assign trunc_ln61_23_fu_2822_p1 = sub_ln1025_1_fu_2816_p2[9:0];

assign trunc_ln61_24_fu_2840_p1 = sub_ln1026_1_fu_2834_p2[9:0];

assign trunc_ln61_25_fu_3456_p1 = sub_ln1027_1_fu_3450_p2[9:0];

assign trunc_ln61_26_fu_3480_p1 = sub_ln1028_1_fu_3474_p2[9:0];

assign trunc_ln61_27_fu_2854_p1 = sub_ln1023_2_fu_2848_p2[9:0];

assign trunc_ln61_28_fu_2872_p1 = sub_ln1024_2_fu_2866_p2[9:0];

assign trunc_ln61_29_fu_2886_p1 = sub_ln1025_2_fu_2880_p2[9:0];

assign trunc_ln61_30_fu_2904_p1 = sub_ln1026_2_fu_2898_p2[9:0];

assign trunc_ln61_31_fu_3696_p1 = sub_ln1027_2_fu_3690_p2[9:0];

assign trunc_ln61_32_fu_3720_p1 = sub_ln1028_2_fu_3714_p2[9:0];

assign trunc_ln61_33_fu_2918_p1 = sub_ln1023_3_fu_2912_p2[9:0];

assign trunc_ln61_34_fu_2936_p1 = sub_ln1024_3_fu_2930_p2[9:0];

assign trunc_ln61_35_fu_2950_p1 = sub_ln1025_3_fu_2944_p2[9:0];

assign trunc_ln61_36_fu_2968_p1 = sub_ln1026_3_fu_2962_p2[9:0];

assign trunc_ln61_37_fu_3919_p1 = sub_ln1027_3_fu_3913_p2[9:0];

assign trunc_ln61_38_fu_3943_p1 = sub_ln1028_3_fu_3937_p2[9:0];

assign trunc_ln61_fu_2714_p1 = sub_ln1023_fu_2708_p2[9:0];

assign x_7_fu_1764_p2 = (ap_sig_allocacmp_x_6 + 10'd4);

assign xor_ln1042_1_fu_5355_p2 = (tmp_62_fu_5331_p3 ^ 1'd1);

assign xor_ln1042_2_fu_5572_p2 = (tmp_76_fu_5548_p3 ^ 1'd1);

assign xor_ln1042_3_fu_5789_p2 = (tmp_90_fu_5765_p3 ^ 1'd1);

assign xor_ln1042_fu_5138_p2 = (tmp_48_fu_5114_p3 ^ 1'd1);

assign xor_ln1052_fu_1752_p2 = (tmp_94_fu_1744_p3 ^ 1'd1);

assign zext_ln1023_1_fu_2704_p1 = ap_phi_mux_right_phi_fu_1241_p4;

assign zext_ln1023_2_fu_2772_p1 = ap_phi_mux_pix_phi_fu_1261_p4;

assign zext_ln1023_3_fu_2776_p1 = ap_phi_mux_right_11_phi_fu_1221_p4;

assign zext_ln1023_4_fu_2844_p1 = ap_phi_mux_right_14_phi_fu_1309_p4;

assign zext_ln1023_5_fu_2908_p1 = ap_phi_mux_pixWindow_292_phi_fu_1049_p4;

assign zext_ln1023_fu_2700_p1 = ap_phi_mux_left_phi_fu_1280_p4;

assign zext_ln1024_1_fu_2722_p1 = ap_phi_mux_down_phi_fu_1184_p4;

assign zext_ln1024_2_fu_2790_p1 = ap_phi_mux_up_3_phi_fu_1346_p4;

assign zext_ln1024_3_fu_2794_p1 = ap_phi_mux_down_3_phi_fu_1166_p4;

assign zext_ln1024_4_fu_2858_p1 = ap_phi_mux_up_6_phi_fu_1328_p4;

assign zext_ln1024_5_fu_2862_p1 = ap_phi_mux_down_6_phi_fu_1148_p4;

assign zext_ln1024_6_fu_2922_p1 = ap_phi_mux_up_9_phi_fu_1382_p4;

assign zext_ln1024_7_fu_2926_p1 = ap_phi_mux_down_9_phi_fu_1202_p4;

assign zext_ln1024_fu_2718_p1 = ap_phi_mux_up_phi_fu_1364_p4;

assign zext_ln1025_1_fu_2740_p1 = ap_phi_mux_right_9_phi_fu_1231_p4;

assign zext_ln1025_2_fu_2808_p1 = ap_phi_mux_pix_28_phi_fu_1251_p4;

assign zext_ln1025_3_fu_2812_p1 = ap_phi_mux_right_12_phi_fu_1211_p4;

assign zext_ln1025_4_fu_2876_p1 = ap_phi_mux_right_15_phi_fu_1299_p4;

assign zext_ln1025_5_fu_2940_p1 = ap_phi_mux_pixWindow_293_phi_fu_1040_p4;

assign zext_ln1025_fu_2736_p1 = ap_phi_mux_left_1_phi_fu_1271_p4;

assign zext_ln1026_1_fu_2758_p1 = ap_phi_mux_down_1_phi_fu_1175_p4;

assign zext_ln1026_2_fu_2826_p1 = ap_phi_mux_up_4_phi_fu_1337_p4;

assign zext_ln1026_3_fu_2830_p1 = ap_phi_mux_down_4_phi_fu_1157_p4;

assign zext_ln1026_4_fu_2890_p1 = ap_phi_mux_up_7_phi_fu_1319_p4;

assign zext_ln1026_5_fu_2894_p1 = ap_phi_mux_down_7_phi_fu_1139_p4;

assign zext_ln1026_6_fu_2954_p1 = ap_phi_mux_up_10_phi_fu_1373_p4;

assign zext_ln1026_7_fu_2958_p1 = ap_phi_mux_down_10_phi_fu_1193_p4;

assign zext_ln1026_fu_2754_p1 = ap_phi_mux_up_1_phi_fu_1355_p4;

assign zext_ln1027_1_fu_3202_p1 = ap_phi_reg_pp0_iter4_right_10_reg_1434;

assign zext_ln1027_2_fu_3442_p1 = ap_phi_reg_pp0_iter4_pix_29_reg_1444;

assign zext_ln1027_3_fu_3446_p1 = ap_phi_reg_pp0_iter4_right_13_reg_1424;

assign zext_ln1027_4_fu_3686_p1 = right_16_reg_1286;

assign zext_ln1027_5_fu_3909_p1 = pixWindow_294_reg_1027;

assign zext_ln1027_fu_3198_p1 = ap_phi_reg_pp0_iter4_left_2_reg_1454;

assign zext_ln1028_1_fu_3226_p1 = ap_phi_reg_pp0_iter4_down_2_reg_1406;

assign zext_ln1028_2_fu_3466_p1 = ap_phi_reg_pp0_iter4_up_5_reg_1472;

assign zext_ln1028_3_fu_3470_p1 = ap_phi_reg_pp0_iter4_down_5_reg_1397;

assign zext_ln1028_4_fu_3706_p1 = ap_phi_reg_pp0_iter4_up_8_reg_1463;

assign zext_ln1028_5_fu_3710_p1 = ap_phi_reg_pp0_iter4_down_8_reg_1388;

assign zext_ln1028_6_fu_3929_p1 = ap_phi_reg_pp0_iter4_up_11_reg_1490;

assign zext_ln1028_7_fu_3933_p1 = ap_phi_reg_pp0_iter4_down_11_reg_1415;

assign zext_ln1028_fu_3222_p1 = ap_phi_reg_pp0_iter4_up_2_reg_1481;

assign zext_ln1030_10_fu_4320_p1 = add_ln1030_4_reg_7421;

assign zext_ln1030_11_fu_4323_p1 = DBh_1_fu_4301_p3;

assign zext_ln1030_12_fu_3504_p1 = DRv_1_fu_3397_p3;

assign zext_ln1030_13_fu_3508_p1 = DGv_1_fu_3435_p3;

assign zext_ln1030_14_fu_4333_p1 = add_ln1030_6_reg_7426;

assign zext_ln1030_15_fu_4336_p1 = DBv_1_fu_4314_p3;

assign zext_ln1030_16_fu_3730_p1 = DRh_2_fu_3622_p3;

assign zext_ln1030_17_fu_3734_p1 = DGh_2_fu_3660_p3;

assign zext_ln1030_18_fu_4558_p1 = add_ln1030_8_reg_7489;

assign zext_ln1030_19_fu_4561_p1 = DBh_2_fu_4539_p3;

assign zext_ln1030_1_fu_3250_p1 = DGh_fu_3172_p3;

assign zext_ln1030_20_fu_3744_p1 = DRv_2_fu_3641_p3;

assign zext_ln1030_21_fu_3748_p1 = DGv_2_fu_3679_p3;

assign zext_ln1030_22_fu_4571_p1 = add_ln1030_10_reg_7494;

assign zext_ln1030_23_fu_4574_p1 = DBv_2_fu_4552_p3;

assign zext_ln1030_24_fu_3953_p1 = DRh_3_fu_3845_p3;

assign zext_ln1030_25_fu_3957_p1 = DGh_3_fu_3883_p3;

assign zext_ln1030_26_fu_4796_p1 = add_ln1030_12_reg_7557;

assign zext_ln1030_27_fu_4799_p1 = DBh_3_fu_4777_p3;

assign zext_ln1030_28_fu_3967_p1 = DRv_3_fu_3864_p3;

assign zext_ln1030_29_fu_3971_p1 = DGv_3_fu_3902_p3;

assign zext_ln1030_2_fu_4082_p1 = add_ln1030_reg_7353;

assign zext_ln1030_30_fu_4809_p1 = add_ln1030_14_reg_7562;

assign zext_ln1030_31_fu_4812_p1 = DBv_3_fu_4790_p3;

assign zext_ln1030_3_fu_4085_p1 = DBh_fu_4063_p3;

assign zext_ln1030_4_fu_3260_p1 = DRv_fu_3153_p3;

assign zext_ln1030_5_fu_3264_p1 = DGv_fu_3191_p3;

assign zext_ln1030_6_fu_4095_p1 = add_ln1030_2_reg_7358;

assign zext_ln1030_7_fu_4098_p1 = DBv_fu_4076_p3;

assign zext_ln1030_8_fu_3490_p1 = DRh_1_fu_3378_p3;

assign zext_ln1030_9_fu_3494_p1 = DGh_1_fu_3416_p3;

assign zext_ln1030_fu_3246_p1 = DRh_fu_3134_p3;

assign zext_ln1033_10_fu_5679_p1 = $unsigned(sext_ln1033_13_fu_5675_p1);

assign zext_ln1033_11_fu_5690_p1 = right_15_reg_1296_pp0_iter5_reg;

assign zext_ln1033_1_fu_5028_p1 = $unsigned(sext_ln1033_3_fu_5024_p1);

assign zext_ln1033_2_fu_5039_p1 = pix_28_reg_1248_pp0_iter5_reg;

assign zext_ln1033_3_fu_4371_p1 = $unsigned(sext_ln1033_6_fu_4367_p1);

assign zext_ln1033_4_fu_5245_p1 = $unsigned(sext_ln1033_7_fu_5241_p1);

assign zext_ln1033_5_fu_5256_p1 = right_9_reg_1228_pp0_iter5_reg;

assign zext_ln1033_6_fu_4609_p1 = $unsigned(sext_ln1033_9_fu_4605_p1);

assign zext_ln1033_7_fu_5462_p1 = $unsigned(sext_ln1033_10_fu_5458_p1);

assign zext_ln1033_8_fu_5473_p1 = right_12_reg_1208_pp0_iter5_reg;

assign zext_ln1033_9_fu_4847_p1 = $unsigned(sext_ln1033_12_fu_4843_p1);

assign zext_ln1033_fu_4133_p1 = $unsigned(sext_ln1033_2_fu_4129_p1);

assign zext_ln1034_1_fu_5063_p1 = $unsigned(sext_ln1034_3_fu_5059_p1);

assign zext_ln1034_2_fu_4400_p1 = $unsigned(sext_ln1034_6_fu_4396_p1);

assign zext_ln1034_3_fu_5280_p1 = $unsigned(sext_ln1034_7_fu_5276_p1);

assign zext_ln1034_4_fu_4638_p1 = $unsigned(sext_ln1034_9_fu_4634_p1);

assign zext_ln1034_5_fu_5497_p1 = $unsigned(sext_ln1034_10_fu_5493_p1);

assign zext_ln1034_6_fu_4876_p1 = $unsigned(sext_ln1034_12_fu_4872_p1);

assign zext_ln1034_7_fu_5714_p1 = $unsigned(sext_ln1034_13_fu_5710_p1);

assign zext_ln1034_fu_4162_p1 = $unsigned(sext_ln1034_2_fu_4158_p1);

assign zext_ln1039_1_fu_4221_p1 = $unsigned(sext_ln1039_3_fu_4217_p1);

assign zext_ln1039_2_fu_4436_p1 = $unsigned(sext_ln1039_6_fu_4432_p1);

assign zext_ln1039_3_fu_4459_p1 = $unsigned(sext_ln1039_7_fu_4455_p1);

assign zext_ln1039_4_fu_4674_p1 = $unsigned(sext_ln1039_10_fu_4670_p1);

assign zext_ln1039_5_fu_4697_p1 = $unsigned(sext_ln1039_11_fu_4693_p1);

assign zext_ln1039_6_fu_4912_p1 = $unsigned(sext_ln1039_14_fu_4908_p1);

assign zext_ln1039_7_fu_4935_p1 = $unsigned(sext_ln1039_15_fu_4931_p1);

assign zext_ln1039_fu_4198_p1 = $unsigned(sext_ln1039_2_fu_4194_p1);

assign zext_ln1040_1_fu_4282_p1 = $unsigned(sext_ln1040_3_fu_4278_p1);

assign zext_ln1040_2_fu_4497_p1 = $unsigned(sext_ln1040_6_fu_4493_p1);

assign zext_ln1040_3_fu_4520_p1 = $unsigned(sext_ln1040_7_fu_4516_p1);

assign zext_ln1040_4_fu_4735_p1 = $unsigned(sext_ln1040_10_fu_4731_p1);

assign zext_ln1040_5_fu_4758_p1 = $unsigned(sext_ln1040_11_fu_4754_p1);

assign zext_ln1040_6_fu_4973_p1 = $unsigned(sext_ln1040_14_fu_4969_p1);

assign zext_ln1040_7_fu_4996_p1 = $unsigned(sext_ln1040_15_fu_4992_p1);

assign zext_ln1040_fu_4259_p1 = $unsigned(sext_ln1040_2_fu_4255_p1);

assign zext_ln881_fu_1722_p1 = ap_sig_allocacmp_x_6;

assign zext_ln889_fu_1780_p1 = add_ln886_reg_6423;

always @ (posedge ap_clk) begin
    zext_ln1023_reg_6993[10] <= 1'b0;
    zext_ln1023_1_reg_6998[10] <= 1'b0;
    zext_ln1024_reg_7014[10] <= 1'b0;
    zext_ln1024_1_reg_7019[10] <= 1'b0;
    zext_ln1025_reg_7035[10] <= 1'b0;
    zext_ln1025_1_reg_7041[10] <= 1'b0;
    zext_ln1026_reg_7058[10] <= 1'b0;
    zext_ln1026_1_reg_7064[10] <= 1'b0;
    zext_ln1023_2_reg_7081[10] <= 1'b0;
    zext_ln1023_3_reg_7086[10] <= 1'b0;
    zext_ln1024_2_reg_7102[10] <= 1'b0;
    zext_ln1024_3_reg_7107[10] <= 1'b0;
    zext_ln1025_2_reg_7123[10] <= 1'b0;
    zext_ln1025_3_reg_7129[10] <= 1'b0;
    zext_ln1026_2_reg_7146[10] <= 1'b0;
    zext_ln1026_3_reg_7152[10] <= 1'b0;
    zext_ln1023_4_reg_7169[10] <= 1'b0;
    zext_ln1024_4_reg_7185[10] <= 1'b0;
    zext_ln1024_5_reg_7190[10] <= 1'b0;
    zext_ln1025_4_reg_7206[10] <= 1'b0;
    zext_ln1026_4_reg_7223[10] <= 1'b0;
    zext_ln1026_5_reg_7229[10] <= 1'b0;
    zext_ln1023_5_reg_7246[10] <= 1'b0;
    zext_ln1024_6_reg_7262[10] <= 1'b0;
    zext_ln1024_7_reg_7267[10] <= 1'b0;
    zext_ln1025_5_reg_7283[10] <= 1'b0;
    zext_ln1026_6_reg_7300[10] <= 1'b0;
    zext_ln1026_7_reg_7306[10] <= 1'b0;
end

endmodule //system_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
