// Seed: 817622728
module module_0 #(
    parameter id_1 = 32'd3,
    parameter id_5 = 32'd0
) (
    output uwire id_0,
    input wire _id_1,
    output wand id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply1 _id_5
);
  assign id_0 = -1;
  logic id_7;
  assign id_7 = 1;
  logic id_8;
  ;
  logic [-1 : -1  ==  id_1] id_9;
  ;
  logic id_10;
  assign id_9[id_5] = id_8;
  assign id_10[-1]  = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd49,
    parameter id_9  = 32'd54
) (
    input supply0 id_0,
    output tri1 id_1,
    output wire id_2,
    output wire id_3,
    output supply1 id_4
);
  logic id_6;
  logic id_7;
  ;
  wire id_8;
  parameter id_9 = 1;
  wire _id_10;
  logic [7:0] id_11;
  wire id_12;
  ;
  always_latch @(posedge id_9) id_11[id_9+id_10] <= "";
  module_0 modCall_1 (
      id_2,
      id_9,
      id_1,
      id_0,
      id_0,
      id_9
  );
endmodule
