#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2737000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26f5320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26fda10 .functor NOT 1, L_0x2768570, C4<0>, C4<0>, C4<0>;
L_0x2768350 .functor XOR 2, L_0x2768210, L_0x27682b0, C4<00>, C4<00>;
L_0x2768460 .functor XOR 2, L_0x2768350, L_0x27683c0, C4<00>, C4<00>;
v0x2760de0_0 .net *"_ivl_10", 1 0, L_0x27683c0;  1 drivers
v0x2760ee0_0 .net *"_ivl_12", 1 0, L_0x2768460;  1 drivers
v0x2760fc0_0 .net *"_ivl_2", 1 0, L_0x2765f30;  1 drivers
v0x2761080_0 .net *"_ivl_4", 1 0, L_0x2768210;  1 drivers
v0x2761160_0 .net *"_ivl_6", 1 0, L_0x27682b0;  1 drivers
v0x2761290_0 .net *"_ivl_8", 1 0, L_0x2768350;  1 drivers
v0x2761370_0 .net "a", 0 0, v0x275c060_0;  1 drivers
v0x2761410_0 .net "b", 0 0, v0x275c100_0;  1 drivers
v0x27614b0_0 .net "c", 0 0, v0x275c1a0_0;  1 drivers
v0x2761550_0 .var "clk", 0 0;
v0x27615f0_0 .net "d", 0 0, v0x275c2e0_0;  1 drivers
v0x2761690_0 .net "out_pos_dut", 0 0, L_0x2767f30;  1 drivers
v0x2761730_0 .net "out_pos_ref", 0 0, L_0x2762c60;  1 drivers
v0x27617d0_0 .net "out_sop_dut", 0 0, L_0x2767210;  1 drivers
v0x2761870_0 .net "out_sop_ref", 0 0, L_0x2738510;  1 drivers
v0x2761910_0 .var/2u "stats1", 223 0;
v0x27619b0_0 .var/2u "strobe", 0 0;
v0x2761a50_0 .net "tb_match", 0 0, L_0x2768570;  1 drivers
v0x2761b20_0 .net "tb_mismatch", 0 0, L_0x26fda10;  1 drivers
v0x2761bc0_0 .net "wavedrom_enable", 0 0, v0x275c5b0_0;  1 drivers
v0x2761c90_0 .net "wavedrom_title", 511 0, v0x275c650_0;  1 drivers
L_0x2765f30 .concat [ 1 1 0 0], L_0x2762c60, L_0x2738510;
L_0x2768210 .concat [ 1 1 0 0], L_0x2762c60, L_0x2738510;
L_0x27682b0 .concat [ 1 1 0 0], L_0x2767f30, L_0x2767210;
L_0x27683c0 .concat [ 1 1 0 0], L_0x2762c60, L_0x2738510;
L_0x2768570 .cmp/eeq 2, L_0x2765f30, L_0x2768460;
S_0x26fa740 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x26f5320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26fddf0 .functor AND 1, v0x275c1a0_0, v0x275c2e0_0, C4<1>, C4<1>;
L_0x26fe1d0 .functor NOT 1, v0x275c060_0, C4<0>, C4<0>, C4<0>;
L_0x26fe5b0 .functor NOT 1, v0x275c100_0, C4<0>, C4<0>, C4<0>;
L_0x26fe830 .functor AND 1, L_0x26fe1d0, L_0x26fe5b0, C4<1>, C4<1>;
L_0x2718800 .functor AND 1, L_0x26fe830, v0x275c1a0_0, C4<1>, C4<1>;
L_0x2738510 .functor OR 1, L_0x26fddf0, L_0x2718800, C4<0>, C4<0>;
L_0x27620e0 .functor NOT 1, v0x275c100_0, C4<0>, C4<0>, C4<0>;
L_0x2762150 .functor OR 1, L_0x27620e0, v0x275c2e0_0, C4<0>, C4<0>;
L_0x2762260 .functor AND 1, v0x275c1a0_0, L_0x2762150, C4<1>, C4<1>;
L_0x2762320 .functor NOT 1, v0x275c060_0, C4<0>, C4<0>, C4<0>;
L_0x27623f0 .functor OR 1, L_0x2762320, v0x275c100_0, C4<0>, C4<0>;
L_0x2762460 .functor AND 1, L_0x2762260, L_0x27623f0, C4<1>, C4<1>;
L_0x27625e0 .functor NOT 1, v0x275c100_0, C4<0>, C4<0>, C4<0>;
L_0x2762650 .functor OR 1, L_0x27625e0, v0x275c2e0_0, C4<0>, C4<0>;
L_0x2762570 .functor AND 1, v0x275c1a0_0, L_0x2762650, C4<1>, C4<1>;
L_0x27627e0 .functor NOT 1, v0x275c060_0, C4<0>, C4<0>, C4<0>;
L_0x27628e0 .functor OR 1, L_0x27627e0, v0x275c2e0_0, C4<0>, C4<0>;
L_0x27629a0 .functor AND 1, L_0x2762570, L_0x27628e0, C4<1>, C4<1>;
L_0x2762b50 .functor XNOR 1, L_0x2762460, L_0x27629a0, C4<0>, C4<0>;
v0x26fd340_0 .net *"_ivl_0", 0 0, L_0x26fddf0;  1 drivers
v0x26fd740_0 .net *"_ivl_12", 0 0, L_0x27620e0;  1 drivers
v0x26fdb20_0 .net *"_ivl_14", 0 0, L_0x2762150;  1 drivers
v0x26fdf00_0 .net *"_ivl_16", 0 0, L_0x2762260;  1 drivers
v0x26fe2e0_0 .net *"_ivl_18", 0 0, L_0x2762320;  1 drivers
v0x26fe6c0_0 .net *"_ivl_2", 0 0, L_0x26fe1d0;  1 drivers
v0x26fe940_0 .net *"_ivl_20", 0 0, L_0x27623f0;  1 drivers
v0x275a5d0_0 .net *"_ivl_24", 0 0, L_0x27625e0;  1 drivers
v0x275a6b0_0 .net *"_ivl_26", 0 0, L_0x2762650;  1 drivers
v0x275a790_0 .net *"_ivl_28", 0 0, L_0x2762570;  1 drivers
v0x275a870_0 .net *"_ivl_30", 0 0, L_0x27627e0;  1 drivers
v0x275a950_0 .net *"_ivl_32", 0 0, L_0x27628e0;  1 drivers
v0x275aa30_0 .net *"_ivl_36", 0 0, L_0x2762b50;  1 drivers
L_0x7ff21ad69018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x275aaf0_0 .net *"_ivl_38", 0 0, L_0x7ff21ad69018;  1 drivers
v0x275abd0_0 .net *"_ivl_4", 0 0, L_0x26fe5b0;  1 drivers
v0x275acb0_0 .net *"_ivl_6", 0 0, L_0x26fe830;  1 drivers
v0x275ad90_0 .net *"_ivl_8", 0 0, L_0x2718800;  1 drivers
v0x275ae70_0 .net "a", 0 0, v0x275c060_0;  alias, 1 drivers
v0x275af30_0 .net "b", 0 0, v0x275c100_0;  alias, 1 drivers
v0x275aff0_0 .net "c", 0 0, v0x275c1a0_0;  alias, 1 drivers
v0x275b0b0_0 .net "d", 0 0, v0x275c2e0_0;  alias, 1 drivers
v0x275b170_0 .net "out_pos", 0 0, L_0x2762c60;  alias, 1 drivers
v0x275b230_0 .net "out_sop", 0 0, L_0x2738510;  alias, 1 drivers
v0x275b2f0_0 .net "pos0", 0 0, L_0x2762460;  1 drivers
v0x275b3b0_0 .net "pos1", 0 0, L_0x27629a0;  1 drivers
L_0x2762c60 .functor MUXZ 1, L_0x7ff21ad69018, L_0x2762460, L_0x2762b50, C4<>;
S_0x275b530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x26f5320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x275c060_0 .var "a", 0 0;
v0x275c100_0 .var "b", 0 0;
v0x275c1a0_0 .var "c", 0 0;
v0x275c240_0 .net "clk", 0 0, v0x2761550_0;  1 drivers
v0x275c2e0_0 .var "d", 0 0;
v0x275c3d0_0 .var/2u "fail", 0 0;
v0x275c470_0 .var/2u "fail1", 0 0;
v0x275c510_0 .net "tb_match", 0 0, L_0x2768570;  alias, 1 drivers
v0x275c5b0_0 .var "wavedrom_enable", 0 0;
v0x275c650_0 .var "wavedrom_title", 511 0;
E_0x270c220/0 .event negedge, v0x275c240_0;
E_0x270c220/1 .event posedge, v0x275c240_0;
E_0x270c220 .event/or E_0x270c220/0, E_0x270c220/1;
S_0x275b860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x275b530;
 .timescale -12 -12;
v0x275baa0_0 .var/2s "i", 31 0;
E_0x270c0c0 .event posedge, v0x275c240_0;
S_0x275bba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x275b530;
 .timescale -12 -12;
v0x275bda0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x275be80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x275b530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x275c830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x26f5320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2762fc0 .functor AND 1, v0x275c060_0, L_0x2762e10, C4<1>, C4<1>;
L_0x27630a0 .functor AND 1, L_0x2762fc0, v0x275c1a0_0, C4<1>, C4<1>;
L_0x2763290 .functor AND 1, L_0x27630a0, v0x275c2e0_0, C4<1>, C4<1>;
L_0x2763610 .functor AND 1, L_0x2763460, v0x275c100_0, C4<1>, C4<1>;
L_0x2763700 .functor AND 1, L_0x2763610, v0x275c1a0_0, C4<1>, C4<1>;
L_0x27637c0 .functor AND 1, L_0x2763700, v0x275c2e0_0, C4<1>, C4<1>;
L_0x27638c0 .functor AND 1, v0x275c060_0, v0x275c100_0, C4<1>, C4<1>;
L_0x2763930 .functor AND 1, L_0x27638c0, v0x275c1a0_0, C4<1>, C4<1>;
L_0x2763a40 .functor AND 1, L_0x2763930, v0x275c2e0_0, C4<1>, C4<1>;
L_0x2763c70 .functor AND 1, L_0x2763b00, L_0x2763ba0, C4<1>, C4<1>;
L_0x2763e80 .functor AND 1, L_0x2763c70, L_0x2763de0, C4<1>, C4<1>;
L_0x2764020 .functor AND 1, L_0x2763e80, L_0x2763f40, C4<1>, C4<1>;
L_0x2764330 .functor AND 1, L_0x27641a0, L_0x2764240, C4<1>, C4<1>;
L_0x27644e0 .functor AND 1, L_0x2764330, L_0x2764440, C4<1>, C4<1>;
L_0x2764130 .functor AND 1, L_0x27644e0, v0x275c2e0_0, C4<1>, C4<1>;
L_0x27647c0 .functor AND 1, L_0x27646c0, v0x275c100_0, C4<1>, C4<1>;
L_0x2764960 .functor AND 1, L_0x27647c0, L_0x27648c0, C4<1>, C4<1>;
L_0x2764b80 .functor AND 1, L_0x2764960, L_0x2764a70, C4<1>, C4<1>;
L_0x2764dd0 .functor AND 1, L_0x2764d30, v0x275c100_0, C4<1>, C4<1>;
L_0x2764b10 .functor AND 1, L_0x2764dd0, L_0x2764e90, C4<1>, C4<1>;
L_0x2765100 .functor AND 1, L_0x2764b10, v0x275c2e0_0, C4<1>, C4<1>;
L_0x27651c0 .functor AND 1, L_0x2764c90, v0x275c100_0, C4<1>, C4<1>;
L_0x2765340 .functor AND 1, L_0x27651c0, v0x275c1a0_0, C4<1>, C4<1>;
L_0x2765530 .functor AND 1, L_0x2765340, L_0x2765400, C4<1>, C4<1>;
L_0x2765740 .functor AND 1, v0x275c060_0, v0x275c100_0, C4<1>, C4<1>;
L_0x2765a60 .functor AND 1, L_0x2765740, L_0x27657b0, C4<1>, C4<1>;
L_0x2765fd0 .functor AND 1, L_0x2765a60, L_0x2765c80, C4<1>, C4<1>;
L_0x27660e0 .functor AND 1, v0x275c060_0, v0x275c100_0, C4<1>, C4<1>;
L_0x27664f0 .functor AND 1, L_0x27660e0, L_0x2766450, C4<1>, C4<1>;
L_0x2766630 .functor AND 1, L_0x27664f0, v0x275c2e0_0, C4<1>, C4<1>;
L_0x27667f0 .functor AND 1, v0x275c060_0, v0x275c100_0, C4<1>, C4<1>;
L_0x2766860 .functor AND 1, L_0x27667f0, v0x275c1a0_0, C4<1>, C4<1>;
L_0x2766b80 .functor AND 1, L_0x2766860, L_0x2766a30, C4<1>, C4<1>;
L_0x2766cc0 .functor AND 1, v0x275c060_0, v0x275c100_0, C4<1>, C4<1>;
L_0x2766e50 .functor AND 1, L_0x2766cc0, v0x275c1a0_0, C4<1>, C4<1>;
L_0x2766f10 .functor AND 1, L_0x2766e50, v0x275c2e0_0, C4<1>, C4<1>;
L_0x2767100 .functor OR 1, L_0x2763290, L_0x27637c0, C4<0>, C4<0>;
L_0x2767210 .functor OR 1, L_0x2767100, L_0x2763a40, C4<0>, C4<0>;
L_0x2766fd0 .functor OR 1, L_0x2764020, L_0x2764130, C4<0>, C4<0>;
L_0x27674b0 .functor OR 1, L_0x2766fd0, L_0x2764b80, C4<0>, C4<0>;
L_0x2767710 .functor OR 1, L_0x27674b0, L_0x2765100, C4<0>, C4<0>;
L_0x2767820 .functor OR 1, L_0x2767710, L_0x2765530, C4<0>, C4<0>;
L_0x2767a90 .functor OR 1, L_0x2767820, L_0x2765fd0, C4<0>, C4<0>;
L_0x2767ba0 .functor OR 1, L_0x2767a90, L_0x2766630, C4<0>, C4<0>;
L_0x2767e20 .functor OR 1, L_0x2767ba0, L_0x2766b80, C4<0>, C4<0>;
L_0x2767f30 .functor OR 1, L_0x2767e20, L_0x2766f10, C4<0>, C4<0>;
v0x275c9f0_0 .net *"_ivl_1", 0 0, L_0x2762e10;  1 drivers
v0x275cab0_0 .net *"_ivl_10", 0 0, L_0x2763610;  1 drivers
v0x275cb90_0 .net *"_ivl_100", 0 0, L_0x2766860;  1 drivers
v0x275cc80_0 .net *"_ivl_103", 0 0, L_0x2766a30;  1 drivers
v0x275cd40_0 .net *"_ivl_106", 0 0, L_0x2766cc0;  1 drivers
v0x275ce70_0 .net *"_ivl_108", 0 0, L_0x2766e50;  1 drivers
v0x275cf50_0 .net *"_ivl_112", 0 0, L_0x2767100;  1 drivers
v0x275d030_0 .net *"_ivl_116", 0 0, L_0x2766fd0;  1 drivers
v0x275d110_0 .net *"_ivl_118", 0 0, L_0x27674b0;  1 drivers
v0x275d280_0 .net *"_ivl_12", 0 0, L_0x2763700;  1 drivers
v0x275d360_0 .net *"_ivl_120", 0 0, L_0x2767710;  1 drivers
v0x275d440_0 .net *"_ivl_122", 0 0, L_0x2767820;  1 drivers
v0x275d520_0 .net *"_ivl_124", 0 0, L_0x2767a90;  1 drivers
v0x275d600_0 .net *"_ivl_126", 0 0, L_0x2767ba0;  1 drivers
v0x275d6e0_0 .net *"_ivl_128", 0 0, L_0x2767e20;  1 drivers
v0x275d7c0_0 .net *"_ivl_16", 0 0, L_0x27638c0;  1 drivers
v0x275d8a0_0 .net *"_ivl_18", 0 0, L_0x2763930;  1 drivers
v0x275da90_0 .net *"_ivl_2", 0 0, L_0x2762fc0;  1 drivers
v0x275db70_0 .net *"_ivl_23", 0 0, L_0x2763b00;  1 drivers
v0x275dc30_0 .net *"_ivl_25", 0 0, L_0x2763ba0;  1 drivers
v0x275dcf0_0 .net *"_ivl_26", 0 0, L_0x2763c70;  1 drivers
v0x275ddd0_0 .net *"_ivl_29", 0 0, L_0x2763de0;  1 drivers
v0x275de90_0 .net *"_ivl_30", 0 0, L_0x2763e80;  1 drivers
v0x275df70_0 .net *"_ivl_33", 0 0, L_0x2763f40;  1 drivers
v0x275e030_0 .net *"_ivl_37", 0 0, L_0x27641a0;  1 drivers
v0x275e0f0_0 .net *"_ivl_39", 0 0, L_0x2764240;  1 drivers
v0x275e1b0_0 .net *"_ivl_4", 0 0, L_0x27630a0;  1 drivers
v0x275e290_0 .net *"_ivl_40", 0 0, L_0x2764330;  1 drivers
v0x275e370_0 .net *"_ivl_43", 0 0, L_0x2764440;  1 drivers
v0x275e430_0 .net *"_ivl_44", 0 0, L_0x27644e0;  1 drivers
v0x275e510_0 .net *"_ivl_49", 0 0, L_0x27646c0;  1 drivers
v0x275e5d0_0 .net *"_ivl_50", 0 0, L_0x27647c0;  1 drivers
v0x275e6b0_0 .net *"_ivl_53", 0 0, L_0x27648c0;  1 drivers
v0x275e980_0 .net *"_ivl_54", 0 0, L_0x2764960;  1 drivers
v0x275ea60_0 .net *"_ivl_57", 0 0, L_0x2764a70;  1 drivers
v0x275eb20_0 .net *"_ivl_61", 0 0, L_0x2764d30;  1 drivers
v0x275ebe0_0 .net *"_ivl_62", 0 0, L_0x2764dd0;  1 drivers
v0x275ecc0_0 .net *"_ivl_65", 0 0, L_0x2764e90;  1 drivers
v0x275ed80_0 .net *"_ivl_66", 0 0, L_0x2764b10;  1 drivers
v0x275ee60_0 .net *"_ivl_71", 0 0, L_0x2764c90;  1 drivers
v0x275ef20_0 .net *"_ivl_72", 0 0, L_0x27651c0;  1 drivers
v0x275f000_0 .net *"_ivl_74", 0 0, L_0x2765340;  1 drivers
v0x275f0e0_0 .net *"_ivl_77", 0 0, L_0x2765400;  1 drivers
v0x275f1a0_0 .net *"_ivl_80", 0 0, L_0x2765740;  1 drivers
v0x275f280_0 .net *"_ivl_83", 0 0, L_0x27657b0;  1 drivers
v0x275f340_0 .net *"_ivl_84", 0 0, L_0x2765a60;  1 drivers
v0x275f420_0 .net *"_ivl_87", 0 0, L_0x2765c80;  1 drivers
v0x275f4e0_0 .net *"_ivl_9", 0 0, L_0x2763460;  1 drivers
v0x275f5a0_0 .net *"_ivl_90", 0 0, L_0x27660e0;  1 drivers
v0x275f680_0 .net *"_ivl_93", 0 0, L_0x2766450;  1 drivers
v0x275f740_0 .net *"_ivl_94", 0 0, L_0x27664f0;  1 drivers
v0x275f820_0 .net *"_ivl_98", 0 0, L_0x27667f0;  1 drivers
v0x275f900_0 .net "a", 0 0, v0x275c060_0;  alias, 1 drivers
v0x275f9a0_0 .net "b", 0 0, v0x275c100_0;  alias, 1 drivers
v0x275fa90_0 .net "c", 0 0, v0x275c1a0_0;  alias, 1 drivers
v0x275fb80_0 .net "d", 0 0, v0x275c2e0_0;  alias, 1 drivers
v0x275fc70_0 .net "i0", 0 0, L_0x2764020;  1 drivers
v0x275fd30_0 .net "i1", 0 0, L_0x2764130;  1 drivers
v0x275fdf0_0 .net "i10", 0 0, L_0x2766630;  1 drivers
v0x275feb0_0 .net "i13", 0 0, L_0x2766b80;  1 drivers
v0x275ff70_0 .net "i14", 0 0, L_0x2766f10;  1 drivers
v0x2760030_0 .net "i15", 0 0, L_0x2763a40;  1 drivers
v0x27600f0_0 .net "i2", 0 0, L_0x2763290;  1 drivers
v0x27601b0_0 .net "i4", 0 0, L_0x2764b80;  1 drivers
v0x2760270_0 .net "i5", 0 0, L_0x2765100;  1 drivers
v0x2760740_0 .net "i6", 0 0, L_0x2765530;  1 drivers
v0x2760800_0 .net "i7", 0 0, L_0x27637c0;  1 drivers
v0x27608c0_0 .net "i9", 0 0, L_0x2765fd0;  1 drivers
v0x2760980_0 .net "out_pos", 0 0, L_0x2767f30;  alias, 1 drivers
v0x2760a40_0 .net "out_sop", 0 0, L_0x2767210;  alias, 1 drivers
L_0x2762e10 .reduce/nor v0x275c100_0;
L_0x2763460 .reduce/nor v0x275c060_0;
L_0x2763b00 .reduce/nor v0x275c060_0;
L_0x2763ba0 .reduce/nor v0x275c100_0;
L_0x2763de0 .reduce/nor v0x275c1a0_0;
L_0x2763f40 .reduce/nor v0x275c2e0_0;
L_0x27641a0 .reduce/nor v0x275c060_0;
L_0x2764240 .reduce/nor v0x275c100_0;
L_0x2764440 .reduce/nor v0x275c1a0_0;
L_0x27646c0 .reduce/nor v0x275c060_0;
L_0x27648c0 .reduce/nor v0x275c1a0_0;
L_0x2764a70 .reduce/nor v0x275c2e0_0;
L_0x2764d30 .reduce/nor v0x275c060_0;
L_0x2764e90 .reduce/nor v0x275c1a0_0;
L_0x2764c90 .reduce/nor v0x275c060_0;
L_0x2765400 .reduce/nor v0x275c2e0_0;
L_0x27657b0 .reduce/nor v0x275c1a0_0;
L_0x2765c80 .reduce/nor v0x275c2e0_0;
L_0x2766450 .reduce/nor v0x275c1a0_0;
L_0x2766a30 .reduce/nor v0x275c2e0_0;
S_0x2760bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x26f5320;
 .timescale -12 -12;
E_0x26f19f0 .event anyedge, v0x27619b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27619b0_0;
    %nor/r;
    %assign/vec4 v0x27619b0_0, 0;
    %wait E_0x26f19f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x275b530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x275c3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x275c470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x275b530;
T_4 ;
    %wait E_0x270c220;
    %load/vec4 v0x275c510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x275c3d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x275b530;
T_5 ;
    %wait E_0x270c0c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %wait E_0x270c0c0;
    %load/vec4 v0x275c3d0_0;
    %store/vec4 v0x275c470_0, 0, 1;
    %fork t_1, S_0x275b860;
    %jmp t_0;
    .scope S_0x275b860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x275baa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x275baa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x270c0c0;
    %load/vec4 v0x275baa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x275baa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x275baa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x275b530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x270c220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x275c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x275c100_0, 0;
    %assign/vec4 v0x275c060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x275c3d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x275c470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26f5320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2761550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27619b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26f5320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2761550_0;
    %inv;
    %store/vec4 v0x2761550_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26f5320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x275c240_0, v0x2761b20_0, v0x2761370_0, v0x2761410_0, v0x27614b0_0, v0x27615f0_0, v0x2761870_0, v0x27617d0_0, v0x2761730_0, v0x2761690_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26f5320;
T_9 ;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2761910_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26f5320;
T_10 ;
    %wait E_0x270c220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2761910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2761910_0, 4, 32;
    %load/vec4 v0x2761a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2761910_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2761910_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2761910_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2761870_0;
    %load/vec4 v0x2761870_0;
    %load/vec4 v0x27617d0_0;
    %xor;
    %load/vec4 v0x2761870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2761910_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2761910_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2761730_0;
    %load/vec4 v0x2761730_0;
    %load/vec4 v0x2761690_0;
    %xor;
    %load/vec4 v0x2761730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2761910_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2761910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2761910_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response20/top_module.sv";
