<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: File Index</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li id="current"><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>Silicon Labs EFM32 CMSIS File List</h1>Here is a list of all documented files with brief descriptions:<table>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg108f32_8h.html">efm32tg108f32.h</a> <a href="efm32tg108f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG108F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg110f32_8h.html">efm32tg110f32.h</a> <a href="efm32tg110f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG110F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg210f32_8h.html">efm32tg210f32.h</a> <a href="efm32tg210f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG210F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg222f32_8h.html">efm32tg222f32.h</a> <a href="efm32tg222f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG222F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg225f32_8h.html">efm32tg225f32.h</a> <a href="efm32tg225f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG225F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg230f32_8h.html">efm32tg230f32.h</a> <a href="efm32tg230f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG230F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg232f32_8h.html">efm32tg232f32.h</a> <a href="efm32tg232f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG232F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg822f32_8h.html">efm32tg822f32.h</a> <a href="efm32tg822f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG822F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg825f32_8h.html">efm32tg825f32.h</a> <a href="efm32tg825f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG825F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg840f32_8h.html">efm32tg840f32.h</a> <a href="efm32tg840f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG840F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg842f32_8h.html">efm32tg842f32.h</a> <a href="efm32tg842f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32TG842F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__acmp_8h.html">efm32tg_acmp.h</a> <a href="efm32tg__acmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_ACMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__adc_8h.html">efm32tg_adc.h</a> <a href="efm32tg__adc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_ADC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__aes_8h.html">efm32tg_aes.h</a> <a href="efm32tg__aes_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_AES register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__af__pins_8h.html">efm32tg_af_pins.h</a> <a href="efm32tg__af__pins_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_AF_PINS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__af__ports_8h.html">efm32tg_af_ports.h</a> <a href="efm32tg__af__ports_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_AF_PORTS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__calibrate_8h.html">efm32tg_calibrate.h</a> <a href="efm32tg__calibrate_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_CALIBRATE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__cmu_8h.html">efm32tg_cmu.h</a> <a href="efm32tg__cmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_CMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__dac_8h.html">efm32tg_dac.h</a> <a href="efm32tg__dac_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_DAC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__devinfo_8h.html">efm32tg_devinfo.h</a> <a href="efm32tg__devinfo_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_DEVINFO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__dma_8h.html">efm32tg_dma.h</a> <a href="efm32tg__dma_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_DMA register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__dma__ch_8h.html">efm32tg_dma_ch.h</a> <a href="efm32tg__dma__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_DMA_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__dma__descriptor_8h.html">efm32tg_dma_descriptor.h</a> <a href="efm32tg__dma__descriptor_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_DMA_DESCRIPTOR register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__dmactrl_8h.html">efm32tg_dmactrl.h</a> <a href="efm32tg__dmactrl_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_DMACTRL register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__dmareq_8h.html">efm32tg_dmareq.h</a> <a href="efm32tg__dmareq_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_DMAREQ register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__emu_8h.html">efm32tg_emu.h</a> <a href="efm32tg__emu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_EMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__gpio_8h.html">efm32tg_gpio.h</a> <a href="efm32tg__gpio_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_GPIO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__gpio__p_8h.html">efm32tg_gpio_p.h</a> <a href="efm32tg__gpio__p_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_GPIO_P register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__i2c_8h.html">efm32tg_i2c.h</a> <a href="efm32tg__i2c_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_I2C register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__lcd_8h.html">efm32tg_lcd.h</a> <a href="efm32tg__lcd_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_LCD register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__lesense_8h.html">efm32tg_lesense.h</a> <a href="efm32tg__lesense_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_LESENSE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__lesense__buf_8h.html">efm32tg_lesense_buf.h</a> <a href="efm32tg__lesense__buf_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_LESENSE_BUF register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__lesense__ch_8h.html">efm32tg_lesense_ch.h</a> <a href="efm32tg__lesense__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_LESENSE_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__lesense__st_8h.html">efm32tg_lesense_st.h</a> <a href="efm32tg__lesense__st_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_LESENSE_ST register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__letimer_8h.html">efm32tg_letimer.h</a> <a href="efm32tg__letimer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_LETIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__leuart_8h.html">efm32tg_leuart.h</a> <a href="efm32tg__leuart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_LEUART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__msc_8h.html">efm32tg_msc.h</a> <a href="efm32tg__msc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_MSC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__pcnt_8h.html">efm32tg_pcnt.h</a> <a href="efm32tg__pcnt_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_PCNT register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__prs_8h.html">efm32tg_prs.h</a> <a href="efm32tg__prs_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_PRS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__prs__ch_8h.html">efm32tg_prs_ch.h</a> <a href="efm32tg__prs__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_PRS_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__prs__signals_8h.html">efm32tg_prs_signals.h</a> <a href="efm32tg__prs__signals_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_PRS_SIGNALS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__rmu_8h.html">efm32tg_rmu.h</a> <a href="efm32tg__rmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_RMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__romtable_8h.html">efm32tg_romtable.h</a> <a href="efm32tg__romtable_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_ROMTABLE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__rtc_8h.html">efm32tg_rtc.h</a> <a href="efm32tg__rtc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_RTC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__timer_8h.html">efm32tg_timer.h</a> <a href="efm32tg__timer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_TIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__timer__cc_8h.html">efm32tg_timer_cc.h</a> <a href="efm32tg__timer__cc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_TIMER_CC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__usart_8h.html">efm32tg_usart.h</a> <a href="efm32tg__usart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_USART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__vcmp_8h.html">efm32tg_vcmp.h</a> <a href="efm32tg__vcmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_VCMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="efm32tg__wdog_8h.html">efm32tg_wdog.h</a> <a href="efm32tg__wdog_8h-source.html">[code]</a></td><td class="indexvalue">EFM32TG_WDOG register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="em__device_8h.html">em_device.h</a> <a href="em__device_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer for Silicon Laboratories microcontroller devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Include/<a class="el" href="system__efm32tg_8h.html">system_efm32tg.h</a> <a href="system__efm32tg_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 System Layer for EFM32TG devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Source/<a class="el" href="system__efm32tg_8c.html">system_efm32tg.c</a> <a href="system__efm32tg_8c-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 System Layer for EFM32TG devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Source/GCC/<b>startup_efm32tg.c</b> <a href="GCC_2startup__efm32tg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32TG/Source/IAR/<b>startup_efm32tg.c</b> <a href="IAR_2startup__efm32tg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
</table>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:06:26 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
