Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - ¸±±¾/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.multiCycleCPU
Compiling module xil_defaultlib.multiCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiCycleCPU_sim_behav
