{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649177149207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649177149208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 18:45:48 2022 " "Processing started: Tue Apr 05 18:45:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649177149208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649177149208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SP2_1_prj -c Comp_24bit " "Command: quartus_sta SP2_1_prj -c Comp_24bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649177149208 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649177149281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649177149385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649177149385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649177149427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649177149427 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Comp_24bit.sdc " "Synopsys Design Constraints File file not found: 'Comp_24bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649177149762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649177149762 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1649177149762 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt\|datad " "Node \"Chip6\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt\|combout " "Node \"Chip6\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt~0\|datad " "Node \"Chip6\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt~0\|combout " "Node \"Chip6\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149763 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt\|combout " "Node \"Chip6\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt~0\|datad " "Node \"Chip6\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt~0\|combout " "Node \"Chip6\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt\|datac " "Node \"Chip6\|Chip3\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149763 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt\|combout " "Node \"Chip6\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt~0\|datad " "Node \"Chip6\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt~0\|combout " "Node \"Chip6\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt\|datad " "Node \"Chip6\|Chip2\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149763 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt\|combout " "Node \"Chip6\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt~0\|datad " "Node \"Chip6\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt~0\|combout " "Node \"Chip6\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt\|datad " "Node \"Chip6\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149763 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt\|combout " "Node \"Chip5\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt~0\|datad " "Node \"Chip5\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt~0\|combout " "Node \"Chip5\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt\|datad " "Node \"Chip5\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149763 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt\|combout " "Node \"Chip5\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt~0\|datad " "Node \"Chip5\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt~0\|combout " "Node \"Chip5\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt\|datac " "Node \"Chip5\|Chip3\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149763 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149763 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt\|combout " "Node \"Chip5\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt~0\|datad " "Node \"Chip5\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt~0\|combout " "Node \"Chip5\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt\|datac " "Node \"Chip5\|Chip2\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149764 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt\|combout " "Node \"Chip5\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt~0\|datad " "Node \"Chip5\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt~0\|combout " "Node \"Chip5\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt\|datad " "Node \"Chip5\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149764 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt\|combout " "Node \"Chip4\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt~0\|datad " "Node \"Chip4\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt~0\|combout " "Node \"Chip4\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt\|datad " "Node \"Chip4\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149764 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt\|combout " "Node \"Chip4\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt~0\|datad " "Node \"Chip4\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt~0\|combout " "Node \"Chip4\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt\|datad " "Node \"Chip4\|Chip3\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149764 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt\|combout " "Node \"Chip4\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt~0\|datad " "Node \"Chip4\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt~0\|combout " "Node \"Chip4\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt\|datad " "Node \"Chip4\|Chip2\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149764 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt\|combout " "Node \"Chip4\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt~0\|datad " "Node \"Chip4\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt~0\|combout " "Node \"Chip4\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt\|datad " "Node \"Chip4\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149764 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149764 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt\|combout " "Node \"Chip3\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt~0\|datad " "Node \"Chip3\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt~0\|combout " "Node \"Chip3\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt\|datad " "Node \"Chip3\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149765 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt\|combout " "Node \"Chip3\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt~0\|datad " "Node \"Chip3\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt~0\|combout " "Node \"Chip3\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt\|datad " "Node \"Chip3\|Chip3\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149765 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt\|combout " "Node \"Chip3\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt~0\|datad " "Node \"Chip3\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt~0\|combout " "Node \"Chip3\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt\|datac " "Node \"Chip3\|Chip2\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149765 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt\|combout " "Node \"Chip3\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt~0\|datad " "Node \"Chip3\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt~0\|combout " "Node \"Chip3\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt\|datad " "Node \"Chip3\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149765 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt\|combout " "Node \"Chip2\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt~0\|datad " "Node \"Chip2\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt~0\|combout " "Node \"Chip2\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt\|datad " "Node \"Chip2\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149765 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt\|combout " "Node \"Chip2\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt~0\|datad " "Node \"Chip2\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt~0\|combout " "Node \"Chip2\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt\|dataa " "Node \"Chip2\|Chip3\|Lt\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149765 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149765 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt\|combout " "Node \"Chip2\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt~0\|datad " "Node \"Chip2\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt~0\|combout " "Node \"Chip2\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt\|datad " "Node \"Chip2\|Chip2\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt\|combout " "Node \"Chip2\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt~0\|datad " "Node \"Chip2\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt~0\|combout " "Node \"Chip2\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt\|datac " "Node \"Chip2\|Chip1\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt\|combout " "Node \"Chip1\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt~0\|datad " "Node \"Chip1\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt~0\|combout " "Node \"Chip1\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt\|datad " "Node \"Chip1\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt\|combout " "Node \"Chip1\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt~0\|datad " "Node \"Chip1\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt~0\|combout " "Node \"Chip1\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt\|datac " "Node \"Chip1\|Chip3\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt\|combout " "Node \"Chip1\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt~0\|datad " "Node \"Chip1\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt~0\|combout " "Node \"Chip1\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt\|datad " "Node \"Chip1\|Chip2\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt\|combout " "Node \"Chip1\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt~0\|datad " "Node \"Chip1\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt~0\|combout " "Node \"Chip1\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt\|datad " "Node \"Chip1\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt\|datad " "Node \"Chip6\|Chip4\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt\|combout " "Node \"Chip6\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt~0\|datad " "Node \"Chip6\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt~0\|combout " "Node \"Chip6\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt\|combout " "Node \"Chip6\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt~0\|datac " "Node \"Chip6\|Chip3\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt~0\|combout " "Node \"Chip6\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt\|datac " "Node \"Chip6\|Chip3\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149766 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt\|combout " "Node \"Chip6\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt~0\|datad " "Node \"Chip6\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt~0\|combout " "Node \"Chip6\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt\|datac " "Node \"Chip6\|Chip2\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt\|combout " "Node \"Chip6\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt~0\|datad " "Node \"Chip6\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt~0\|combout " "Node \"Chip6\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt\|datac " "Node \"Chip6\|Chip1\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt\|combout " "Node \"Chip5\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt~0\|datad " "Node \"Chip5\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt~0\|combout " "Node \"Chip5\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt\|datad " "Node \"Chip5\|Chip4\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt\|combout " "Node \"Chip5\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt~0\|datad " "Node \"Chip5\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt~0\|combout " "Node \"Chip5\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt\|datac " "Node \"Chip5\|Chip3\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt\|combout " "Node \"Chip5\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt~0\|datad " "Node \"Chip5\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt~0\|combout " "Node \"Chip5\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt\|datac " "Node \"Chip5\|Chip2\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt\|combout " "Node \"Chip5\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt~0\|datad " "Node \"Chip5\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt~0\|combout " "Node \"Chip5\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt\|datac " "Node \"Chip5\|Chip1\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt\|combout " "Node \"Chip4\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt~0\|datad " "Node \"Chip4\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt~0\|combout " "Node \"Chip4\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt\|datad " "Node \"Chip4\|Chip4\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149767 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt\|combout " "Node \"Chip4\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt~0\|datad " "Node \"Chip4\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt~0\|combout " "Node \"Chip4\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt\|datad " "Node \"Chip4\|Chip3\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt\|combout " "Node \"Chip4\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt~0\|datad " "Node \"Chip4\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt~0\|combout " "Node \"Chip4\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt\|datac " "Node \"Chip4\|Chip2\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt\|combout " "Node \"Chip4\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt~0\|datad " "Node \"Chip4\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt~0\|combout " "Node \"Chip4\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt\|datad " "Node \"Chip4\|Chip1\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt\|combout " "Node \"Chip3\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt~0\|datad " "Node \"Chip3\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt~0\|combout " "Node \"Chip3\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt\|datac " "Node \"Chip3\|Chip4\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt\|combout " "Node \"Chip3\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt~0\|datad " "Node \"Chip3\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt~0\|combout " "Node \"Chip3\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt\|datad " "Node \"Chip3\|Chip3\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt\|combout " "Node \"Chip3\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt~0\|datad " "Node \"Chip3\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt~0\|combout " "Node \"Chip3\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt\|datac " "Node \"Chip3\|Chip2\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt\|combout " "Node \"Chip3\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt~0\|datad " "Node \"Chip3\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt~0\|combout " "Node \"Chip3\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt\|datad " "Node \"Chip3\|Chip1\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt\|combout " "Node \"Chip2\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt~0\|datad " "Node \"Chip2\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt~0\|combout " "Node \"Chip2\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt\|datac " "Node \"Chip2\|Chip4\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149768 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt\|combout " "Node \"Chip2\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt~0\|datad " "Node \"Chip2\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt~0\|combout " "Node \"Chip2\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt\|datad " "Node \"Chip2\|Chip3\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149769 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt\|combout " "Node \"Chip2\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt~0\|datad " "Node \"Chip2\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt~0\|combout " "Node \"Chip2\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt\|datad " "Node \"Chip2\|Chip2\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149769 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt\|combout " "Node \"Chip2\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt~0\|datad " "Node \"Chip2\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt~0\|combout " "Node \"Chip2\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt\|datac " "Node \"Chip2\|Chip1\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149769 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt\|combout " "Node \"Chip1\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt~0\|datad " "Node \"Chip1\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt~0\|combout " "Node \"Chip1\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt\|datad " "Node \"Chip1\|Chip4\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149769 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt\|combout " "Node \"Chip1\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt~0\|datad " "Node \"Chip1\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt~0\|combout " "Node \"Chip1\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt\|datac " "Node \"Chip1\|Chip3\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149769 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt\|combout " "Node \"Chip1\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt~0\|datad " "Node \"Chip1\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt~0\|combout " "Node \"Chip1\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt\|datad " "Node \"Chip1\|Chip2\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149769 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt\|combout " "Node \"Chip1\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt~0\|datac " "Node \"Chip1\|Chip1\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt~0\|combout " "Node \"Chip1\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt\|datad " "Node \"Chip1\|Chip1\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649177149769 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649177149769 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1649177149770 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649177149770 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1649177149770 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649177149771 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1649177149780 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649177149782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177149783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177149792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177149796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177149799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177149802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177149808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649177149817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649177149845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649177150106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649177150131 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1649177150131 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1649177150132 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1649177150132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150156 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649177150162 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649177150220 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1649177150221 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1649177150221 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1649177150221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649177150242 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649177150538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649177150540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 245 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4994 " "Peak virtual memory: 4994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649177150587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 18:45:50 2022 " "Processing ended: Tue Apr 05 18:45:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649177150587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649177150587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649177150587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649177150587 ""}
