

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'
================================================================
* Date:           Sat Apr  2 23:58:12 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     4624|    23120| 23.120 us | 0.116 ms |  4624|  23120|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                               |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                           |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_353  |shift_line_buffer_array_ap_fixed_1u_config2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4623|    23119|  4 ~ 20  |          -|          -|  1156|    no    |
        | + ReuseLoop                      |       15|       15|         8|          1|          1|     9|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1050|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     30|    1849|    104|    -|
|Memory           |        7|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    290|    -|
|Register         |        0|      -|    1832|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        7|     30|    3681|   1476|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     13|       3|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |                            Instance                           |                     Module                    | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |myproject_axi_mul_14s_32s_46_5_1_U29                           |myproject_axi_mul_14s_32s_46_5_1               |        0|      2|  215|   1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U22                           |myproject_axi_mul_32s_32s_48_5_1               |        0|      4|  215|   1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U23                           |myproject_axi_mul_32s_32s_48_5_1               |        0|      4|  215|   1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U24                           |myproject_axi_mul_32s_32s_48_5_1               |        0|      4|  215|   1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U25                           |myproject_axi_mul_32s_32s_48_5_1               |        0|      4|  215|   1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U26                           |myproject_axi_mul_32s_32s_48_5_1               |        0|      4|  215|   1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U27                           |myproject_axi_mul_32s_32s_48_5_1               |        0|      4|  215|   1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U28                           |myproject_axi_mul_32s_32s_48_5_1               |        0|      4|  215|   1|    0|
    |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_353  |shift_line_buffer_array_ap_fixed_1u_config2_s  |        0|      0|  129|  96|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |Total                                                          |                                               |        0|     30| 1849| 104|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w2_V_U  |conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V  |        7|  0|   0|    0|     9|  238|     1|         2142|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                   |        7|  0|   0|    0|     9|  238|     1|         2142|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_975_p2          |     +    |      0|  0|  39|          32|          32|
    |acc_1_V_fu_980_p2          |     +    |      0|  0|  39|          32|          32|
    |acc_2_V_fu_985_p2          |     +    |      0|  0|  39|          32|          32|
    |acc_3_V_fu_990_p2          |     +    |      0|  0|  39|          32|          32|
    |acc_4_V_fu_995_p2          |     +    |      0|  0|  39|          32|          32|
    |acc_5_V_fu_1000_p2         |     +    |      0|  0|  39|          32|          32|
    |acc_6_V_fu_1005_p2         |     +    |      0|  0|  39|          32|          32|
    |acc_7_V_fu_1013_p2         |     +    |      0|  0|  39|          32|          32|
    |add_ln301_fu_1064_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln303_fu_1075_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln306_fu_1024_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln308_fu_1035_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln78_fu_566_p2         |     +    |      0|  0|  13|          11|           1|
    |w_index_fu_625_p2          |     +    |      0|  0|  13|           1|           4|
    |and_ln272_1_fu_554_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln272_2_fu_560_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln272_fu_548_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_336           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_345           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op200  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln19_1_fu_578_p2      |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln19_2_fu_584_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_3_fu_590_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_4_fu_596_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_5_fu_602_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_6_fu_608_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_7_fu_614_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_fu_572_p2        |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln272_1_fu_502_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln272_2_fu_522_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_3_fu_542_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_fu_492_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln293_fu_1019_p2      |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln297_fu_1059_p2      |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln64_fu_631_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln78_fu_1104_p2       |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln19_1_fu_667_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_2_fu_678_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_3_fu_689_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_4_fu_701_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_5_fu_715_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_6_fu_729_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_656_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln19_1_fu_660_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln19_2_fu_671_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln19_3_fu_682_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln19_4_fu_693_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln19_5_fu_707_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln19_6_fu_721_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln19_7_fu_735_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln19_fu_649_p3      |  select  |      0|  0|  32|           1|          32|
    |select_ln303_fu_1080_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln308_fu_1040_p3    |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1050|         659|         594|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_346_p4  |   9|          2|   32|         64|
    |ap_phi_mux_w_index22_phi_fu_247_p4       |   9|          2|    4|          8|
    |data_V_data_V_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten23_reg_231                 |   9|          2|   11|         22|
    |pX_3                                     |   9|          2|   32|         64|
    |pY_3                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                     |   9|          2|    1|          2|
    |sX_3                                     |   9|          2|   32|         64|
    |storemerge_i_i_reg_342                   |   9|          2|   32|         64|
    |tmp_data_0_V_7420_reg_254                |   9|          2|   32|         64|
    |tmp_data_1_V_6718_reg_265                |   9|          2|   32|         64|
    |tmp_data_2_V_6716_reg_276                |   9|          2|   32|         64|
    |tmp_data_3_V_6714_reg_287                |   9|          2|   32|         64|
    |tmp_data_4_V_2912_reg_298                |   9|          2|   32|         64|
    |tmp_data_5_V_2910_reg_309                |   9|          2|   32|         64|
    |tmp_data_6_V_298_reg_320                 |   9|          2|   32|         64|
    |tmp_data_7_V_296_reg_331                 |   9|          2|   32|         64|
    |w_index22_reg_243                        |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 290|         63|  448|        901|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |acc_0_V_reg_1356           |  32|   0|   32|          0|
    |acc_1_V_reg_1362           |  32|   0|   32|          0|
    |acc_2_V_reg_1368           |  32|   0|   32|          0|
    |acc_3_V_reg_1374           |  32|   0|   32|          0|
    |acc_4_V_reg_1380           |  32|   0|   32|          0|
    |acc_5_V_reg_1386           |  32|   0|   32|          0|
    |acc_6_V_reg_1392           |  32|   0|   32|          0|
    |acc_7_V_reg_1398           |  32|   0|   32|          0|
    |add_ln78_reg_1151          |  11|   0|   11|          0|
    |and_ln272_2_reg_1147       |   1|   0|    1|          0|
    |ap_CS_fsm                  |   6|   0|    6|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |icmp_ln19_1_reg_1161       |   1|   0|    1|          0|
    |icmp_ln19_2_reg_1167       |   1|   0|    1|          0|
    |icmp_ln19_3_reg_1172       |   1|   0|    1|          0|
    |icmp_ln19_4_reg_1178       |   1|   0|    1|          0|
    |icmp_ln19_5_reg_1183       |   1|   0|    1|          0|
    |icmp_ln19_6_reg_1189       |   1|   0|    1|          0|
    |icmp_ln19_7_reg_1194       |   1|   0|    1|          0|
    |icmp_ln19_reg_1156         |   1|   0|    1|          0|
    |icmp_ln272_1_reg_1130      |   1|   0|    1|          0|
    |icmp_ln272_reg_1120        |   1|   0|    1|          0|
    |icmp_ln293_reg_1404        |   1|   0|    1|          0|
    |icmp_ln297_reg_1413        |   1|   0|    1|          0|
    |icmp_ln64_reg_1210         |   1|   0|    1|          0|
    |indvar_flatten23_reg_231   |  11|   0|   11|          0|
    |kernel_data_V_0            |  32|   0|   32|          0|
    |kernel_data_V_1466         |  32|   0|   32|          0|
    |kernel_data_V_2467         |  32|   0|   32|          0|
    |kernel_data_V_3468         |  32|   0|   32|          0|
    |kernel_data_V_4469         |  32|   0|   32|          0|
    |kernel_data_V_5470         |  32|   0|   32|          0|
    |kernel_data_V_6471         |  32|   0|   32|          0|
    |kernel_data_V_7472         |  32|   0|   32|          0|
    |kernel_data_V_8473         |  32|   0|   32|          0|
    |pX_3                       |  32|   0|   32|          0|
    |pX_3_load_reg_1141         |  32|   0|   32|          0|
    |pY_3                       |  32|   0|   32|          0|
    |pY_3_load_reg_1135         |  32|   0|   32|          0|
    |sX_3                       |  32|   0|   32|          0|
    |sX_3_load_reg_1115         |  32|   0|   32|          0|
    |sY_3                       |  32|   0|   32|          0|
    |sY_3_load_reg_1125         |  32|   0|   32|          0|
    |select_ln19_7_reg_1214     |  32|   0|   32|          0|
    |select_ln303_reg_1417      |  32|   0|   32|          0|
    |select_ln308_reg_1408      |  32|   0|   32|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |storemerge_i_i_reg_342     |  32|   0|   32|          0|
    |tmp_2_reg_1225             |  32|   0|   32|          0|
    |tmp_3_reg_1230             |  32|   0|   32|          0|
    |tmp_4_reg_1235             |  32|   0|   32|          0|
    |tmp_5_reg_1240             |  32|   0|   32|          0|
    |tmp_6_reg_1245             |  32|   0|   32|          0|
    |tmp_7_reg_1250             |  32|   0|   32|          0|
    |tmp_8_reg_1255             |  14|   0|   14|          0|
    |tmp_data_0_V_7420_reg_254  |  32|   0|   32|          0|
    |tmp_data_0_V_reg_1110      |  32|   0|   32|          0|
    |tmp_data_1_V_6718_reg_265  |  32|   0|   32|          0|
    |tmp_data_2_V_6716_reg_276  |  32|   0|   32|          0|
    |tmp_data_3_V_6714_reg_287  |  32|   0|   32|          0|
    |tmp_data_4_V_2912_reg_298  |  32|   0|   32|          0|
    |tmp_data_5_V_2910_reg_309  |  32|   0|   32|          0|
    |tmp_data_6_V_298_reg_320   |  32|   0|   32|          0|
    |tmp_data_7_V_296_reg_331   |  32|   0|   32|          0|
    |trunc_ln708_1_reg_1326     |  32|   0|   32|          0|
    |trunc_ln708_2_reg_1331     |  32|   0|   32|          0|
    |trunc_ln708_3_reg_1336     |  32|   0|   32|          0|
    |trunc_ln708_4_reg_1341     |  32|   0|   32|          0|
    |trunc_ln708_5_reg_1346     |  32|   0|   32|          0|
    |trunc_ln708_6_reg_1351     |  30|   0|   30|          0|
    |trunc_ln708_s_reg_1321     |  32|   0|   32|          0|
    |trunc_ln76_reg_1220        |  32|   0|   32|          0|
    |trunc_ln_reg_1316          |  32|   0|   32|          0|
    |w_index22_reg_243          |   4|   0|    4|          0|
    |w_index_reg_1205           |   4|   0|    4|          0|
    |icmp_ln64_reg_1210         |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1832|  32| 1769|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|data_V_data_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|res_V_data_0_V_din     | out |   32|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din     | out |   32|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din     | out |   32|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din     | out |   32|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din     | out |   32|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write   | out |    1|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din     | out |   32|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write   | out |    1|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din     | out |   32|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write   | out |    1|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din     | out |   32|   ap_fifo  |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write   | out |    1|   ap_fifo  |                res_V_data_7_V                |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+

