set ::env(PROJECT_NAME) CH_DFSIN
set ::env(DESIGN_TOP) main
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/CH_DFSIN/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/CH_DFSIN/rtl/main.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
