{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583451777429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583451777431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  5 16:42:57 2020 " "Processing started: Thu Mar  5 16:42:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583451777431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451777431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451777431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583451777616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583451777617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(46) " "Verilog HDL information at top.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583451785941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583451785941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583451785941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583451785943 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583451785946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583451785946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C0 " "Elaborating entity \"counter\" for hierarchy \"counter:C0\"" {  } { { "top.v" "C0" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583451785947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(32) " "Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583451785947 "|top|counter:C0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(39) " "Verilog HDL assignment warning at counter.v(39): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583451785947 "|top|counter:C0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(40) " "Verilog HDL assignment warning at counter.v(40): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583451785947 "|top|counter:C0"}
{ "Warning" "WSGN_SEARCH_FILE" "calendar.v 1 1 " "Using design file calendar.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 calendar " "Found entity 1: calendar" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583451785949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583451785949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calendar calendar:Cal0 " "Elaborating entity \"calendar\" for hierarchy \"calendar:Cal0\"" {  } { { "top.v" "Cal0" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583451785950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 calendar.v(14) " "Verilog HDL assignment warning at calendar.v(14): truncated value with size 32 to match size of target (7)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583451785950 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "binary_c calendar.v(22) " "Verilog HDL Event Control warning at calendar.v(22): posedge or negedge of vector \"binary_c\" depends solely on its least-significant bit" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1583451785950 "|top|calendar:Cal0"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "calendar.v(30) " "Verilog HDL Conditional Statement error at calendar.v(30): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 30 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583451785951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(43) " "Verilog HDL assignment warning at calendar.v(43): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583451785951 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(47) " "Verilog HDL assignment warning at calendar.v(47): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583451785951 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(66) " "Verilog HDL assignment warning at calendar.v(66): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583451785951 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(70) " "Verilog HDL assignment warning at calendar.v(70): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583451785951 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hm calendar.v(22) " "Verilog HDL Always Construct warning at calendar.v(22): inferring latch(es) for variable \"hm\", which holds its previous value in one or more paths through the always construct" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583451785951 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hd1 calendar.v(22) " "Verilog HDL Always Construct warning at calendar.v(22): inferring latch(es) for variable \"hd1\", which holds its previous value in one or more paths through the always construct" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583451785952 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hd10 calendar.v(22) " "Verilog HDL Always Construct warning at calendar.v(22): inferring latch(es) for variable \"hd10\", which holds its previous value in one or more paths through the always construct" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583451785952 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hd10\[0\] calendar.v(22) " "Inferred latch for \"hd10\[0\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785952 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hd10\[1\] calendar.v(22) " "Inferred latch for \"hd10\[1\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785952 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hd10\[2\] calendar.v(22) " "Inferred latch for \"hd10\[2\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785952 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hd10\[3\] calendar.v(22) " "Inferred latch for \"hd10\[3\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785952 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hd1\[0\] calendar.v(22) " "Inferred latch for \"hd1\[0\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785953 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hd1\[1\] calendar.v(22) " "Inferred latch for \"hd1\[1\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785953 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hd1\[2\] calendar.v(22) " "Inferred latch for \"hd1\[2\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785953 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hd1\[3\] calendar.v(22) " "Inferred latch for \"hd1\[3\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785953 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hm\[0\] calendar.v(22) " "Inferred latch for \"hm\[0\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785953 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hm\[1\] calendar.v(22) " "Inferred latch for \"hm\[1\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785953 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hm\[2\] calendar.v(22) " "Inferred latch for \"hm\[2\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785953 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hm\[3\] calendar.v(22) " "Inferred latch for \"hm\[3\]\" at calendar.v(22)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785953 "|top|calendar:Cal0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "calendar:Cal0 " "Can't elaborate user hierarchy \"calendar:Cal0\"" {  } { { "top.v" "Cal0" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 30 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583451785954 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "895 " "Peak virtual memory: 895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583451785988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar  5 16:43:05 2020 " "Processing ended: Thu Mar  5 16:43:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583451785988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583451785988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583451785988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583451785988 ""}
