Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Dec 15 13:38:37 2017
| Host         : DESKTOP-F0JIDD9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file traffic_lights_1_timing_summary_routed.rpt -rpx traffic_lights_1_timing_summary_routed.rpx
| Design       : traffic_lights_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: c1/q_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.214        0.000                      0                   27        0.324        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.214        0.000                      0                   27        0.324        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    c1/q_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    c1/q_reg[20]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.867 r  c1/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.867    c1/q_reg[24]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    14.786    c1/clk
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[25]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.080    c1/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    c1/q_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    c1/q_reg[20]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.772 r  c1/q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.772    c1/q_reg[24]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    14.786    c1/clk
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[26]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.080    c1/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    c1/q_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    c1/q_reg[20]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.756 r  c1/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.756    c1/q_reg[24]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    14.786    c1/clk
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[24]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.080    c1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    c1/q_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.753 r  c1/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.753    c1/q_reg[20]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    14.785    c1/clk
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[21]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.079    c1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    c1/q_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.732 r  c1/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.732    c1/q_reg[20]_i_1_n_4
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    14.785    c1/clk
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[23]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.079    c1/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    c1/q_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.658 r  c1/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.658    c1/q_reg[20]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    14.785    c1/clk
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[22]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.079    c1/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    c1/q_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.642 r  c1/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.642    c1/q_reg[20]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    14.785    c1/clk
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[20]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.079    c1/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  c1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.639    c1/q_reg[16]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  c1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    14.784    c1/clk
    SLICE_X0Y83          FDRE                                         r  c1/q_reg[17]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.078    c1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.618 r  c1/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.618    c1/q_reg[16]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  c1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    14.784    c1/clk
    SLICE_X0Y83          FDRE                                         r  c1/q_reg[19]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.078    c1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  7.461    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.712     5.071    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.289    c1/q_reg_n_0_[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.963 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    c1/q_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  c1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    c1/q_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  c1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    c1/q_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    c1/q_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.544 r  c1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.544    c1/q_reg[16]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  c1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    14.784    c1/clk
    SLICE_X0Y83          FDRE                                         r  c1/q_reg[18]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.078    c1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  7.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.428    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.569 f  c1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.742    c1/q_reg_n_0_[0]
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.787 r  c1/q[0]_i_5/O
                         net (fo=1, routed)           0.000     1.787    c1/q[0]_i_5_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.857 r  c1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.857    c1/q_reg[0]_i_1_n_7
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.935    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[0]/C
                         clock pessimism             -0.506     1.428    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.533    c1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.597     1.430    c1/clk
    SLICE_X0Y81          FDRE                                         r  c1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.571 r  c1/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.754    c1/q_reg_n_0_[11]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  c1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    c1/q_reg[8]_i_1_n_4
    SLICE_X0Y81          FDRE                                         r  c1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.868     1.937    c1/clk
    SLICE_X0Y81          FDRE                                         r  c1/q_reg[11]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.535    c1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.428    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  c1/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.752    c1/q_reg_n_0_[3]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  c1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    c1/q_reg[0]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.935    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[3]/C
                         clock pessimism             -0.506     1.428    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.533    c1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.433    c1/clk
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  c1/q_reg[24]/Q
                         net (fo=1, routed)           0.176     1.751    c1/q_reg_n_0_[24]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.866 r  c1/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.866    c1/q_reg[24]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     1.941    c1/clk
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[24]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.538    c1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.598     1.431    c1/clk
    SLICE_X0Y82          FDRE                                         r  c1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.572 r  c1/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.749    c1/q_reg_n_0_[12]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.864 r  c1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.864    c1/q_reg[12]_i_1_n_7
    SLICE_X0Y82          FDRE                                         r  c1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.869     1.938    c1/clk
    SLICE_X0Y82          FDRE                                         r  c1/q_reg[12]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.536    c1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.432    c1/clk
    SLICE_X0Y83          FDRE                                         r  c1/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  c1/q_reg[16]/Q
                         net (fo=1, routed)           0.176     1.750    c1/q_reg_n_0_[16]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  c1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.865    c1/q_reg[16]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  c1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.870     1.939    c1/clk
    SLICE_X0Y83          FDRE                                         r  c1/q_reg[16]/C
                         clock pessimism             -0.506     1.432    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.537    c1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.433    c1/clk
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  c1/q_reg[20]/Q
                         net (fo=1, routed)           0.176     1.751    c1/q_reg_n_0_[20]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.866 r  c1/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.866    c1/q_reg[20]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.871     1.940    c1/clk
    SLICE_X0Y84          FDRE                                         r  c1/q_reg[20]/C
                         clock pessimism             -0.506     1.433    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.538    c1/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.429    c1/clk
    SLICE_X0Y80          FDRE                                         r  c1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.570 r  c1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.747    c1/q_reg_n_0_[4]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  c1/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    c1/q_reg[4]_i_1_n_7
    SLICE_X0Y80          FDRE                                         r  c1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     1.936    c1/clk
    SLICE_X0Y80          FDRE                                         r  c1/q_reg[4]/C
                         clock pessimism             -0.506     1.429    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.534    c1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 c1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.428    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.569 f  c1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.742    c1/q_reg_n_0_[0]
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     1.787 r  c1/q[0]_i_5/O
                         net (fo=1, routed)           0.000     1.787    c1/q[0]_i_5_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.893 r  c1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.893    c1/q_reg[0]_i_1_n_6
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.935    c1/clk
    SLICE_X0Y79          FDRE                                         r  c1/q_reg[1]/C
                         clock pessimism             -0.506     1.428    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.533    c1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c1/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.433    c1/clk
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  c1/q_reg[24]/Q
                         net (fo=1, routed)           0.176     1.751    c1/q_reg_n_0_[24]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.902 r  c1/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.902    c1/q_reg[24]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     1.941    c1/clk
    SLICE_X0Y85          FDRE                                         r  c1/q_reg[25]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.538    c1/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     c1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     c1/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     c1/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     c1/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     c1/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     c1/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     c1/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     c1/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     c1/q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     c1/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     c1/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     c1/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     c1/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     c1/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     c1/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     c1/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     c1/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c1/q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c1/q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c1/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c1/q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c1/q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c1/q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     c1/q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     c1/q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     c1/q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     c1/q_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     c1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     c1/q_reg[10]/C



