Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Sep 17 11:39:57 2020
| Host         : the-churchill running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.476        0.000                      0                   85        0.189        0.000                      0                   85        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.476        0.000                      0                   85        0.189        0.000                      0                   85        4.500        0.000                       0                    50  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/compare_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.269ns (28.574%)  route 3.172ns (71.426%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.729    -0.811    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X84Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/Q
                         net (fo=109, routed)         2.617     2.325    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X85Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.449 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.449    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_24_n_0
    SLICE_X85Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     2.666 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.666    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X85Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     2.760 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.555     3.314    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I3_O)        0.316     3.630 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.000     3.630    design_1_i/PWMAudio_0/U0/pd0/D[1]
    SLICE_X87Y52         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.613     8.593    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X87Y52         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[1]/C
                         clock pessimism              0.559     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X87Y52         FDRE (Setup_fdre_C_D)        0.029     9.107    design_1_i/PWMAudio_0/U0/pd0/compare_reg[1]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/compare_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.300ns (29.455%)  route 3.114ns (70.545%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.729    -0.811    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X84Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/Q
                         net (fo=109, routed)         2.813     2.521    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.124     2.645 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     2.645    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_21_n_0
    SLICE_X84Y52         MUXF7 (Prop_muxf7_I0_O)      0.241     2.886 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.886    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_9_n_0
    SLICE_X84Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     2.984 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.300     3.284    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I3_O)        0.319     3.603 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000     3.603    design_1_i/PWMAudio_0/U0/pd0/D[0]
    SLICE_X87Y52         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.613     8.593    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X87Y52         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[0]/C
                         clock pessimism              0.559     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X87Y52         FDRE (Setup_fdre_C_D)        0.031     9.109    design_1_i/PWMAudio_0/U0/pd0/compare_reg[0]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/compare_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.828ns (19.265%)  route 3.470ns (80.735%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.729    -0.811    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/Q
                         net (fo=107, routed)         1.977     1.623    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     1.747 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.689     2.436    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_12_n_0
    SLICE_X84Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.560 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.803     3.363    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_4_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.487 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.000     3.487    design_1_i/PWMAudio_0/U0/pd0/D[4]
    SLICE_X87Y54         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612     8.592    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X87Y54         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[4]/C
                         clock pessimism              0.559     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X87Y54         FDRE (Setup_fdre_C_D)        0.031     9.108    design_1_i/PWMAudio_0/U0/pd0/compare_reg[4]
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.307ns (31.040%)  route 2.904ns (68.960%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.729    -0.811    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X84Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[2]/Q
                         net (fo=111, routed)         1.928     1.635    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X85Y54         LUT6 (Prop_lut6_I4_O)        0.124     1.759 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     1.759    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X85Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     2.004 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.004    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X85Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     2.108 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.976     3.084    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I1_O)        0.316     3.400 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.000     3.400    design_1_i/PWMAudio_0/U0/pd0/D[3]
    SLICE_X87Y54         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612     8.592    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X87Y54         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[3]/C
                         clock pessimism              0.559     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X87Y54         FDRE (Setup_fdre_C_D)        0.031     9.108    design_1_i/PWMAudio_0/U0/pd0/compare_reg[3]
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/compare_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.238ns (30.662%)  route 2.800ns (69.338%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.729    -0.811    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/Q
                         net (fo=107, routed)         1.818     1.464    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X84Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.588 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.588    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_15_n_0
    SLICE_X84Y56         MUXF7 (Prop_muxf7_I0_O)      0.241     1.829 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.829    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_8_n_0
    SLICE_X84Y56         MUXF8 (Prop_muxf8_I0_O)      0.098     1.927 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.981     2.908    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X86Y56         LUT6 (Prop_lut6_I1_O)        0.319     3.227 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.000     3.227    design_1_i/PWMAudio_0/U0/pd0/D[5]
    SLICE_X86Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612     8.592    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X86Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[5]/C
                         clock pessimism              0.559     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X86Y56         FDRE (Setup_fdre_C_D)        0.029     9.106    design_1_i/PWMAudio_0/U0/pd0/compare_reg[5]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.063ns (25.805%)  route 3.056ns (74.195%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.729    -0.811    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X84Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/Q
                         net (fo=109, routed)         1.837     1.545    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.669 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_6/O
                         net (fo=2, routed)           1.219     2.888    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_6_n_0
    SLICE_X88Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.012 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.012    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_5_n_0
    SLICE_X88Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     3.221 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.221    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X88Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     3.309 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.000     3.309    design_1_i/PWMAudio_0/U0/pd0/D[6]
    SLICE_X88Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612     8.592    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X88Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[6]/C
                         clock pessimism              0.559     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X88Y56         FDRE (Setup_fdre_C_D)        0.113     9.190    design_1_i/PWMAudio_0/U0/pd0/compare_reg[6]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/compare_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.196ns (29.647%)  route 2.838ns (70.353%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.729    -0.811    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/Q
                         net (fo=107, routed)         1.846     1.491    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     1.615 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.615    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_15_n_0
    SLICE_X88Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     1.824 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.824    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X88Y54         MUXF8 (Prop_muxf8_I1_O)      0.088     1.912 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.992     2.904    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I0_O)        0.319     3.223 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.000     3.223    design_1_i/PWMAudio_0/U0/pd0/D[2]
    SLICE_X87Y54         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612     8.592    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X87Y54         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[2]/C
                         clock pessimism              0.559     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X87Y54         FDRE (Setup_fdre_C_D)        0.029     9.106    design_1_i/PWMAudio_0/U0/pd0/compare_reg[2]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/sine_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/lut_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.349ns (39.671%)  route 2.051ns (60.329%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.724    -0.816    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X80Y55         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  design_1_i/PWMAudio_0/U0/sine_count_reg[3]/Q
                         net (fo=2, routed)           0.820     0.523    design_1_i/PWMAudio_0/U0/sine_count_reg[3]
    SLICE_X81Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.647 r  design_1_i/PWMAudio_0/U0/a0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.647    design_1_i/PWMAudio_0/U0/a0_carry_i_3_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.197 r  design_1_i/PWMAudio_0/U0/a0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.197    design_1_i/PWMAudio_0/U0/a0_carry_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.354 r  design_1_i/PWMAudio_0/U0/a0_carry__0/CO[1]
                         net (fo=27, routed)          1.231     2.585    design_1_i/PWMAudio_0/U0/sel
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.610     8.590    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[5]/C
                         clock pessimism              0.559     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X85Y56         FDRE (Setup_fdre_C_CE)      -0.410     8.665    design_1_i/PWMAudio_0/U0/lut_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/sine_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.349ns (39.671%)  route 2.051ns (60.329%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.724    -0.816    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X80Y55         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  design_1_i/PWMAudio_0/U0/sine_count_reg[3]/Q
                         net (fo=2, routed)           0.820     0.523    design_1_i/PWMAudio_0/U0/sine_count_reg[3]
    SLICE_X81Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.647 r  design_1_i/PWMAudio_0/U0/a0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.647    design_1_i/PWMAudio_0/U0/a0_carry_i_3_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.197 r  design_1_i/PWMAudio_0/U0/a0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.197    design_1_i/PWMAudio_0/U0/a0_carry_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.354 r  design_1_i/PWMAudio_0/U0/a0_carry__0/CO[1]
                         net (fo=27, routed)          1.231     2.585    design_1_i/PWMAudio_0/U0/sel
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.610     8.590    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/C
                         clock pessimism              0.559     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X85Y56         FDRE (Setup_fdre_C_CE)      -0.410     8.665    design_1_i/PWMAudio_0/U0/lut_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 design_1_i/PWMAudio_0/U0/sine_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/lut_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.349ns (39.671%)  route 2.051ns (60.329%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.724    -0.816    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X80Y55         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  design_1_i/PWMAudio_0/U0/sine_count_reg[3]/Q
                         net (fo=2, routed)           0.820     0.523    design_1_i/PWMAudio_0/U0/sine_count_reg[3]
    SLICE_X81Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.647 r  design_1_i/PWMAudio_0/U0/a0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.647    design_1_i/PWMAudio_0/U0/a0_carry_i_3_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.197 r  design_1_i/PWMAudio_0/U0/a0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.197    design_1_i/PWMAudio_0/U0/a0_carry_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.354 r  design_1_i/PWMAudio_0/U0/a0_carry__0/CO[1]
                         net (fo=27, routed)          1.231     2.585    design_1_i/PWMAudio_0/U0/sel
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.610     8.590    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[7]/C
                         clock pessimism              0.559     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X85Y56         FDRE (Setup_fdre_C_CE)      -0.410     8.665    design_1_i/PWMAudio_0/U0/lut_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X89Y50         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.272    design_1_i/PWMAudio_0/U0/pd0/count[1]
    SLICE_X88Y50         LUT5 (Prop_lut5_I2_O)        0.048    -0.224 r  design_1_i/PWMAudio_0/U0/pd0/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/PWMAudio_0/U0/pd0/count[4]_i_1_n_0
    SLICE_X88Y50         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X88Y50         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/count_reg[4]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.131    -0.412    design_1_i/PWMAudio_0/U0/pd0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/lut_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.092%)  route 0.148ns (43.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.605    -0.559    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/Q
                         net (fo=107, routed)         0.148    -0.270    design_1_i/PWMAudio_0/U0/lut_addr_reg[0]
    SLICE_X84Y58         LUT2 (Prop_lut2_I0_O)        0.048    -0.222 r  design_1_i/PWMAudio_0/U0/lut_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/PWMAudio_0/U0/plusOp[1]
    SLICE_X84Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.877    -0.796    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X84Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[1]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X84Y58         FDRE (Hold_fdre_C_D)         0.133    -0.413    design_1_i/PWMAudio_0/U0/lut_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X89Y50         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.272    design_1_i/PWMAudio_0/U0/pd0/count[1]
    SLICE_X88Y50         LUT4 (Prop_lut4_I2_O)        0.045    -0.227 r  design_1_i/PWMAudio_0/U0/pd0/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/PWMAudio_0/U0/pd0/count[3]_i_1_n_0
    SLICE_X88Y50         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X88Y50         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/count_reg[3]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.120    -0.423    design_1_i/PWMAudio_0/U0/pd0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.608    -0.556    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X89Y50         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.268    design_1_i/PWMAudio_0/U0/pd0/count[1]
    SLICE_X88Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.223 r  design_1_i/PWMAudio_0/U0/pd0/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/PWMAudio_0/U0/pd0/count[5]_i_1_n_0
    SLICE_X88Y50         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.880    -0.793    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X88Y50         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/count_reg[5]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.121    -0.422    design_1_i/PWMAudio_0/U0/pd0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/pd0/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.250ns (64.530%)  route 0.137ns (35.470%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/Q
                         net (fo=16, routed)          0.137    -0.280    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X88Y56         MUXF7 (Prop_muxf7_S_O)       0.090    -0.190 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X88Y56         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.171 r  design_1_i/PWMAudio_0/U0/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.171    design_1_i/PWMAudio_0/U0/pd0/D[6]
    SLICE_X88Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.879    -0.794    design_1_i/PWMAudio_0/U0/pd0/CLK100MHZ
    SLICE_X88Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/pd0/compare_reg[6]/C
                         clock pessimism              0.275    -0.519    
    SLICE_X88Y56         FDRE (Hold_fdre_C_D)         0.134    -0.385    design_1_i/PWMAudio_0/U0/pd0/compare_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/lut_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/Q
                         net (fo=16, routed)          0.168    -0.249    design_1_i/PWMAudio_0/U0/lut_addr_reg[6]
    SLICE_X85Y56         LUT3 (Prop_lut3_I1_O)        0.042    -0.207 r  design_1_i/PWMAudio_0/U0/lut_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    design_1_i/PWMAudio_0/U0/plusOp[7]
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[7]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X85Y56         FDRE (Hold_fdre_C_D)         0.107    -0.451    design_1_i/PWMAudio_0/U0/lut_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.606    -0.558    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/Q
                         net (fo=16, routed)          0.168    -0.249    design_1_i/PWMAudio_0/U0/lut_addr_reg[6]
    SLICE_X85Y56         LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  design_1_i/PWMAudio_0/U0/lut_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    design_1_i/PWMAudio_0/U0/plusOp[6]
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.878    -0.795    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X85Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X85Y56         FDRE (Hold_fdre_C_D)         0.091    -0.467    design_1_i/PWMAudio_0/U0/lut_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/sine_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/sine_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.602    -0.562    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X80Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  design_1_i/PWMAudio_0/U0/sine_count_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.273    design_1_i/PWMAudio_0/U0/sine_count_reg[6]
    SLICE_X80Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  design_1_i/PWMAudio_0/U0/sine_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/PWMAudio_0/U0/sine_count_reg[4]_i_1_n_5
    SLICE_X80Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.874    -0.799    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X80Y56         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[6]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X80Y56         FDRE (Hold_fdre_C_D)         0.134    -0.428    design_1_i/PWMAudio_0/U0/sine_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/sine_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/sine_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.601    -0.563    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X80Y57         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  design_1_i/PWMAudio_0/U0/sine_count_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.273    design_1_i/PWMAudio_0/U0/sine_count_reg[10]
    SLICE_X80Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  design_1_i/PWMAudio_0/U0/sine_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/PWMAudio_0/U0/sine_count_reg[8]_i_1_n_5
    SLICE_X80Y57         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X80Y57         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[10]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X80Y57         FDRE (Hold_fdre_C_D)         0.134    -0.429    design_1_i/PWMAudio_0/U0/sine_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/PWMAudio_0/U0/sine_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWMAudio_0/U0/sine_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.601    -0.563    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X80Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  design_1_i/PWMAudio_0/U0/sine_count_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.273    design_1_i/PWMAudio_0/U0/sine_count_reg[14]
    SLICE_X80Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  design_1_i/PWMAudio_0/U0/sine_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/PWMAudio_0/U0/sine_count_reg[12]_i_1_n_5
    SLICE_X80Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    design_1_i/PWMAudio_0/U0/CLK100MHZ
    SLICE_X80Y58         FDRE                                         r  design_1_i/PWMAudio_0/U0/sine_count_reg[14]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X80Y58         FDRE (Hold_fdre_C_D)         0.134    -0.429    design_1_i/PWMAudio_0/U0/sine_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y56     design_1_i/PWMAudio_0/U0/lut_addr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y56     design_1_i/PWMAudio_0/U0/lut_addr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y56     design_1_i/PWMAudio_0/U0/lut_addr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y52     design_1_i/PWMAudio_0/U0/pd0/compare_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y52     design_1_i/PWMAudio_0/U0/pd0/compare_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y50     design_1_i/PWMAudio_0/U0/pd0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y50     design_1_i/PWMAudio_0/U0/pd0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y50     design_1_i/PWMAudio_0/U0/pd0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y50     design_1_i/PWMAudio_0/U0/pd0/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y50     design_1_i/PWMAudio_0/U0/pd0/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y51     design_1_i/PWMAudio_0/U0/pd0/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y51     design_1_i/PWMAudio_0/U0/pd0/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y51     design_1_i/PWMAudio_0/U0/pd0/pwm_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y58     design_1_i/PWMAudio_0/U0/lut_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y54     design_1_i/PWMAudio_0/U0/pd0/compare_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y54     design_1_i/PWMAudio_0/U0/pd0/compare_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y54     design_1_i/PWMAudio_0/U0/pd0/compare_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y56     design_1_i/PWMAudio_0/U0/pd0/compare_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y56     design_1_i/PWMAudio_0/U0/pd0/compare_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



