Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : NO
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Sacha/work/COMP3601/dpimrefTest/dpimref.vhd" in Library work.
Architecture behavioral of Entity dpimref is up to date.
Compiling vhdl file "C:/Users/Sacha/work/COMP3601/dpimrefTest/memory.vhd" in Library work.
Entity <memory> compiled.
Entity <memory> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Sacha/work/COMP3601/dpimrefTest/mem_tester.vhd" in Library work.
Entity <mem_tester> compiled.
Entity <mem_tester> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Sacha/work/COMP3601/dpimrefTest/top.vhd" in Library work.
Architecture structural of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <dpimref> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem_tester> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <structural>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <dpimref> in library <work> (Architecture <behavioral>).
Entity <dpimref> analyzed. Unit <dpimref> generated.

Analyzing Entity <memory> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <sram_adv> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram_clk> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram_cre> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram_wait> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <mem_tester> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <mem_write_enable> in unit <mem_tester> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_read_enable> in unit <mem_tester> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <mem_tester> analyzed. Unit <mem_tester> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dpimref>.
    Related source file is "C:/Users/Sacha/work/COMP3601/dpimrefTest/dpimref.vhd".
    Found 8-bit tristate buffer for signal <pdb>.
    Found 24-bit up counter for signal <cntr>.
    Found 8-bit register for signal <regData0>.
    Found 8-bit register for signal <regData1>.
    Found 8-bit register for signal <regData2>.
    Found 8-bit register for signal <regData3>.
    Found 8-bit register for signal <regData4>.
    Found 8-bit register for signal <regData5>.
    Found 8-bit register for signal <regData6>.
    Found 8-bit register for signal <regData7>.
    Found 4-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <stEppCur>.
    Summary:
	inferred   1 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <dpimref> synthesized.


Synthesizing Unit <memory>.
    Related source file is "C:/Users/Sacha/work/COMP3601/dpimrefTest/memory.vhd".
WARNING:Xst:1305 - Output <busy_flag> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sig_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctl_ab> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <sram_ub> equivalent to <sram_lb> has been removed
    Found 16-bit register for signal <mem_data>.
    Found 23-bit register for signal <sram_addr>.
    Found 1-bit register for signal <sram_ce>.
    Found 16-bit register for signal <sram_data_read>.
    Found 1-bit register for signal <sram_lb>.
    Found 1-bit register for signal <sram_oe>.
    Found 1-bit register for signal <sram_we>.
    Found 3-bit register for signal <stMemCur>.
    Summary:
	inferred  62 D-type flip-flop(s).
Unit <memory> synthesized.


Synthesizing Unit <mem_tester>.
    Related source file is "C:/Users/Sacha/work/COMP3601/dpimrefTest/mem_tester.vhd".
WARNING:Xst:646 - Signal <my_data_to_leds<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <my_data> is used but never assigned. This sourceless signal will be automatically connected to value 0000000010101010.
WARNING:Xst:653 - Signal <my_addr> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000100.
    Using one-hot encoding for signal <stCur>.
    Found 16-bit register for signal <data_to_mem>.
    Found 23-bit register for signal <addr_to_mem>.
    Found 16-bit register for signal <my_data_to_leds>.
    Found 4-bit register for signal <stCur>.
    Summary:
	inferred  59 D-type flip-flop(s).
Unit <mem_tester> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/Sacha/work/COMP3601/dpimrefTest/top.vhd".
WARNING:Xst:646 - Signal <sig_led> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_ldg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 22
 1-bit register                                        : 4
 16-bit register                                       : 4
 23-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 9
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <data_to_mem_0> in Unit <my_memory_tester> is equivalent to the following 11 FFs/Latches, which will be removed : <data_to_mem_2> <data_to_mem_4> <data_to_mem_6> <data_to_mem_8> <data_to_mem_9> <data_to_mem_10> <data_to_mem_11> <data_to_mem_12> <data_to_mem_13> <data_to_mem_14> <data_to_mem_15> 
INFO:Xst:2261 - The FF/Latch <data_to_mem_1> in Unit <my_memory_tester> is equivalent to the following 3 FFs/Latches, which will be removed : <data_to_mem_3> <data_to_mem_5> <data_to_mem_7> 
WARNING:Xst:1710 - FF/Latch <addr_to_mem_8> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_7> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_6> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_5> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_4> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_3> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_1> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_0> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_to_mem_1> (without init value) has a constant value of 1 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_to_mem_0> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sram_lb> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_data_read_6> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_data_read_4> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_data_read_2> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_data_read_0> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_22> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_21> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_20> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <my_data_to_leds_6> has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <my_data_to_leds_4> has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <my_data_to_leds_2> has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <my_data_to_leds_0> has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_22> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_21> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_20> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_19> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_18> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_17> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_16> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_15> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_14> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_13> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_12> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_11> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_10> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_mem_9> (without init value) has a constant value of 0 in block <my_memory_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_0> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_15> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_14> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_13> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_12> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_11> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_10> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_9> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_8> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_7> (without init value) has a constant value of 1 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_6> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_5> (without init value) has a constant value of 1 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_4> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_3> (without init value) has a constant value of 1 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_2> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_1> (without init value) has a constant value of 1 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_data_0> (without init value) has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stMemCur_2> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_19> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_18> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_17> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_16> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_15> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_14> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_13> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_12> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_11> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_10> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_9> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_8> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_7> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_6> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_5> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_4> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_3> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_addr_1> has a constant value of 0 in block <my_memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sram_data_read_8> of sequential type is unconnected in block <my_memory>.
WARNING:Xst:2677 - Node <sram_data_read_9> of sequential type is unconnected in block <my_memory>.
WARNING:Xst:2677 - Node <sram_data_read_10> of sequential type is unconnected in block <my_memory>.
WARNING:Xst:2677 - Node <sram_data_read_11> of sequential type is unconnected in block <my_memory>.
WARNING:Xst:2677 - Node <sram_data_read_12> of sequential type is unconnected in block <my_memory>.
WARNING:Xst:2677 - Node <sram_data_read_13> of sequential type is unconnected in block <my_memory>.
WARNING:Xst:2677 - Node <sram_data_read_14> of sequential type is unconnected in block <my_memory>.
WARNING:Xst:2677 - Node <sram_data_read_15> of sequential type is unconnected in block <my_memory>.
WARNING:Xst:2677 - Node <stCur_3> of sequential type is unconnected in block <my_memory_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_8> of sequential type is unconnected in block <my_memory_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_9> of sequential type is unconnected in block <my_memory_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_10> of sequential type is unconnected in block <my_memory_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_11> of sequential type is unconnected in block <my_memory_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_12> of sequential type is unconnected in block <my_memory_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_13> of sequential type is unconnected in block <my_memory_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_14> of sequential type is unconnected in block <my_memory_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_15> of sequential type is unconnected in block <my_memory_tester>.
WARNING:Xst:2404 -  FFs/Latches <data_to_mem<15:8>> (without init value) have a constant value of 0 in block <mem_tester>.
WARNING:Xst:2677 - Node <stCur_3> of sequential type is unconnected in block <mem_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_8> of sequential type is unconnected in block <mem_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_9> of sequential type is unconnected in block <mem_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_10> of sequential type is unconnected in block <mem_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_11> of sequential type is unconnected in block <mem_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_12> of sequential type is unconnected in block <mem_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_13> of sequential type is unconnected in block <mem_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_14> of sequential type is unconnected in block <mem_tester>.
WARNING:Xst:2677 - Node <my_data_to_leds_15> of sequential type is unconnected in block <mem_tester>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 180
 Flip-Flops                                            : 180

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sram_lb> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_to_mem_7> (without init value) has a constant value of 1 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_mem_6> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_mem_5> (without init value) has a constant value of 1 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_mem_4> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_mem_3> (without init value) has a constant value of 1 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_mem_2> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_mem_1> (without init value) has a constant value of 1 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_mem_0> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_22> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_21> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_20> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_19> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_18> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_17> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_16> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_15> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_14> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_13> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_12> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_11> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_10> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_9> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_8> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_7> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_6> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_5> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_4> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_3> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_1> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_mem_0> (without init value) has a constant value of 0 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <my_dpimref/cntr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dpimref/cntr_0> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <memory> ...

Optimizing unit <mem_tester> ...
WARNING:Xst:1710 - FF/Latch <addr_to_mem_2> (without init value) has a constant value of 1 in block <mem_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <my_memory/sram_addr_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_7> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_memory/mem_data_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/stMemCur_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_data_read_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_data_read_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_data_read_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_data_read_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory/sram_addr_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory_tester/my_data_to_leds_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory_tester/my_data_to_leds_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory_tester/my_data_to_leds_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_memory_tester/my_data_to_leds_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <my_memory/sram_data_read_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_memory/sram_data_read_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_memory/sram_data_read_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_memory/sram_data_read_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_memory/sram_data_read_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_memory/sram_data_read_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_memory/sram_data_read_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_memory/sram_data_read_8> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <my_memory/sram_data_read_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <my_memory/sram_data_read_5> <my_memory/sram_data_read_3> <my_memory/sram_data_read_1> 
INFO:Xst:2261 - The FF/Latch <my_memory/sram_oe> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <my_memory/sram_ce> 
INFO:Xst:2261 - The FF/Latch <my_memory_tester/my_data_to_leds_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <my_memory_tester/my_data_to_leds_5> <my_memory_tester/my_data_to_leds_3> <my_memory_tester/my_data_to_leds_1> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 81

Cell Usage :
# BELS                             : 128
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 4
#      LUT3                        : 33
#      LUT3_D                      : 6
#      LUT3_L                      : 1
#      LUT4                        : 62
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXF5                       : 11
#      VCC                         : 1
# FlipFlops/Latches                : 86
#      FD                          : 2
#      FDE                         : 68
#      FDR                         : 7
#      FDRE                        : 2
#      FDS                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 80
#      IBUF                        : 15
#      IOBUF                       : 8
#      OBUF                        : 57
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                       72  out of   3584     2%  
 Number of Slice Flip Flops:             85  out of   7168     1%  
 Number of 4 input LUTs:                115  out of   7168     1%  
 Number of IOs:                          81
 Number of bonded IOBs:                  81  out of    173    46%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkT                               | BUFGP                  | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.809ns (Maximum Frequency: 172.133MHz)
   Minimum input arrival time before clock: 5.691ns
   Maximum output required time after clock: 12.546ns
   Maximum combinational path delay: 10.586ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkT'
  Clock period: 5.809ns (frequency: 172.133MHz)
  Total number of paths / destination ports: 535 / 90
-------------------------------------------------------------------------
Delay:               5.809ns (Levels of Logic = 3)
  Source:            my_dpimref/stEppCur_1 (FF)
  Destination:       my_dpimref/stEppCur_1 (FF)
  Source Clock:      clkT rising
  Destination Clock: clkT rising

  Data Path: my_dpimref/stEppCur_1 to my_dpimref/stEppCur_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.626   1.148  my_dpimref/stEppCur_1 (my_dpimref/stEppCur_1)
     LUT4_L:I0->LO         1   0.479   0.123  my_dpimref/stEppNext_cmp_eq00031_SW0 (N0)
     LUT4:I3->O            4   0.479   0.838  my_dpimref/stEppNext_cmp_eq00031 (N16)
     LUT4:I2->O            2   0.479   0.745  my_dpimref/stEppNext<7> (my_dpimref/stEppNext<7>)
     FDS:S                     0.892          my_dpimref/stEppCur_1
    ----------------------------------------
    Total                      5.809ns (2.955ns logic, 2.854ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkT'
  Total number of paths / destination ports: 103 / 90
-------------------------------------------------------------------------
Offset:              5.691ns (Levels of Logic = 4)
  Source:            par_dst (PAD)
  Destination:       my_dpimref/stEppCur_5 (FF)
  Destination Clock: clkT rising

  Data Path: par_dst to my_dpimref/stEppCur_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.715   1.216  par_dst_IBUF (par_dst_IBUF)
     LUT3:I0->O            1   0.479   0.851  my_dpimref/stEppNext_cmp_eq00021_SW1 (N47)
     LUT3:I1->O            1   0.479   0.000  my_dpimref/stEppNext<0>230_F (N65)
     MUXF5:I0->O           2   0.314   0.745  my_dpimref/stEppNext<0>230 (N12)
     FDS:S                     0.892          my_dpimref/stEppCur_5
    ----------------------------------------
    Total                      5.691ns (2.879ns logic, 2.812ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkT'
  Total number of paths / destination ports: 271 / 17
-------------------------------------------------------------------------
Offset:              12.546ns (Levels of Logic = 5)
  Source:            my_dpimref/regEppAdr_1 (FF)
  Destination:       par_data<7> (PAD)
  Source Clock:      clkT rising

  Data Path: my_dpimref/regEppAdr_1 to par_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.626   1.608  my_dpimref/regEppAdr_1 (my_dpimref/regEppAdr_1)
     LUT3_D:I0->O          8   0.479   1.216  my_dpimref/busEppData_cmp_eq000411 (N23)
     LUT4:I0->O            1   0.479   0.740  my_dpimref/busEppOut<7>13 (my_dpimref/busEppOut<7>13)
     LUT4:I2->O            1   0.479   0.851  my_dpimref/busEppOut<7>36 (my_dpimref/busEppOut<7>36)
     LUT3:I1->O            1   0.479   0.681  my_dpimref/busEppOut<7>90 (my_dpimref/busEppOut<7>)
     IOBUF:I->IO               4.909          par_data_7_IOBUF (par_data<7>)
    ----------------------------------------
    Total                     12.546ns (7.451ns logic, 5.095ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 30 / 8
-------------------------------------------------------------------------
Delay:               10.586ns (Levels of Logic = 6)
  Source:            pbs<1> (PAD)
  Destination:       par_data<1> (PAD)

  Data Path: pbs<1> to par_data<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.976  pbs_1_IBUF (pbs_1_IBUF)
     LUT3:I0->O            1   0.479   0.000  my_dpimref/busEppOut<1>78_G (N100)
     MUXF5:I1->O           1   0.314   0.851  my_dpimref/busEppOut<1>78 (my_dpimref/busEppOut<1>78)
     LUT4:I1->O            1   0.479   0.704  my_dpimref/busEppOut<1>140_SW0 (N67)
     LUT4:I3->O            1   0.479   0.681  my_dpimref/busEppOut<1>140 (my_dpimref/busEppOut<1>)
     IOBUF:I->IO               4.909          par_data_1_IOBUF (par_data<1>)
    ----------------------------------------
    Total                     10.586ns (7.375ns logic, 3.211ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.52 secs
 
--> 

Total memory usage is 256496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  218 (   0 filtered)
Number of infos    :   11 (   0 filtered)

