#include "spi.h"


#ifdef _USE_HW_SPI
#include "stm32h5xx_ll_spi.h"

#define SPI_TX_DMA_MAX_LENGTH 0xFFFF

typedef struct
{
  bool is_open;
  bool is_tx_done;
  bool is_rx_done;
  bool is_error;

  void (*func_tx)(void);

  SPI_HandleTypeDef *h_spi;
} spi_t;

static spi_t spi_tbl[SPI_MAX_CH];

static SPI_HandleTypeDef hspi1;
// RX
static DMA_HandleTypeDef handle_GPDMA2_Channel2;
// TX
static DMA_HandleTypeDef handle_GPDMA2_Channel3;

bool spiInit(void)
{
  bool ret = true;


  for (int i = 0; i < SPI_MAX_CH; i++)
  {
    spi_tbl[i].is_open    = false;
    spi_tbl[i].is_tx_done = true;
    spi_tbl[i].is_rx_done = true;
    spi_tbl[i].is_error   = false;
    spi_tbl[i].func_tx    = NULL;
  }

  return ret;
}

bool spiBegin(uint8_t ch)
{
  bool   ret   = false;
  spi_t *p_spi = &spi_tbl[ch];

  switch (ch)
  {
    case _DEF_SPI1:
      p_spi->h_spi = &hspi1;

      p_spi->h_spi->Instance               = SPI1;
      p_spi->h_spi->Init.Mode              = SPI_MODE_MASTER;
      p_spi->h_spi->Init.Direction         = SPI_DIRECTION_2LINES;
      p_spi->h_spi->Init.DataSize          = SPI_DATASIZE_8BIT;
      p_spi->h_spi->Init.CLKPolarity       = SPI_POLARITY_LOW;
      p_spi->h_spi->Init.CLKPhase          = SPI_PHASE_1EDGE;
      p_spi->h_spi->Init.NSS               = SPI_NSS_SOFT;
      p_spi->h_spi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4; // 250Mhz / 4 = 62.5Mhz
      p_spi->h_spi->Init.FirstBit          = SPI_FIRSTBIT_MSB;
      p_spi->h_spi->Init.TIMode            = SPI_TIMODE_DISABLE;
      p_spi->h_spi->Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
      p_spi->h_spi->Init.CRCPolynomial     = 0;

      p_spi->h_spi->Init.NSSPMode                   = SPI_NSS_PULSE_DISABLE;
      p_spi->h_spi->Init.NSSPolarity                = SPI_NSS_POLARITY_LOW;
      p_spi->h_spi->Init.FifoThreshold              = SPI_FIFO_THRESHOLD_01DATA;
      p_spi->h_spi->Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
      p_spi->h_spi->Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
      p_spi->h_spi->Init.MasterSSIdleness           = SPI_MASTER_SS_IDLENESS_01CYCLE;
      p_spi->h_spi->Init.MasterInterDataIdleness    = SPI_MASTER_INTERDATA_IDLENESS_01CYCLE;
      p_spi->h_spi->Init.MasterReceiverAutoSusp     = SPI_MASTER_RX_AUTOSUSP_DISABLE;
      p_spi->h_spi->Init.MasterKeepIOState          = SPI_MASTER_KEEP_IO_STATE_DISABLE;
      p_spi->h_spi->Init.IOSwap                     = SPI_IO_SWAP_DISABLE;

      __HAL_RCC_GPDMA2_CLK_ENABLE();

      HAL_SPI_DeInit(p_spi->h_spi);
      if (HAL_SPI_Init(p_spi->h_spi) == HAL_OK)
      {
        p_spi->is_open = true;
        ret            = true;
      }
      break;
  }

  return ret;
}

void spiSetDataMode(uint8_t ch, uint8_t dataMode)
{
  spi_t *p_spi = &spi_tbl[ch];


  if (p_spi->is_open == false) return;


  switch (dataMode)
  {
    // CPOL=0, CPHA=0
    case SPI_MODE0:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
      HAL_SPI_Init(p_spi->h_spi);
      break;

    // CPOL=0, CPHA=1
    case SPI_MODE1:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
      HAL_SPI_Init(p_spi->h_spi);
      break;

    // CPOL=1, CPHA=0
    case SPI_MODE2:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
      HAL_SPI_Init(p_spi->h_spi);
      break;

    // CPOL=1, CPHA=1
    case SPI_MODE3:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
      HAL_SPI_Init(p_spi->h_spi);
      break;
  }
}

void spiSetBitWidth(uint8_t ch, uint8_t bit_width)
{
  spi_t *p_spi = &spi_tbl[ch];

  if (p_spi->is_open == false) return;


  switch (bit_width)
  {
    case 9:
      p_spi->h_spi->Init.DataSize = SPI_DATASIZE_9BIT;
      LL_SPI_SetDataWidth(p_spi->h_spi->Instance, LL_SPI_DATAWIDTH_9BIT);
      break;

    case 16:
      p_spi->h_spi->Init.DataSize = SPI_DATASIZE_16BIT;
      LL_SPI_SetDataWidth(p_spi->h_spi->Instance, LL_SPI_DATAWIDTH_16BIT);
      break;

    default:
      p_spi->h_spi->Init.DataSize = SPI_DATASIZE_8BIT;
      LL_SPI_SetDataWidth(p_spi->h_spi->Instance, LL_SPI_DATAWIDTH_8BIT);
      break;
  }
}

uint8_t spiTransfer8(uint8_t ch, uint8_t data)
{
  uint8_t ret;
  spi_t  *p_spi = &spi_tbl[ch];


  if (p_spi->is_open == false) return 0;

  HAL_SPI_TransmitReceive(p_spi->h_spi, &data, &ret, 1, 10);

  return ret;
}

uint16_t spiTransfer16(uint8_t ch, uint16_t data)
{
  uint8_t  tBuf[2];
  uint8_t  rBuf[2];
  uint16_t ret;
  spi_t   *p_spi = &spi_tbl[ch];


  if (p_spi->is_open == false) return 0;

  if (p_spi->h_spi->Init.DataSize == SPI_DATASIZE_8BIT)
  {
    tBuf[1] = (uint8_t)data;
    tBuf[0] = (uint8_t)(data >> 8);
    HAL_SPI_TransmitReceive(p_spi->h_spi, (uint8_t *)&tBuf, (uint8_t *)&rBuf, 2, 10);

    ret   = rBuf[0];
    ret <<= 8;
    ret  += rBuf[1];
  }
  else
  {
    HAL_SPI_TransmitReceive(p_spi->h_spi, (uint8_t *)&data, (uint8_t *)&ret, 1, 10);
  }

  return ret;
}

bool spiTransfer(uint8_t ch, uint8_t *tx_buf, uint8_t *rx_buf, uint32_t length, uint32_t timeout)
{
  bool              ret = true;
  HAL_StatusTypeDef status;
  spi_t            *p_spi = &spi_tbl[ch];

  if (p_spi->is_open == false) return false;

  if (rx_buf == NULL)
  {
    status = HAL_SPI_Transmit(p_spi->h_spi, tx_buf, length, timeout);
  }
  else if (tx_buf == NULL)
  {
    status = HAL_SPI_Receive(p_spi->h_spi, rx_buf, length, timeout);
  }
  else
  {
    status = HAL_SPI_TransmitReceive(p_spi->h_spi, tx_buf, rx_buf, length, timeout);
  }

  if (status != HAL_OK)
  {
    return false;
  }

  return ret;
}

bool spiTransferDMA(uint8_t ch, uint8_t *tx_buf, uint8_t *rx_buf, uint32_t length, uint32_t timeout)
{
  bool              ret = false;
  HAL_StatusTypeDef status;
  spi_t            *p_spi  = &spi_tbl[ch];
  bool              is_dma = false;

  if (p_spi->is_open == false) return false;

  if (rx_buf == NULL)
  {
    status = HAL_SPI_Transmit(p_spi->h_spi, tx_buf, length, timeout);
  }
  else if (tx_buf == NULL)
  {
    p_spi->is_rx_done = false;
    status            = HAL_SPI_Receive_DMA(p_spi->h_spi, rx_buf, length);
    is_dma            = true;
  }
  else
  {
    status = HAL_SPI_TransmitReceive(p_spi->h_spi, tx_buf, rx_buf, length, timeout);
  }

  if (status == HAL_OK)
  {
    uint32_t pre_time;

    ret      = true;
    pre_time = millis();
    if (is_dma == true)
    {
      while (1)
      {
        if (p_spi->is_rx_done == true)
          break;

        if ((millis() - pre_time) >= timeout)
        {
          ret = false;
          break;
        }
      }
    }
  }

  return ret;
}

void spiDmaTxStart(uint8_t spi_ch, uint8_t *p_buf, uint32_t length)
{
  spi_t *p_spi = &spi_tbl[spi_ch];

  if (p_spi->is_open == false)
    return;

  p_spi->is_tx_done = false;
  HAL_SPI_Transmit_DMA(p_spi->h_spi, p_buf, length);
}

bool spiDmaTxTransfer(uint8_t ch, void *buf, uint32_t length, uint32_t timeout)
{
  bool     ret = true;
  uint32_t t_time;


  spiDmaTxStart(ch, (uint8_t *)buf, length);

  t_time = millis();

  if (timeout == 0) return true;

  while (1)
  {
    if (spiDmaTxIsDone(ch))
    {
      break;
    }
    if ((millis() - t_time) > timeout)
    {
      ret = false;
      break;
    }
  }

  return ret;
}

bool spiDmaTxIsDone(uint8_t ch)
{
  spi_t *p_spi = &spi_tbl[ch];

  if (p_spi->is_open == false) return true;

  return p_spi->is_tx_done;
}

void spiAttachTxInterrupt(uint8_t ch, void (*func)())
{
  spi_t *p_spi = &spi_tbl[ch];


  if (p_spi->is_open == false) return;

  p_spi->func_tx = func;
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
  for (int i = 0; i < SPI_MAX_CH; i++)
  {
    if (hspi->Instance == spi_tbl[i].h_spi->Instance)
    {
      spi_tbl[i].is_rx_done = true;
    }
  }
}

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
  for (int i = 0; i < SPI_MAX_CH; i++)
  {
    if (hspi->Instance == spi_tbl[i].h_spi->Instance)
    {
      spi_tbl[i].is_error = true;
    }
  }
}

void SPI1_IRQHandler(void)
{
  HAL_SPI_IRQHandler(&hspi1);
}

void GPDMA2_Channel2_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&handle_GPDMA2_Channel2);
}

void GPDMA2_Channel3_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&handle_GPDMA2_Channel3);
}

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
  for (int i = 0; i < SPI_MAX_CH; i++)
  {
    if (hspi->Instance == spi_tbl[i].h_spi->Instance)
    {
      spi_tbl[i].is_tx_done = true;

      if (spi_tbl[i].func_tx != NULL)
        spi_tbl[i].func_tx();
    }
  }
}

void HAL_SPI_MspInit(SPI_HandleTypeDef *spiHandle)
{
  GPIO_InitTypeDef         GPIO_InitStruct     = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};

  if (spiHandle->Instance == SPI1)
  {
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
    PeriphClkInitStruct.Spi1ClockSelection   = RCC_SPI1CLKSOURCE_PLL1Q;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
    {
      Error_Handler();
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();

    SPI_GPIO_CLK_EN();

    GPIO_InitStruct.Pin   = SPI_NSS_PIN;
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(SPI_NSS_PORT, &GPIO_InitStruct);
    HAL_GPIO_WritePin(SPI_NSS_PORT, SPI_NSS_PIN, GPIO_PIN_SET); // 비활성

    GPIO_InitStruct.Pin       = SPI_MISO_PIN;
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(SPI_MISO_PORT, &GPIO_InitStruct);

    GPIO_InitStruct.Pin       = SPI_SCK_PIN;
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(SPI_SCK_PORT, &GPIO_InitStruct);

    GPIO_InitStruct.Pin       = SPI_MOSI_PIN;
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(SPI_MOSI_PORT, &GPIO_InitStruct);

    /* SPI1 DMA Init */
    /* GPDMA1_REQUEST_SPI1_RX Init */
    handle_GPDMA2_Channel2.Instance                   = GPDMA2_Channel2;
    handle_GPDMA2_Channel2.Init.Request               = GPDMA2_REQUEST_SPI1_RX;
    handle_GPDMA2_Channel2.Init.BlkHWRequest          = DMA_BREQ_SINGLE_BURST;
    handle_GPDMA2_Channel2.Init.Direction             = DMA_PERIPH_TO_MEMORY;
    handle_GPDMA2_Channel2.Init.SrcInc                = DMA_SINC_FIXED;
    handle_GPDMA2_Channel2.Init.DestInc               = DMA_DINC_INCREMENTED;
    handle_GPDMA2_Channel2.Init.SrcDataWidth          = DMA_SRC_DATAWIDTH_BYTE;
    handle_GPDMA2_Channel2.Init.DestDataWidth         = DMA_DEST_DATAWIDTH_BYTE;
    handle_GPDMA2_Channel2.Init.Priority              = DMA_LOW_PRIORITY_LOW_WEIGHT;
    handle_GPDMA2_Channel2.Init.SrcBurstLength        = 1;
    handle_GPDMA2_Channel2.Init.DestBurstLength       = 1;
    handle_GPDMA2_Channel2.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0 | DMA_DEST_ALLOCATED_PORT0;
    handle_GPDMA2_Channel2.Init.TransferEventMode     = DMA_TCEM_BLOCK_TRANSFER;
    handle_GPDMA2_Channel2.Init.Mode                  = DMA_NORMAL;
    if (HAL_DMA_Init(&handle_GPDMA2_Channel2) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(spiHandle, hdmarx, handle_GPDMA2_Channel2);

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA2_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
    {
      Error_Handler();
    }

    /* GPDMA1_REQUEST_SPI1_TX_Init */
    handle_GPDMA2_Channel3.Instance                   = GPDMA2_Channel3;
    handle_GPDMA2_Channel3.Init.Request               = GPDMA2_REQUEST_SPI1_TX;
    handle_GPDMA2_Channel3.Init.BlkHWRequest          = DMA_BREQ_SINGLE_BURST;
    handle_GPDMA2_Channel3.Init.Direction             = DMA_MEMORY_TO_PERIPH;
    handle_GPDMA2_Channel3.Init.SrcInc                = DMA_SINC_INCREMENTED;
    handle_GPDMA2_Channel3.Init.DestInc               = DMA_DINC_FIXED;
    handle_GPDMA2_Channel3.Init.SrcDataWidth          = DMA_SRC_DATAWIDTH_BYTE;
    handle_GPDMA2_Channel3.Init.DestDataWidth         = DMA_DEST_DATAWIDTH_BYTE;
    handle_GPDMA2_Channel3.Init.Priority              = DMA_LOW_PRIORITY_LOW_WEIGHT;
    handle_GPDMA2_Channel3.Init.SrcBurstLength        = 1;
    handle_GPDMA2_Channel3.Init.DestBurstLength       = 1;
    handle_GPDMA2_Channel3.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0 | DMA_DEST_ALLOCATED_PORT0;
    handle_GPDMA2_Channel3.Init.TransferEventMode     = DMA_TCEM_BLOCK_TRANSFER;
    handle_GPDMA2_Channel3.Init.Mode                  = DMA_NORMAL;
    if (HAL_DMA_Init(&handle_GPDMA2_Channel3) != HAL_OK)
    {
      Error_Handler();
    }
    __HAL_LINKDMA(spiHandle, hdmatx, handle_GPDMA2_Channel3);

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA2_Channel3, DMA_CHANNEL_NPRIV) != HAL_OK)
    {
      Error_Handler();
    }

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
    HAL_NVIC_EnableIRQ(SPI1_IRQn);

    /* GPDMA2 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA2_Channel2_IRQn, 5, 0);
    HAL_NVIC_EnableIRQ(GPDMA2_Channel2_IRQn);

    HAL_NVIC_SetPriority(GPDMA2_Channel3_IRQn, 5, 0);
    HAL_NVIC_EnableIRQ(GPDMA2_Channel3_IRQn);
  }
}

void HAL_SPI_MspDeInit(SPI_HandleTypeDef *spiHandle)
{
  if (spiHandle->Instance == SPI1)
  {
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();

    HAL_GPIO_DeInit(SPI_NSS_PORT,  SPI_NSS_PIN);
    HAL_GPIO_DeInit(SPI_MISO_PORT, SPI_MISO_PIN);
    HAL_GPIO_DeInit(SPI_SCK_PORT,  SPI_SCK_PIN);
    HAL_GPIO_DeInit(SPI_MOSI_PORT, SPI_MOSI_PIN);

    HAL_DMA_DeInit(spiHandle->hdmarx);
    HAL_DMA_DeInit(spiHandle->hdmatx);   

    /* SPI1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
    HAL_NVIC_DisableIRQ(GPDMA2_Channel2_IRQn);
    HAL_NVIC_DisableIRQ(GPDMA2_Channel3_IRQn);  
  }
}


#endif