<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /><span id="L266">266</span><br /><span id="L267">267</span><br /><span id="L268">268</span><br /><span id="L269">269</span><br /><span id="L270">270</span><br /><span id="L271">271</span><br /><span id="L272">272</span><br /><span id="L273">273</span><br /><span id="L274">274</span><br /><span id="L275">275</span><br /><span id="L276">276</span><br /><span id="L277">277</span><br /><span id="L278">278</span><br /><span id="L279">279</span><br /><span id="L280">280</span><br /><span id="L281">281</span><br /><span id="L282">282</span><br /><span id="L283">283</span><br /><span id="L284">284</span><br /><span id="L285">285</span><br /><span id="L286">286</span><br /><span id="L287">287</span><br /><span id="L288">288</span><br /><span id="L289">289</span><br /><span id="L290">290</span><br /><span id="L291">291</span><br /><span id="L292">292</span><br /><span id="L293">293</span><br /><span id="L294">294</span><br /><span id="L295">295</span><br /><span id="L296">296</span><br /><span id="L297">297</span><br /><span id="L298">298</span><br /><span id="L299">299</span><br /><span id="L300">300</span><br /><span id="L301">301</span><br /><span id="L302">302</span><br /><span id="L303">303</span><br /><span id="L304">304</span><br /><span id="L305">305</span><br /><span id="L306">306</span><br /><span id="L307">307</span><br /><span id="L308">308</span><br /><span id="L309">309</span><br /><span id="L310">310</span><br /><span id="L311">311</span><br /><span id="L312">312</span><br /><span id="L313">313</span><br /><span id="L314">314</span><br /><span id="L315">315</span><br /><span id="L316">316</span><br /><span id="L317">317</span><br /><span id="L318">318</span><br /><span id="L319">319</span><br /><span id="L320">320</span><br /><span id="L321">321</span><br /><span id="L322">322</span><br /><span id="L323">323</span><br /><span id="L324">324</span><br /><span id="L325">325</span><br /><span id="L326">326</span><br /><span id="L327">327</span><br /><span id="L328">328</span><br /><span id="L329">329</span><br /><span id="L330">330</span><br /><span id="L331">331</span><br /><span id="L332">332</span><br /><span id="L333">333</span><br /><span id="L334">334</span><br /><span id="L335">335</span><br /><span id="L336">336</span><br /><span id="L337">337</span><br /><span id="L338">338</span><br /><span id="L339">339</span><br /><span id="L340">340</span><br /><span id="L341">341</span><br /><span id="L342">342</span><br /><span id="L343">343</span><br /><span id="L344">344</span><br /><span id="L345">345</span><br /><span id="L346">346</span><br /><span id="L347">347</span><br /><span id="L348">348</span><br /><span id="L349">349</span><br /><span id="L350">350</span><br /><span id="L351">351</span><br /><span id="L352">352</span><br /><span id="L353">353</span><br /><span id="L354">354</span><br /><span id="L355">355</span><br /><span id="L356">356</span><br /><span id="L357">357</span><br /><span id="L358">358</span><br /><span id="L359">359</span><br /><span id="L360">360</span><br /><span id="L361">361</span><br /><span id="L362">362</span><br /><span id="L363">363</span><br /><span id="L364">364</span><br /><span id="L365">365</span><br /><span id="L366">366</span><br /><span id="L367">367</span><br /><span id="L368">368</span><br /><span id="L369">369</span><br /><span id="L370">370</span><br /><span id="L371">371</span><br /><span id="L372">372</span><br /><span id="L373">373</span><br /><span id="L374">374</span><br /><span id="L375">375</span><br /><span id="L376">376</span><br /><span id="L377">377</span><br /><span id="L378">378</span><br /><span id="L379">379</span><br /><span id="L380">380</span><br /><span id="L381">381</span><br /><span id="L382">382</span><br /><span id="L383">383</span><br /><span id="L384">384</span><br /><span id="L385">385</span><br /><span id="L386">386</span><br /><span id="L387">387</span><br /><span id="L388">388</span><br /><span id="L389">389</span><br /><span id="L390">390</span><br /><span id="L391">391</span><br /><span id="L392">392</span><br /><span id="L393">393</span><br /><span id="L394">394</span><br /><span id="L395">395</span><br /><span id="L396">396</span><br /><span id="L397">397</span><br /><span id="L398">398</span><br /><span id="L399">399</span><br /><span id="L400">400</span><br /><span id="L401">401</span><br /><span id="L402">402</span><br /><span id="L403">403</span><br /><span id="L404">404</span><br /><span id="L405">405</span><br /><span id="L406">406</span><br /><span id="L407">407</span><br /><span id="L408">408</span><br /><span id="L409">409</span><br /><span id="L410">410</span><br /><span id="L411">411</span><br /><span id="L412">412</span><br /><span id="L413">413</span><br /><span id="L414">414</span><br /><span id="L415">415</span><br /><span id="L416">416</span><br /><span id="L417">417</span><br /><span id="L418">418</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">// ****************************************************************
</span><span class="sail-comment">// Virtual memory address translation and memory protection,
</span><span class="sail-comment">// including PTWs (Page Table Walks) and TLBs (Translation Look-aside Buffers)
</span><span class="sail-comment">// Supported VM modes: Sv32, Sv39, Sv48, Sv57
</span>
<span class="sail-comment">// The code below implements the steps in the "Virtual Address
</span><span class="sail-comment">// Translation Process" (abbreviated here to VATP) section of the
</span><span class="sail-comment">// Privileged Architecture specification.  Code locations
</span><span class="sail-comment">// corresponding to these steps are marked in the comments.
</span>
<span class="sail-comment">// STYLE NOTES:
</span><span class="sail-comment">//   PRIVATE items are used only within this VM code.
</span><span class="sail-comment">//   PUBLIC  items are invoked from other parts of sail-riscv.
</span>
<span class="sail-comment">// TLB NOTE:
</span><span class="sail-comment">// TLBs are not part of the RISC-V architecture specification.
</span><span class="sail-comment">// However, we model a simple TLB so that
</span><span class="sail-comment">// (1) we can meaningfully test SFENCE.VMA which is a no-op without TLBs;
</span><span class="sail-comment">// (2) we can greatly speed up simulation speed
</span><span class="sail-comment">//     (e.g., from 10s of minutes to few minutes for Linux boot)
</span><span class="sail-comment">// The TLB implementation is in a separate file: riscv_vmem_tlb.sail
</span><span class="sail-comment">// The code in this file is structured and commented so you can easily
</span><span class="sail-comment">// ignore TLB functionality at first reading.
</span>
<span class="sail-keyword">struct</span> <span class="sail-id">PTW_Output</span>(<span class="sail-ty-var">'v</span> : <span class="sail-kind">Int</span>), <span class="sail-id">is_sv_mode</span>(<span class="sail-ty-var">'v</span>) = {
  <span class="sail-id">ppn</span>     : <span class="sail-id">ppn_bits</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">pte</span>     : <span class="sail-id">pte_bits</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">pteAddr</span> : <span class="sail-id">physaddr</span>,
  <span class="sail-id">level</span>   : <span class="sail-id">level_range</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">global</span>  : <span class="sail-id">bool</span>,
}

<span class="sail-comment">// PRIVATE
</span><span class="sail-keyword">type</span> <span class="sail-id">PTW_Result</span>(<span class="sail-ty-var">'v</span> : <span class="sail-kind">Int</span>), <span class="sail-id">is_sv_mode</span>(<span class="sail-ty-var">'v</span>) = <span class="sail-id">result</span>((<span class="sail-id">PTW_Output</span>(<span class="sail-ty-var">'v</span>), <span class="sail-id">ext_ptw</span>), (<span class="sail-id">PTW_Error</span>, <span class="sail-id">ext_ptw</span>))

<span class="sail-comment">// ****************************************************************
</span><span class="sail-comment">// Page Table Walk (PTW)
</span>
<span class="sail-comment">// Write a Page Table Entry.
</span><span class="sail-keyword">function</span> <span class="sail-id">write_pte</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-keyword">in</span> {<span class="sail-literal">4</span>, <span class="sail-literal">8</span>} . (
  <span class="sail-id">paddr</span>    : <span class="sail-id">physaddr</span>,
  <span class="sail-id">pte_size</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>),
  <span class="sail-id">pte</span>      : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span> <span class="sail-operator">*</span> <span class="sail-literal">8</span>),
) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>) =
  <a href=".././riscv_mem.html#L228"><span class="sail-id">mem_write_value_priv</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">pte_size</span>, <span class="sail-id">pte</span>, <span class="sail-id">Supervisor</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>)

<span class="sail-comment">// Read a Page Table Entry.
</span><span class="sail-keyword">function</span> <span class="sail-id">read_pte</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-keyword">in</span> {<span class="sail-literal">4</span>, <span class="sail-literal">8</span>} . (
  <span class="sail-id">paddr</span>    : <span class="sail-id">physaddr</span>,
  <span class="sail-id">pte_size</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>),
) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)) =
  <a href=".././riscv_mem.html#L161"><span class="sail-id">mem_read_priv</span></a>(<span class="sail-id">Read</span>(<span class="sail-id">Data</span>), <span class="sail-id">Supervisor</span>, <span class="sail-id">paddr</span>, <span class="sail-id">pte_size</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>)

<span class="sail-comment">// PRIVATE
</span><span class="sail-comment">// 'v is the virtual address size.
</span><span class="sail-keyword">val</span> <span class="sail-id">pt_walk</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'v</span>, <span class="sail-id">is_sv_mode</span>(<span class="sail-ty-var">'v</span>) . (
  <span class="sail-id">int</span>(<span class="sail-ty-var">'v</span>),                      <span class="sail-comment">// Sv32, Sv39, Sv48, Sv57
</span>  <span class="sail-id">vpn_bits</span>(<span class="sail-ty-var">'v</span>),                 <span class="sail-comment">// Virtual Page Number
</span>  <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>),  <span class="sail-comment">// Read/Write/ReadWrite/InstructionFetch
</span>  <span class="sail-id">Privilege</span>,                    <span class="sail-comment">// User/Supervisor/Machine
</span>  <span class="sail-id">bool</span>,                         <span class="sail-comment">// mstatus.MXR
</span>  <span class="sail-id">bool</span>,                         <span class="sail-comment">// do_sum
</span>  <span class="sail-id">ppn_bits</span>(<span class="sail-ty-var">'v</span>),                 <span class="sail-comment">// Base PPN (`a` in the spec).
</span>  <span class="sail-id">level_range</span>(<span class="sail-ty-var">'v</span>),              <span class="sail-comment">// Tree level for this recursive call (`i` in the spec).
</span>  <span class="sail-id">bool</span>,                         <span class="sail-comment">// global translation,
</span>  <span class="sail-id">ext_ptw</span>                       <span class="sail-comment">// ext_ptw
</span>) -&gt; <span class="sail-id">PTW_Result</span>(<span class="sail-ty-var">'v</span>)

<span class="sail-comment">// Steps 2-8 of the VATP.
</span><span class="sail-keyword">function</span> <span class="sail-id">pt_walk</span>(
  <span class="sail-id">sv_width</span>,
  <span class="sail-id">vpn</span>,
  <span class="sail-id">ac</span>,
  <span class="sail-id">priv</span>,
  <span class="sail-id">mxr</span>,
  <span class="sail-id">do_sum</span>,
  <span class="sail-id">pt_base</span>,
  <span class="sail-id">level</span>,
  <span class="sail-id">global</span>,
  <span class="sail-id">ext_ptw</span>,
) = {
  <span class="sail-comment">// Extract the PPN component for this level; 10 bits on Sv32, otherwise 9.
</span>  <span class="sail-keyword">let</span> <span class="sail-ty-var">'vpn_i_size</span> = <span class="sail-keyword">if</span> <span class="sail-ty-var">'v</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-literal">10</span> <span class="sail-keyword">else</span> <span class="sail-literal">9</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">vpn_i</span> = <span class="sail-id">vpn</span>[(<span class="sail-id">level</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>) <span class="sail-operator">*</span> <span class="sail-id">vpn_i_size</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-id">level</span> <span class="sail-operator">*</span> <span class="sail-id">vpn_i_size</span>];
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'log_pte_size_bytes</span> = <span class="sail-keyword">if</span> <span class="sail-ty-var">'v</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-literal">2</span> <span class="sail-keyword">else</span> <span class="sail-literal">3</span>;

  <span class="sail-comment">// Address of PTE in page table. This is 34 bits for Sv32, otherwise 56 bits.
</span>  <span class="sail-keyword">let</span> <span class="sail-id">pte_addr</span> = <span class="sail-id">pt_base</span> @ <span class="sail-id">vpn_i</span> @ <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>(<span class="sail-ty-var">'log_pte_size_bytes</span>);


  <span class="sail-comment">// Convert to a physical address (34 bits for RV32, 64 bits to RV64).
</span>  <span class="sail-comment">// The assertion is required so Sail knows that we can't have a
</span>  <span class="sail-comment">// pte_addr of 56 bits and physaddr of 34 bits (because you can't
</span>  <span class="sail-comment">// use Sv39+ on RV32).
</span>  <span class="sail-keyword">assert</span>(<span class="sail-id">sv_width</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">|</span> <span class="sail-id">xlen</span> <span class="sail-operator">==</span> <span class="sail-literal">64</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">pte_addr</span> = <span class="sail-id">Physaddr</span>(<a href=".././prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">pte_addr</span>));

  <span class="sail-comment">// Read this-level PTE from mem (Step 2 of VATP)
</span>  <span class="sail-keyword">match</span> <a href=".././riscv_vmem.html#L56"><span class="sail-id">read_pte</span></a>(<span class="sail-id">pte_addr</span>, 2 ^ <span class="sail-id">log_pte_size_bytes</span>) {
    <span class="sail-id">Err</span>(_)  =&gt; <span class="sail-id">Err</span>(<span class="sail-id">PTW_Access</span>(), <span class="sail-id">ext_ptw</span>),
    <span class="sail-id">Ok</span>(<span class="sail-id">pte</span>) =&gt; {
      <span class="sail-keyword">let</span> <span class="sail-id">pte_flags</span> = <span class="sail-id">Mk_PTE_Flags</span>(<span class="sail-id">pte</span>[<span class="sail-literal">7</span> .. <span class="sail-literal">0</span>]);
      <span class="sail-keyword">let</span> <span class="sail-id">pte_ext</span>   = <a href=".././riscv_vmem_pte.html#L46"><span class="sail-id">ext_bits_of_PTE</span></a>(<span class="sail-id">pte</span>);

      <span class="sail-keyword">if</span> <a href=".././riscv_vmem_pte.html#L77"><span class="sail-id">pte_is_invalid</span></a>(<span class="sail-id">pte_flags</span>, <span class="sail-id">pte_ext</span>) <span class="sail-keyword">then</span>
        <span class="sail-comment">// Step 3 of VATP.
</span>        <span class="sail-id">Err</span>(<span class="sail-id">PTW_Invalid_PTE</span>(), <span class="sail-id">ext_ptw</span>)
      <span class="sail-keyword">else</span> {
        <span class="sail-comment">// Step 4 of VATP.
</span>        <span class="sail-keyword">let</span> <span class="sail-id">ppn</span> = <a href=".././riscv_vmem_pte.html#L52"><span class="sail-id">PPN_of_PTE</span></a>(<span class="sail-id">pte</span>); <span class="sail-comment">// 22 or 44.
</span>        <span class="sail-keyword">let</span> <span class="sail-id">global</span> = <span class="sail-id">global</span> <span class="sail-operator">|</span> (<span class="sail-id">pte_flags</span>[<span class="sail-id">G</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>);
        <span class="sail-keyword">if</span> <a href=".././riscv_vmem_pte.html#L67"><span class="sail-id">pte_is_non_leaf</span></a>(<span class="sail-id">pte_flags</span>) <span class="sail-keyword">then</span> {
          <span class="sail-comment">// Non-Leaf PTE
</span>          <span class="sail-keyword">if</span> <span class="sail-id">level</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span>
            <span class="sail-comment">// follow the pointer to walk next level (i.e., go to Step 2)
</span>            <a href=".././riscv_vmem.html#L78"><span class="sail-id">pt_walk</span></a>(<span class="sail-id">sv_width</span>, <span class="sail-id">vpn</span>, <span class="sail-id">ac</span>, <span class="sail-id">priv</span>, <span class="sail-id">mxr</span>, <span class="sail-id">do_sum</span>, <span class="sail-id">ppn</span>, <span class="sail-id">level</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>, <span class="sail-id">global</span>, <span class="sail-id">ext_ptw</span>)
          <span class="sail-keyword">else</span>
            <span class="sail-comment">// level 0 PTE, but contains a pointer instead of a leaf
</span>            <span class="sail-id">Err</span>(<span class="sail-id">PTW_Invalid_PTE</span>(), <span class="sail-id">ext_ptw</span>)
        } <span class="sail-keyword">else</span> {
          <span class="sail-comment">// Leaf PTE (Step 5 of VATP).
</span>          <span class="sail-keyword">let</span> <span class="sail-id">ppn_size_bits</span> = <span class="sail-keyword">if</span> <span class="sail-ty-var">'v</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-literal">10</span> <span class="sail-keyword">else</span> <span class="sail-literal">9</span>;
          <span class="sail-keyword">if</span> <span class="sail-id">level</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> {
            <span class="sail-comment">// Check for misaligned superpage.
</span>            <span class="sail-keyword">let</span> <span class="sail-id">low_bits</span> = <span class="sail-id">ppn_size_bits</span> <span class="sail-operator">*</span> <span class="sail-id">level</span>;
            <span class="sail-keyword">if</span>   <span class="sail-id">ppn</span>[<span class="sail-id">low_bits</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>] <span class="sail-operator">!=</span> <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>()
            <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">PTW_Misaligned</span>(), <span class="sail-id">ext_ptw</span>);
          };
          <span class="sail-comment">// Steps 6, 7 (TODO: shadow stack protection), 8 of VATP.
</span>          <span class="sail-keyword">match</span> <a href=".././riscv_vmem_pte.html#L100"><span class="sail-id">check_PTE_permission</span></a>(<span class="sail-id">ac</span>, <span class="sail-id">priv</span>, <span class="sail-id">mxr</span>, <span class="sail-id">do_sum</span>, <span class="sail-id">pte_flags</span>, <span class="sail-id">pte_ext</span>, <span class="sail-id">ext_ptw</span>) {
            <span class="sail-id">PTE_Check_Failure</span>(<span class="sail-id">ext_ptw</span>, <span class="sail-id">ext_ptw_fail</span>) =&gt;
              <span class="sail-id">Err</span>(<a href=".././riscv_vmem_ptw.html#L48"><span class="sail-id">ext_get_ptw_error</span></a>(<span class="sail-id">ext_ptw_fail</span>), <span class="sail-id">ext_ptw</span>),
            <span class="sail-id">PTE_Check_Success</span>(<span class="sail-id">ext_ptw</span>) =&gt; {
              <span class="sail-keyword">let</span> <span class="sail-id">ppn</span> = <span class="sail-keyword">if</span> <span class="sail-id">level</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> {
                <span class="sail-comment">// Compose final PA in superpage:
</span>                <span class="sail-comment">// Superpage PPN @ lower VPNs @ page-offset
</span>                <span class="sail-keyword">let</span> <span class="sail-id">low_bits</span> = <span class="sail-id">ppn_size_bits</span> <span class="sail-operator">*</span> <span class="sail-id">level</span>;
                <span class="sail-id">ppn</span>[<span class="sail-id">length</span>(<span class="sail-id">ppn</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-id">low_bits</span>] @ <span class="sail-id">vpn</span>[<span class="sail-id">low_bits</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>]
              } <span class="sail-keyword">else</span> {
                <span class="sail-id">ppn</span>
              };
              <span class="sail-id">Ok</span>(<span class="sail-keyword">struct</span> {<span class="sail-id">ppn</span>=<span class="sail-id">ppn</span>, <span class="sail-id">pte</span>=<span class="sail-id">pte</span>, <span class="sail-id">pteAddr</span>=<span class="sail-id">pte_addr</span>, <span class="sail-id">level</span>=<span class="sail-id">level</span>, <span class="sail-id">global</span>=<span class="sail-id">global</span>}, <span class="sail-id">ext_ptw</span>)
            }
          }
        }
      }
    }
  }
}

<span class="sail-comment">// ****************************************************************
</span><span class="sail-comment">// Architectural SATP CSR
</span>
<span class="sail-comment">// PUBLIC: see also riscv_insts_zicsr.sail and other CSR-related files
</span><span class="sail-keyword">register</span> <a href=".././riscv_vmem.html#L163"><span class="sail-id">satp</span></a> : <span class="sail-id">xlenbits</span>
<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">csr_name_map</span> = <span class="sail-literal">0x180</span>  &lt;-&gt; <span class="sail-string">"satp"</span>
<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">is_CSR_defined</span>(<span class="sail-literal">0x180</span>) = <a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_S</span>)
<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">read_CSR</span>(<span class="sail-literal">0x180</span>) = <a href=".././riscv_vmem.html#L163"><span class="sail-id">satp</span></a>
<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">write_CSR</span>(<span class="sail-literal">0x180</span>, <span class="sail-id">value</span>) = { <a href=".././riscv_vmem.html#L163"><span class="sail-id">satp</span></a> = <a href=".././riscv_sys_regs.html#L894"><span class="sail-id">legalize_satp</span></a>(<a href=".././riscv_sys_regs.html#L289"><span class="sail-id">cur_architecture</span></a>(), <a href=".././riscv_vmem.html#L163"><span class="sail-id">satp</span></a>, <span class="sail-id">value</span>); <a href=".././riscv_vmem.html#L163"><span class="sail-id">satp</span></a> }

<span class="sail-comment">// ----------------
</span><span class="sail-comment">// Fields of SATP
</span>
<span class="sail-comment">// ASID is 9b in Sv32, 16b in Sv39/Sv48/Sv57
</span><span class="sail-comment">// PRIVATE
</span><span class="sail-keyword">val</span> <span class="sail-id">satp_to_asid</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-keyword">in</span> {<span class="sail-literal">32</span>, <span class="sail-literal">64</span>}. <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) -&gt; <span class="sail-id">bits</span>(<span class="sail-keyword">if</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-literal">9</span> <span class="sail-keyword">else</span> <span class="sail-literal">16</span>)
<span class="sail-keyword">function</span> <span class="sail-id">satp_to_asid</span>(<span class="sail-id">satp_val</span>) =
  <span class="sail-keyword">if</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-id">Mk_Satp32</span>(<span class="sail-id">satp_val</span>)[<span class="sail-id">Asid</span>] <span class="sail-keyword">else</span> <span class="sail-id">Mk_Satp64</span>(<span class="sail-id">satp_val</span>)[<span class="sail-id">Asid</span>]

<span class="sail-comment">// PRIVATE
</span><span class="sail-keyword">val</span> <span class="sail-id">satp_to_ppn</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-keyword">in</span> {<span class="sail-literal">32</span>, <span class="sail-literal">64</span>}. <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) -&gt; <span class="sail-id">bits</span>(<span class="sail-keyword">if</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-literal">22</span> <span class="sail-keyword">else</span> <span class="sail-literal">44</span>)
<span class="sail-keyword">function</span> <span class="sail-id">satp_to_ppn</span>(<span class="sail-id">satp_val</span>) =
  <span class="sail-keyword">if</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-id">Mk_Satp32</span>(<span class="sail-id">satp_val</span>)[<span class="sail-id">PPN</span>] <span class="sail-keyword">else</span> <span class="sail-id">Mk_Satp64</span>(<span class="sail-id">satp_val</span>)[<span class="sail-id">PPN</span>]

<span class="sail-comment">// Compute address translation mode from SATP register
</span><span class="sail-comment">// PRIVATE
</span><span class="sail-keyword">function</span> <span class="sail-id">translationMode</span>(<span class="sail-id">priv</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">SATPMode</span> = {
  <span class="sail-keyword">if</span> <span class="sail-id">priv</span> <span class="sail-operator">==</span> <span class="sail-id">Machine</span> <span class="sail-keyword">then</span> <span class="sail-id">Bare</span>
  <span class="sail-keyword">else</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">arch</span> = <span class="sail-id">architecture</span>(<a href=".././riscv_sys_regs.html#L199"><span class="sail-id">get_mstatus_SXL</span></a>(<a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>));
    <span class="sail-keyword">let</span> <span class="sail-id">mbits</span> : <span class="sail-id">satp_mode</span> = <span class="sail-keyword">match</span> <span class="sail-id">arch</span> {
      <span class="sail-id">RV64</span> =&gt; {
        <span class="sail-comment">// Can't have an effective architecture of RV64 on RV32.
</span>        <span class="sail-keyword">assert</span>(<span class="sail-id">xlen</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">64</span>);
        <span class="sail-id">Mk_Satp64</span>(<a href=".././riscv_vmem.html#L163"><span class="sail-id">satp</span></a>)[<span class="sail-id">Mode</span>]
      },
      <span class="sail-id">RV32</span> =&gt; <span class="sail-literal">0b000</span> @ <span class="sail-id">Mk_Satp32</span>(<a href=".././riscv_vmem.html#L163"><span class="sail-id">satp</span></a>[<span class="sail-literal">31</span>..<span class="sail-literal">0</span>])[<span class="sail-id">Mode</span>],
      <span class="sail-id">RV128</span> =&gt; <a href=".././riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"RV128 not supported"</span>),
    };
    <span class="sail-keyword">match</span> <a href=".././riscv_types.html#L252"><span class="sail-id">satpMode_of_bits</span></a>(<span class="sail-id">arch</span>, <span class="sail-id">mbits</span>) {
      <span class="sail-id">Some</span>(<span class="sail-id">m</span>) =&gt; <span class="sail-id">m</span>,
      <span class="sail-comment">// The model does not support modifying SXL currently so this cannot happen.
</span>      <span class="sail-id">None</span>()  =&gt; <a href=".././riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"invalid translation mode in satp"</span>)
    }
  }
}

<span class="sail-comment">// ****************************************************************
</span><span class="sail-comment">// VA to PA translation
</span>
<span class="sail-comment">// Result of address translation
</span>
<span class="sail-comment">// PUBLIC
</span><span class="sail-keyword">type</span> <span class="sail-id">TR_Result</span>(<span class="sail-ty-var">'paddr</span> : <span class="sail-kind">Type</span>, <span class="sail-ty-var">'failure</span> : <span class="sail-kind">Type</span>) = <span class="sail-id">result</span>((<span class="sail-ty-var">'paddr</span>, <span class="sail-id">ext_ptw</span>), (<span class="sail-ty-var">'failure</span>, <span class="sail-id">ext_ptw</span>))

<span class="sail-comment">// This function can be ignored on first reading since TLBs are not
</span><span class="sail-comment">// part of RISC-V architecture spec (see TLB NOTE above).
</span><span class="sail-comment">// PRIVATE: translate on TLB hit, and maintenance of PTE in TLB
</span><span class="sail-keyword">function</span> <span class="sail-id">translate_TLB_hit</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'v</span>, <span class="sail-id">is_sv_mode</span>(<span class="sail-ty-var">'v</span>) . (
  <span class="sail-id">sv_width</span>  : <span class="sail-id">int</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">asid</span>      : <span class="sail-id">asidbits</span>,
  <span class="sail-id">vpn</span>       : <span class="sail-id">vpn_bits</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">ac</span>        : <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>),
  <span class="sail-id">priv</span>      : <span class="sail-id">Privilege</span>,
  <span class="sail-id">mxr</span>       : <span class="sail-id">bool</span>,
  <span class="sail-id">do_sum</span>    : <span class="sail-id">bool</span>,
  <span class="sail-id">ext_ptw</span>   : <span class="sail-id">ext_ptw</span>,
  <span class="sail-id">tlb_index</span> : <span class="sail-id">tlb_index_range</span>,
  <span class="sail-id">ent</span>       : <span class="sail-id">TLB_Entry</span>,
) -&gt; <span class="sail-id">TR_Result</span>(<span class="sail-id">ppn_bits</span>(<span class="sail-ty-var">'v</span>), <span class="sail-id">PTW_Error</span>) = {

  <span class="sail-keyword">let</span> <span class="sail-id">pte_width</span> = <span class="sail-keyword">if</span> <span class="sail-id">sv_width</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-literal">4</span> <span class="sail-keyword">else</span> <span class="sail-literal">8</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">pte</span>       = <a href=".././riscv_vmem_tlb.html#L37"><span class="sail-id">tlb_get_pte</span></a>(<span class="sail-id">pte_width</span>, <span class="sail-id">ent</span>);  <span class="sail-comment">// Step 2 of VATP.
</span>  <span class="sail-keyword">let</span> <span class="sail-id">ext_pte</span>   = <a href=".././riscv_vmem_pte.html#L46"><span class="sail-id">ext_bits_of_PTE</span></a>(<span class="sail-id">pte</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">pte_flags</span> = <span class="sail-id">Mk_PTE_Flags</span>(<span class="sail-id">pte</span>[<span class="sail-literal">7</span> .. <span class="sail-literal">0</span>]);
  <span class="sail-keyword">let</span> <span class="sail-id">pte_check</span> = <a href=".././riscv_vmem_pte.html#L100"><span class="sail-id">check_PTE_permission</span></a>(<span class="sail-id">ac</span>, <span class="sail-id">priv</span>, <span class="sail-id">mxr</span>, <span class="sail-id">do_sum</span>, <span class="sail-id">pte_flags</span>,
                                       <span class="sail-id">ext_pte</span>, <span class="sail-id">ext_ptw</span>);

  <span class="sail-keyword">match</span> <span class="sail-id">pte_check</span> {
    <span class="sail-id">PTE_Check_Failure</span>(<span class="sail-id">ext_ptw</span>, <span class="sail-id">ext_ptw_fail</span>) =&gt;
      <span class="sail-id">Err</span>(<a href=".././riscv_vmem_ptw.html#L48"><span class="sail-id">ext_get_ptw_error</span></a>(<span class="sail-id">ext_ptw_fail</span>), <span class="sail-id">ext_ptw</span>),
    <span class="sail-id">PTE_Check_Success</span>(<span class="sail-id">ext_ptw</span>) =&gt;
      <span class="sail-keyword">match</span> <a href=".././riscv_vmem_pte.html#L140"><span class="sail-id">update_PTE_Bits</span></a>(<span class="sail-id">pte</span>, <span class="sail-id">ac</span>) {
        <span class="sail-id">None</span>()     =&gt; <span class="sail-id">Ok</span>(<a href=".././riscv_vmem_tlb.html#L47"><span class="sail-id">tlb_get_ppn</span></a>(<span class="sail-id">sv_width</span>, <span class="sail-id">ent</span>, <span class="sail-id">vpn</span>), <span class="sail-id">ext_ptw</span>),
        <span class="sail-id">Some</span>(<span class="sail-id">pte'</span>) =&gt;
          <span class="sail-comment">// Step 9 of VATP. See riscv_platform.sail.
</span>          <span class="sail-keyword">if</span> <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">plat_enable_dirty_update</span>) <span class="sail-keyword">then</span>
            <span class="sail-comment">// pte needs dirty/accessed update but that is not enabled
</span>            <span class="sail-id">Err</span>(<span class="sail-id">PTW_PTE_Update</span>(), <span class="sail-id">ext_ptw</span>)
          <span class="sail-keyword">else</span> {
            <span class="sail-comment">// Writeback the PTE (which has new A/D bits)
</span>            <a href=".././riscv_vmem_tlb.html#L86"><span class="sail-id">write_TLB</span></a>(<span class="sail-id">tlb_index</span>, <a href=".././riscv_vmem_tlb.html#L42"><span class="sail-id">tlb_set_pte</span></a>(<span class="sail-id">ent</span>, <span class="sail-id">pte'</span>));
            <span class="sail-keyword">match</span> <a href=".././riscv_vmem.html#L48"><span class="sail-id">write_pte</span></a>(<span class="sail-id">ent</span>.<span class="sail-id">pteAddr</span>, <span class="sail-id">pte_width</span>, <span class="sail-id">pte'</span>) {
              <span class="sail-id">Ok</span>(_)  =&gt; (),
              <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt; <a href=".././riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>,
                                       <span class="sail-string">"invalid physical address in TLB"</span>)
            };
            <span class="sail-id">Ok</span>(<a href=".././riscv_vmem_tlb.html#L47"><span class="sail-id">tlb_get_ppn</span></a>(<span class="sail-id">sv_width</span>, <span class="sail-id">ent</span>, <span class="sail-id">vpn</span>), <span class="sail-id">ext_ptw</span>)
          }
      }
  }
}

<span class="sail-comment">// PRIVATE: translate on TLB miss (do a page-table walk)
</span><span class="sail-keyword">function</span> <span class="sail-id">translate_TLB_miss</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'v</span>, <span class="sail-id">is_sv_mode</span>(<span class="sail-ty-var">'v</span>) . (
  <span class="sail-id">sv_width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">asid</span>     : <span class="sail-id">asidbits</span>,
  <span class="sail-id">base_ppn</span> : <span class="sail-id">ppn_bits</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">vpn</span>      : <span class="sail-id">vpn_bits</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">ac</span>       : <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>),
  <span class="sail-id">priv</span>     : <span class="sail-id">Privilege</span>,
  <span class="sail-id">mxr</span>      : <span class="sail-id">bool</span>,
  <span class="sail-id">do_sum</span>   : <span class="sail-id">bool</span>,
  <span class="sail-id">ext_ptw</span>  : <span class="sail-id">ext_ptw</span>,
) -&gt; <span class="sail-id">TR_Result</span>(<span class="sail-id">ppn_bits</span>(<span class="sail-ty-var">'v</span>), <span class="sail-id">PTW_Error</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">initial_level</span> = <span class="sail-keyword">if</span> <span class="sail-ty-var">'v</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-literal">1</span> <span class="sail-keyword">else</span> (<span class="sail-keyword">if</span> <span class="sail-ty-var">'v</span> <span class="sail-operator">==</span> <span class="sail-literal">39</span> <span class="sail-keyword">then</span> <span class="sail-literal">2</span> <span class="sail-keyword">else</span> (<span class="sail-keyword">if</span> <span class="sail-ty-var">'v</span> <span class="sail-operator">==</span> <span class="sail-literal">48</span> <span class="sail-keyword">then</span> <span class="sail-literal">3</span> <span class="sail-keyword">else</span> <span class="sail-literal">4</span>));

  <span class="sail-comment">// Step 2 of VATP occurs in pt_walk().
</span>  <span class="sail-keyword">let</span> <span class="sail-ty-var">'pte_width</span> = <span class="sail-keyword">if</span> <span class="sail-id">sv_width</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-literal">4</span> <span class="sail-keyword">else</span> <span class="sail-literal">8</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">ptw_result</span> = <a href=".././riscv_vmem.html#L78"><span class="sail-id">pt_walk</span></a>(<span class="sail-id">sv_width</span>, <span class="sail-id">vpn</span>, <span class="sail-id">ac</span>, <span class="sail-id">priv</span>, <span class="sail-id">mxr</span>, <span class="sail-id">do_sum</span>,
                           <span class="sail-id">base_ppn</span>, <span class="sail-id">initial_level</span>, <span class="sail-literal">false</span>, <span class="sail-id">ext_ptw</span>);
  <span class="sail-keyword">match</span> <span class="sail-id">ptw_result</span> {
    <span class="sail-id">Err</span>(<span class="sail-id">f</span>, <span class="sail-id">ext_ptw</span>) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">f</span>, <span class="sail-id">ext_ptw</span>),
    <span class="sail-id">Ok</span>(<span class="sail-keyword">struct</span> {<span class="sail-id">ppn</span>, <span class="sail-id">pte</span>, <span class="sail-id">pteAddr</span>, <span class="sail-id">level</span>, <span class="sail-id">global</span>}, <span class="sail-id">ext_ptw</span>) =&gt; {
      <span class="sail-keyword">let</span> <span class="sail-id">ext_pte</span> = <a href=".././riscv_vmem_pte.html#L46"><span class="sail-id">ext_bits_of_PTE</span></a>(<span class="sail-id">pte</span>);
      <span class="sail-comment">// Without TLBs, this 'match' expression can be replaced simply
</span>      <span class="sail-comment">// by: 'Ok(ppn, ext_ptw)'    (see TLB NOTE above)
</span>      <span class="sail-keyword">match</span> <a href=".././riscv_vmem_pte.html#L140"><span class="sail-id">update_PTE_Bits</span></a>(<span class="sail-id">pte</span>, <span class="sail-id">ac</span>) {
        <span class="sail-id">None</span>() =&gt; {
          <a href=".././riscv_vmem_tlb.html#L131"><span class="sail-id">add_to_TLB</span></a>(<span class="sail-id">sv_width</span>, <span class="sail-id">asid</span>, <span class="sail-id">vpn</span>, <span class="sail-id">ppn</span>, <span class="sail-id">pte</span>, <span class="sail-id">pteAddr</span>, <span class="sail-id">level</span>, <span class="sail-id">global</span>);
          <span class="sail-id">Ok</span>(<span class="sail-id">ppn</span>, <span class="sail-id">ext_ptw</span>)
        },
        <span class="sail-id">Some</span>(<span class="sail-id">pte</span>) =&gt;
          <span class="sail-comment">// Step 9 of VATP. See riscv_platform.sail.
</span>          <span class="sail-keyword">if</span> <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">plat_enable_dirty_update</span>) <span class="sail-keyword">then</span>
            <span class="sail-comment">// pte needs dirty/accessed update but that is not enabled
</span>            <span class="sail-id">Err</span>(<span class="sail-id">PTW_PTE_Update</span>(), <span class="sail-id">ext_ptw</span>)
          <span class="sail-keyword">else</span> {
            <span class="sail-comment">// Writeback the PTE (which has new A/D bits)
</span>            <span class="sail-keyword">match</span> <a href=".././riscv_vmem.html#L48"><span class="sail-id">write_pte</span></a>(<span class="sail-id">pteAddr</span>, <span class="sail-id">pte_width</span>, <span class="sail-id">pte</span>) {
              <span class="sail-id">Ok</span>(_) =&gt; {
                <a href=".././riscv_vmem_tlb.html#L131"><span class="sail-id">add_to_TLB</span></a>(<span class="sail-id">sv_width</span>, <span class="sail-id">asid</span>, <span class="sail-id">vpn</span>, <span class="sail-id">ppn</span>, <span class="sail-id">pte</span>, <span class="sail-id">pteAddr</span>, <span class="sail-id">level</span>, <span class="sail-id">global</span>);
                <span class="sail-id">Ok</span>(<span class="sail-id">ppn</span>, <span class="sail-id">ext_ptw</span>)
              },
              <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt;
                <span class="sail-id">Err</span>(<span class="sail-id">PTW_Access</span>(), <span class="sail-id">ext_ptw</span>)
            }
          }
        }
      }
    }
}

<span class="sail-comment">// Mapping the SATPMode to the width integer. Note there is also SvBare
</span><span class="sail-comment">// and it's an error to call this with SvBare.
</span><span class="sail-keyword">mapping</span> <span class="sail-id">satp_mode_width</span> : <span class="sail-id">SATPMode</span> &lt;-&gt; {<span class="sail-literal">32</span>, <span class="sail-literal">39</span>, <span class="sail-literal">48</span>, <span class="sail-literal">57</span>} = {
  <span class="sail-id">Sv32</span> &lt;-&gt; <span class="sail-literal">32</span>,
  <span class="sail-id">Sv39</span> &lt;-&gt; <span class="sail-literal">39</span>,
  <span class="sail-id">Sv48</span> &lt;-&gt; <span class="sail-literal">48</span>,
  <span class="sail-id">Sv57</span> &lt;-&gt; <span class="sail-literal">57</span>,
}

<span class="sail-comment">// PRIVATE
</span><span class="sail-keyword">function</span> <span class="sail-id">translate</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'v</span>, <span class="sail-id">is_sv_mode</span>(<span class="sail-ty-var">'v</span>) . (
  <span class="sail-id">sv_width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">asid</span>     : <span class="sail-id">asidbits</span>,
  <span class="sail-id">base_ppn</span> : <span class="sail-id">ppn_bits</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">vpn</span>      : <span class="sail-id">vpn_bits</span>(<span class="sail-ty-var">'v</span>),
  <span class="sail-id">ac</span>       : <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>),
  <span class="sail-id">priv</span>     : <span class="sail-id">Privilege</span>,
  <span class="sail-id">mxr</span>      : <span class="sail-id">bool</span>,
  <span class="sail-id">do_sum</span>   : <span class="sail-id">bool</span>,
  <span class="sail-id">ext_ptw</span>  : <span class="sail-id">ext_ptw</span>,
) -&gt; <span class="sail-id">TR_Result</span>(<span class="sail-id">ppn_bits</span>(<span class="sail-ty-var">'v</span>), <span class="sail-id">PTW_Error</span>) = {
  <span class="sail-comment">// On first reading, assume lookup_TLB returns None(), since TLBs
</span>  <span class="sail-comment">// are not part of RISC-V archticture spec (see TLB NOTE above)
</span>  <span class="sail-keyword">match</span> <a href=".././riscv_vmem_tlb.html#L116"><span class="sail-id">lookup_TLB</span></a>(<span class="sail-id">sv_width</span>, <span class="sail-id">asid</span>, <span class="sail-id">vpn</span>) {
    <span class="sail-id">Some</span>(<span class="sail-id">index</span>, <span class="sail-id">ent</span>) =&gt; <a href=".././riscv_vmem.html#L217"><span class="sail-id">translate_TLB_hit</span></a>(<span class="sail-id">sv_width</span>, <span class="sail-id">asid</span>, <span class="sail-id">vpn</span>, <span class="sail-id">ac</span>, <span class="sail-id">priv</span>,
                                          <span class="sail-id">mxr</span>, <span class="sail-id">do_sum</span>, <span class="sail-id">ext_ptw</span>, <span class="sail-id">index</span>, <span class="sail-id">ent</span>),
    <span class="sail-id">None</span>()           =&gt; <a href=".././riscv_vmem.html#L263"><span class="sail-id">translate_TLB_miss</span></a>(<span class="sail-id">sv_width</span>, <span class="sail-id">asid</span>, <span class="sail-id">base_ppn</span>, <span class="sail-id">vpn</span>, <span class="sail-id">ac</span>, <span class="sail-id">priv</span>,
                                           <span class="sail-id">mxr</span>, <span class="sail-id">do_sum</span>, <span class="sail-id">ext_ptw</span>),
  }
}

<span class="sail-comment">// SATP is represented in the model as an XLEN register (xlenbits), but it's
</span><span class="sail-comment">// actually SXLEN. That means if we are using Sv39 (which is only available when
</span><span class="sail-comment">// SXLEN is 32), then it must be a 32 bit register.
</span><span class="sail-keyword">function</span> <span class="sail-id">get_satp</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'v</span>, <span class="sail-id">is_sv_mode</span>(<span class="sail-ty-var">'v</span>). (
  <span class="sail-id">sv_width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'v</span>)
) -&gt; <span class="sail-id">bits</span>(<span class="sail-keyword">if</span> <span class="sail-ty-var">'v</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <span class="sail-literal">32</span> <span class="sail-keyword">else</span> <span class="sail-literal">64</span>) = {
  <span class="sail-comment">// Cannot use Sv39+ on RV32.
</span>  <span class="sail-keyword">assert</span>(<span class="sail-ty-var">'v</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">|</span> <span class="sail-id">xlen</span> <span class="sail-operator">==</span> <span class="sail-literal">64</span>);
  <span class="sail-keyword">if</span> <span class="sail-id">sv_width</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-keyword">then</span> <a href=".././riscv_vmem.html#L163"><span class="sail-id">satp</span></a>[<span class="sail-literal">31</span> .. <span class="sail-literal">0</span>] <span class="sail-keyword">else</span> <a href=".././riscv_vmem.html#L163"><span class="sail-id">satp</span></a>
}

<span class="sail-comment">// Top-level addr-translation function
</span><span class="sail-comment">// PUBLIC: invoked from instr-fetch and load/store/amo
</span><span class="sail-keyword">function</span> <span class="sail-id">translateAddr</span>(
  <span class="sail-id">vAddr</span> : <span class="sail-id">virtaddr</span>,
  <span class="sail-id">ac</span>    : <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>),
) -&gt; <span class="sail-id">TR_Result</span>(<span class="sail-id">physaddr</span>, <span class="sail-id">ExceptionType</span>) = {

  <span class="sail-comment">// Effective privilege takes into account mstatus.PRV, mstatus.MPP
</span>  <span class="sail-comment">// See riscv_sys_regs.sail for effectivePrivilege() and cur_privilege
</span>  <span class="sail-keyword">let</span> <span class="sail-id">effPriv</span> = <a href=".././riscv_sys_control.html#L11"><span class="sail-id">effectivePrivilege</span></a>(<span class="sail-id">ac</span>, <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>, <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>);

  <span class="sail-keyword">let</span> <span class="sail-id">mode</span> = <a href=".././riscv_vmem.html#L185"><span class="sail-id">translationMode</span></a>(<span class="sail-id">effPriv</span>);

  <span class="sail-keyword">if</span> <span class="sail-id">mode</span> <span class="sail-operator">==</span> <span class="sail-id">Bare</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Ok</span>(<span class="sail-id">Physaddr</span>(<a href=".././prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">bits_of</span>(<span class="sail-id">vAddr</span>))), <span class="sail-id">init_ext_ptw</span>);

  <span class="sail-comment">// Sv39 -&gt; 39, etc.
</span>  <span class="sail-keyword">let</span> <span class="sail-id">sv_width</span> = <span class="sail-id">satp_mode_width</span>(<span class="sail-id">mode</span>);

  <span class="sail-comment">// For Sv32 on RV64, satp is 32 bits (SXLEN), not XLEN.
</span>  <span class="sail-keyword">let</span> <span class="sail-id">satp_sxlen</span> = <a href=".././riscv_vmem.html#L346"><span class="sail-id">get_satp</span></a>(<span class="sail-id">sv_width</span>);

  <span class="sail-comment">// Cannot use Sv39+ on RV32.
</span>  <span class="sail-keyword">assert</span>(<span class="sail-id">sv_width</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">|</span> <span class="sail-id">xlen</span> <span class="sail-operator">==</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">svAddr</span> = <span class="sail-id">bits_of</span>(<span class="sail-id">vAddr</span>)[<span class="sail-id">sv_width</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>];
  <span class="sail-keyword">if</span> <span class="sail-id">bits_of</span>(<span class="sail-id">vAddr</span>) <span class="sail-operator">!=</span> <a href=".././prelude.html#L85"><span class="sail-id">sign_extend</span></a>(<span class="sail-id">svAddr</span>) <span class="sail-keyword">then</span> {
    <span class="sail-id">Err</span>(<a href=".././riscv_vmem_ptw.html#L52"><span class="sail-id">translationException</span></a>(<span class="sail-id">ac</span>, <span class="sail-id">PTW_Invalid_Addr</span>()), <span class="sail-id">init_ext_ptw</span>)
  } <span class="sail-keyword">else</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">mxr</span>    = <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MXR</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>;
    <span class="sail-keyword">let</span> <span class="sail-id">do_sum</span> = <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SUM</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>;
    <span class="sail-keyword">let</span> <span class="sail-id">asid</span>   = <a href=".././riscv_vmem.html#L175"><span class="sail-id">satp_to_asid</span></a>(<span class="sail-id">satp_sxlen</span>);

    <span class="sail-comment">// Step 1 of VATP.
</span>    <span class="sail-keyword">let</span> <span class="sail-id">base_ppn</span> = <a href=".././riscv_vmem.html#L180"><span class="sail-id">satp_to_ppn</span></a>(<span class="sail-id">satp_sxlen</span>);

    <span class="sail-keyword">let</span> <span class="sail-id">res</span> = <a href=".././riscv_vmem.html#L322"><span class="sail-id">translate</span></a>(<span class="sail-id">sv_width</span>,
                        <a href=".././prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">asid</span>),
                        <span class="sail-id">base_ppn</span>,
                        <span class="sail-id">svAddr</span>[<span class="sail-id">sv_width</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-id">pagesize_bits</span>],
                        <span class="sail-id">ac</span>, <span class="sail-id">effPriv</span>, <span class="sail-id">mxr</span>, <span class="sail-id">do_sum</span>,
                        <span class="sail-id">init_ext_ptw</span>);
    <span class="sail-comment">// Fixup result PA or exception
</span>    <span class="sail-keyword">match</span> <span class="sail-id">res</span> {
      <span class="sail-id">Ok</span>(<span class="sail-id">ppn</span>, <span class="sail-id">ext_ptw</span>) =&gt; {
        <span class="sail-comment">// Step 10 of VATP.
</span>        <span class="sail-comment">// Append the page offset. This is now a 34 or 56 bit address.
</span>        <span class="sail-keyword">let</span> <span class="sail-id">paddr</span> = <span class="sail-id">ppn</span> @ <span class="sail-id">bits_of</span>(<span class="sail-id">vAddr</span>)[<span class="sail-id">pagesize_bits</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>];

        <span class="sail-comment">// On RV64 paddr can be 34 or 56 bits, so we zero extend to 64.
</span>        <span class="sail-comment">// On RV32 paddr can only be 34 bits. Sail knows this due to
</span>        <span class="sail-comment">// the assertion above.
</span>        <span class="sail-id">Ok</span>(<span class="sail-id">Physaddr</span>(<a href=".././prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">paddr</span>)), <span class="sail-id">ext_ptw</span>)
      },
      <span class="sail-id">Err</span>(<span class="sail-id">f</span>, <span class="sail-id">ext_ptw</span>)  =&gt; <span class="sail-id">Err</span>(<a href=".././riscv_vmem_ptw.html#L52"><span class="sail-id">translationException</span></a>(<span class="sail-id">ac</span>, <span class="sail-id">f</span>), <span class="sail-id">ext_ptw</span>)
    }
  }
}

<span class="sail-comment">// ****************************************************************
</span><span class="sail-comment">// Initialize Virtual Memory state
</span>
<span class="sail-comment">// PUBLIC: invoked from init_model()
</span><span class="sail-keyword">function</span> <span class="sail-id">reset_vmem</span>() -&gt; <span class="sail-id">unit</span> = <a href=".././riscv_vmem_tlb.html#L83"><span class="sail-id">reset_TLB</span></a>()

<span class="sail-comment">// ****************************************************************
</pre>
</div>
</div>
</body>
</html>