module MUX_5 (
	input wire [2:0] selector,
	input wire [31:0] Data_0, //loadsize 000
	input wire [31:0] Data_1, //LO 001 
	input wire [31:0] Data_2, //ALUOUT 010
	input wire [31:0] Data_3, //Reg de Deslocamento; 011
	input wire [31:0] Data_4, //HI 100
	output wire [31:0] Data_out
);

	assign A1 = (selector[0]) ? Data_1 : Data_0; //se ultimo bit de selector for 1, A1 <- Data_1
	assign A2 = (selector[0]) ? Data_3 : Data_2;
	
	assign A3 = (selector[1]) ? A2 : A1;
	
	assign Data_out = (selector[2]) ? Data_4 : A3; 


endmodule 