/* This file is autogenerated by tracetool, do not edit. */

#include "qemu/osdep.h"
#include "trace.h"

uint16_t _TRACE_VFIO_INTX_INTERRUPT_DSTATE;
uint16_t _TRACE_VFIO_INTX_EOI_DSTATE;
uint16_t _TRACE_VFIO_INTX_ENABLE_KVM_DSTATE;
uint16_t _TRACE_VFIO_INTX_DISABLE_KVM_DSTATE;
uint16_t _TRACE_VFIO_INTX_UPDATE_DSTATE;
uint16_t _TRACE_VFIO_INTX_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_INTX_DISABLE_DSTATE;
uint16_t _TRACE_VFIO_MSI_INTERRUPT_DSTATE;
uint16_t _TRACE_VFIO_MSIX_VECTOR_DO_USE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_VECTOR_RELEASE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_PBA_DISABLE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_PBA_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_DISABLE_DSTATE;
uint16_t _TRACE_VFIO_MSIX_FIXUP_DSTATE;
uint16_t _TRACE_VFIO_MSI_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_MSI_DISABLE_DSTATE;
uint16_t _TRACE_VFIO_PCI_LOAD_ROM_DSTATE;
uint16_t _TRACE_VFIO_ROM_READ_DSTATE;
uint16_t _TRACE_VFIO_PCI_SIZE_ROM_DSTATE;
uint16_t _TRACE_VFIO_VGA_WRITE_DSTATE;
uint16_t _TRACE_VFIO_VGA_READ_DSTATE;
uint16_t _TRACE_VFIO_PCI_READ_CONFIG_DSTATE;
uint16_t _TRACE_VFIO_PCI_WRITE_CONFIG_DSTATE;
uint16_t _TRACE_VFIO_MSI_SETUP_DSTATE;
uint16_t _TRACE_VFIO_MSIX_EARLY_SETUP_DSTATE;
uint16_t _TRACE_VFIO_CHECK_PCIE_FLR_DSTATE;
uint16_t _TRACE_VFIO_CHECK_PM_RESET_DSTATE;
uint16_t _TRACE_VFIO_CHECK_AF_FLR_DSTATE;
uint16_t _TRACE_VFIO_PCI_HOT_RESET_DSTATE;
uint16_t _TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_DSTATE;
uint16_t _TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_DSTATE;
uint16_t _TRACE_VFIO_PCI_HOT_RESET_RESULT_DSTATE;
uint16_t _TRACE_VFIO_POPULATE_DEVICE_CONFIG_DSTATE;
uint16_t _TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_DSTATE;
uint16_t _TRACE_VFIO_REALIZE_DSTATE;
uint16_t _TRACE_VFIO_ADD_EXT_CAP_DROPPED_DSTATE;
uint16_t _TRACE_VFIO_PCI_RESET_DSTATE;
uint16_t _TRACE_VFIO_PCI_RESET_FLR_DSTATE;
uint16_t _TRACE_VFIO_PCI_RESET_PM_DSTATE;
uint16_t _TRACE_VFIO_PCI_EMULATED_VENDOR_ID_DSTATE;
uint16_t _TRACE_VFIO_PCI_EMULATED_DEVICE_ID_DSTATE;
uint16_t _TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_DSTATE;
uint16_t _TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ROM_BLACKLISTED_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_3C3_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_3C3_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_RTL8168_PROBE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_DSTATE;
uint16_t _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_BAR4_WRITE_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_BDSM_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_REGION_WRITE_DSTATE;
uint16_t _TRACE_VFIO_REGION_READ_DSTATE;
uint16_t _TRACE_VFIO_IOMMU_MAP_NOTIFY_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_ADD_SKIP_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_ADD_RAM_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_DEL_SKIP_DSTATE;
uint16_t _TRACE_VFIO_LISTENER_REGION_DEL_DSTATE;
uint16_t _TRACE_VFIO_DISCONNECT_CONTAINER_DSTATE;
uint16_t _TRACE_VFIO_PUT_GROUP_DSTATE;
uint16_t _TRACE_VFIO_GET_DEVICE_DSTATE;
uint16_t _TRACE_VFIO_PUT_BASE_DEVICE_DSTATE;
uint16_t _TRACE_VFIO_REGION_SETUP_DSTATE;
uint16_t _TRACE_VFIO_REGION_MMAP_FAULT_DSTATE;
uint16_t _TRACE_VFIO_REGION_MMAP_DSTATE;
uint16_t _TRACE_VFIO_REGION_EXIT_DSTATE;
uint16_t _TRACE_VFIO_REGION_FINALIZE_DSTATE;
uint16_t _TRACE_VFIO_REGION_MMAPS_SET_ENABLED_DSTATE;
uint16_t _TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_DSTATE;
uint16_t _TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_DSTATE;
uint16_t _TRACE_VFIO_GET_DEV_REGION_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_REALIZE_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_EOI_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_INTP_INTERRUPT_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_DSTATE;
uint16_t _TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_DSTATE;
uint16_t _TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_DSTATE;
uint16_t _TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_DSTATE;
uint16_t _TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_DSTATE;
uint16_t _TRACE_VFIO_PREREG_REGISTER_DSTATE;
uint16_t _TRACE_VFIO_PREREG_UNREGISTER_DSTATE;
uint16_t _TRACE_VFIO_SPAPR_CREATE_WINDOW_DSTATE;
uint16_t _TRACE_VFIO_SPAPR_REMOVE_WINDOW_DSTATE;
TraceEvent _TRACE_VFIO_INTX_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_interrupt",
    .sstate = TRACE_VFIO_INTX_INTERRUPT_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_EOI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_eoi",
    .sstate = TRACE_VFIO_INTX_EOI_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_EOI_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_ENABLE_KVM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_enable_kvm",
    .sstate = TRACE_VFIO_INTX_ENABLE_KVM_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_ENABLE_KVM_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_DISABLE_KVM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_disable_kvm",
    .sstate = TRACE_VFIO_INTX_DISABLE_KVM_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_DISABLE_KVM_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_UPDATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_update",
    .sstate = TRACE_VFIO_INTX_UPDATE_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_UPDATE_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_enable",
    .sstate = TRACE_VFIO_INTX_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_INTX_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intx_disable",
    .sstate = TRACE_VFIO_INTX_DISABLE_ENABLED,
    .dstate = &_TRACE_VFIO_INTX_DISABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSI_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msi_interrupt",
    .sstate = TRACE_VFIO_MSI_INTERRUPT_ENABLED,
    .dstate = &_TRACE_VFIO_MSI_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_VECTOR_DO_USE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_vector_do_use",
    .sstate = TRACE_VFIO_MSIX_VECTOR_DO_USE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_VECTOR_DO_USE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_VECTOR_RELEASE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_vector_release",
    .sstate = TRACE_VFIO_MSIX_VECTOR_RELEASE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_VECTOR_RELEASE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_enable",
    .sstate = TRACE_VFIO_MSIX_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_PBA_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_pba_disable",
    .sstate = TRACE_VFIO_MSIX_PBA_DISABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_PBA_DISABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_PBA_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_pba_enable",
    .sstate = TRACE_VFIO_MSIX_PBA_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_PBA_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_disable",
    .sstate = TRACE_VFIO_MSIX_DISABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_DISABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_FIXUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_fixup",
    .sstate = TRACE_VFIO_MSIX_FIXUP_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_FIXUP_DSTATE 
};
TraceEvent _TRACE_VFIO_MSI_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msi_enable",
    .sstate = TRACE_VFIO_MSI_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSI_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_MSI_DISABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msi_disable",
    .sstate = TRACE_VFIO_MSI_DISABLE_ENABLED,
    .dstate = &_TRACE_VFIO_MSI_DISABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_LOAD_ROM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_load_rom",
    .sstate = TRACE_VFIO_PCI_LOAD_ROM_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_LOAD_ROM_DSTATE 
};
TraceEvent _TRACE_VFIO_ROM_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_rom_read",
    .sstate = TRACE_VFIO_ROM_READ_ENABLED,
    .dstate = &_TRACE_VFIO_ROM_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_SIZE_ROM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_size_rom",
    .sstate = TRACE_VFIO_PCI_SIZE_ROM_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_SIZE_ROM_DSTATE 
};
TraceEvent _TRACE_VFIO_VGA_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_vga_write",
    .sstate = TRACE_VFIO_VGA_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_VGA_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_VGA_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_vga_read",
    .sstate = TRACE_VFIO_VGA_READ_ENABLED,
    .dstate = &_TRACE_VFIO_VGA_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_READ_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_read_config",
    .sstate = TRACE_VFIO_PCI_READ_CONFIG_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_READ_CONFIG_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_WRITE_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_write_config",
    .sstate = TRACE_VFIO_PCI_WRITE_CONFIG_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_WRITE_CONFIG_DSTATE 
};
TraceEvent _TRACE_VFIO_MSI_SETUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msi_setup",
    .sstate = TRACE_VFIO_MSI_SETUP_ENABLED,
    .dstate = &_TRACE_VFIO_MSI_SETUP_DSTATE 
};
TraceEvent _TRACE_VFIO_MSIX_EARLY_SETUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_msix_early_setup",
    .sstate = TRACE_VFIO_MSIX_EARLY_SETUP_ENABLED,
    .dstate = &_TRACE_VFIO_MSIX_EARLY_SETUP_DSTATE 
};
TraceEvent _TRACE_VFIO_CHECK_PCIE_FLR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_check_pcie_flr",
    .sstate = TRACE_VFIO_CHECK_PCIE_FLR_ENABLED,
    .dstate = &_TRACE_VFIO_CHECK_PCIE_FLR_DSTATE 
};
TraceEvent _TRACE_VFIO_CHECK_PM_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_check_pm_reset",
    .sstate = TRACE_VFIO_CHECK_PM_RESET_ENABLED,
    .dstate = &_TRACE_VFIO_CHECK_PM_RESET_DSTATE 
};
TraceEvent _TRACE_VFIO_CHECK_AF_FLR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_check_af_flr",
    .sstate = TRACE_VFIO_CHECK_AF_FLR_ENABLED,
    .dstate = &_TRACE_VFIO_CHECK_AF_FLR_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_HOT_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_hot_reset",
    .sstate = TRACE_VFIO_PCI_HOT_RESET_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_HOT_RESET_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_hot_reset_has_dep_devices",
    .sstate = TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_hot_reset_dep_devices",
    .sstate = TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_HOT_RESET_RESULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_hot_reset_result",
    .sstate = TRACE_VFIO_PCI_HOT_RESET_RESULT_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_HOT_RESET_RESULT_DSTATE 
};
TraceEvent _TRACE_VFIO_POPULATE_DEVICE_CONFIG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_populate_device_config",
    .sstate = TRACE_VFIO_POPULATE_DEVICE_CONFIG_ENABLED,
    .dstate = &_TRACE_VFIO_POPULATE_DEVICE_CONFIG_DSTATE 
};
TraceEvent _TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_populate_device_get_irq_info_failure",
    .sstate = TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_ENABLED,
    .dstate = &_TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_DSTATE 
};
TraceEvent _TRACE_VFIO_REALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_realize",
    .sstate = TRACE_VFIO_REALIZE_ENABLED,
    .dstate = &_TRACE_VFIO_REALIZE_DSTATE 
};
TraceEvent _TRACE_VFIO_ADD_EXT_CAP_DROPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_add_ext_cap_dropped",
    .sstate = TRACE_VFIO_ADD_EXT_CAP_DROPPED_ENABLED,
    .dstate = &_TRACE_VFIO_ADD_EXT_CAP_DROPPED_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_reset",
    .sstate = TRACE_VFIO_PCI_RESET_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_RESET_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_RESET_FLR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_reset_flr",
    .sstate = TRACE_VFIO_PCI_RESET_FLR_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_RESET_FLR_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_RESET_PM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_reset_pm",
    .sstate = TRACE_VFIO_PCI_RESET_PM_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_RESET_PM_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_EMULATED_VENDOR_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_emulated_vendor_id",
    .sstate = TRACE_VFIO_PCI_EMULATED_VENDOR_ID_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_EMULATED_VENDOR_ID_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_EMULATED_DEVICE_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_emulated_device_id",
    .sstate = TRACE_VFIO_PCI_EMULATED_DEVICE_ID_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_EMULATED_DEVICE_ID_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_emulated_sub_vendor_id",
    .sstate = TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_emulated_sub_device_id",
    .sstate = TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ROM_BLACKLISTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rom_blacklisted",
    .sstate = TRACE_VFIO_QUIRK_ROM_BLACKLISTED_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ROM_BLACKLISTED_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_window_address_write",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_window_data_read",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_window_data_write",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_mirror_read",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_generic_mirror_write",
    .sstate = TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_3C3_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_3c3_read",
    .sstate = TRACE_VFIO_QUIRK_ATI_3C3_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_3C3_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_3C3_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_3c3_probe",
    .sstate = TRACE_VFIO_QUIRK_ATI_3C3_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_3C3_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bar4_probe",
    .sstate = TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bar2_probe",
    .sstate = TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_3d0_state",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_3d0_read",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_3d0_write",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_3d0_probe",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_bar5_state",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_bar5_probe",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_bar0_msi_ack",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_nvidia_bar0_probe",
    .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rtl8168_fake_latch",
    .sstate = TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rtl8168_msix_write",
    .sstate = TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rtl8168_msix_read",
    .sstate = TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_RTL8168_PROBE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_rtl8168_probe",
    .sstate = TRACE_VFIO_QUIRK_RTL8168_PROBE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_RTL8168_PROBE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset_skipped",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset_no_smc",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset_timeout",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset_done",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_DSTATE 
};
TraceEvent _TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_quirk_ati_bonaire_reset",
    .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_ENABLED,
    .dstate = &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_BAR4_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_bar4_write",
    .sstate = TRACE_VFIO_PCI_IGD_BAR4_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_BAR4_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_BDSM_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_bdsm_enabled",
    .sstate = TRACE_VFIO_PCI_IGD_BDSM_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_BDSM_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_opregion_enabled",
    .sstate = TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_host_bridge_enabled",
    .sstate = TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_pci_igd_lpc_bridge_enabled",
    .sstate = TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_write",
    .sstate = TRACE_VFIO_REGION_WRITE_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_WRITE_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_read",
    .sstate = TRACE_VFIO_REGION_READ_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_READ_DSTATE 
};
TraceEvent _TRACE_VFIO_IOMMU_MAP_NOTIFY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_iommu_map_notify",
    .sstate = TRACE_VFIO_IOMMU_MAP_NOTIFY_ENABLED,
    .dstate = &_TRACE_VFIO_IOMMU_MAP_NOTIFY_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_ADD_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_add_skip",
    .sstate = TRACE_VFIO_LISTENER_REGION_ADD_SKIP_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_ADD_SKIP_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_add_iommu",
    .sstate = TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_ADD_RAM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_add_ram",
    .sstate = TRACE_VFIO_LISTENER_REGION_ADD_RAM_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_ADD_RAM_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_DEL_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_del_skip",
    .sstate = TRACE_VFIO_LISTENER_REGION_DEL_SKIP_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_DEL_SKIP_DSTATE 
};
TraceEvent _TRACE_VFIO_LISTENER_REGION_DEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_listener_region_del",
    .sstate = TRACE_VFIO_LISTENER_REGION_DEL_ENABLED,
    .dstate = &_TRACE_VFIO_LISTENER_REGION_DEL_DSTATE 
};
TraceEvent _TRACE_VFIO_DISCONNECT_CONTAINER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_disconnect_container",
    .sstate = TRACE_VFIO_DISCONNECT_CONTAINER_ENABLED,
    .dstate = &_TRACE_VFIO_DISCONNECT_CONTAINER_DSTATE 
};
TraceEvent _TRACE_VFIO_PUT_GROUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_put_group",
    .sstate = TRACE_VFIO_PUT_GROUP_ENABLED,
    .dstate = &_TRACE_VFIO_PUT_GROUP_DSTATE 
};
TraceEvent _TRACE_VFIO_GET_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_get_device",
    .sstate = TRACE_VFIO_GET_DEVICE_ENABLED,
    .dstate = &_TRACE_VFIO_GET_DEVICE_DSTATE 
};
TraceEvent _TRACE_VFIO_PUT_BASE_DEVICE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_put_base_device",
    .sstate = TRACE_VFIO_PUT_BASE_DEVICE_ENABLED,
    .dstate = &_TRACE_VFIO_PUT_BASE_DEVICE_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_SETUP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_setup",
    .sstate = TRACE_VFIO_REGION_SETUP_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_SETUP_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_MMAP_FAULT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_mmap_fault",
    .sstate = TRACE_VFIO_REGION_MMAP_FAULT_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_MMAP_FAULT_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_MMAP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_mmap",
    .sstate = TRACE_VFIO_REGION_MMAP_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_MMAP_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_EXIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_exit",
    .sstate = TRACE_VFIO_REGION_EXIT_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_EXIT_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_FINALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_finalize",
    .sstate = TRACE_VFIO_REGION_FINALIZE_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_FINALIZE_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_MMAPS_SET_ENABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_mmaps_set_enabled",
    .sstate = TRACE_VFIO_REGION_MMAPS_SET_ENABLED_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_MMAPS_SET_ENABLED_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_sparse_mmap_header",
    .sstate = TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_DSTATE 
};
TraceEvent _TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_region_sparse_mmap_entry",
    .sstate = TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_ENABLED,
    .dstate = &_TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_DSTATE 
};
TraceEvent _TRACE_VFIO_GET_DEV_REGION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_get_dev_region",
    .sstate = TRACE_VFIO_GET_DEV_REGION_ENABLED,
    .dstate = &_TRACE_VFIO_GET_DEV_REGION_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_base_device_init",
    .sstate = TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_REALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_realize",
    .sstate = TRACE_VFIO_PLATFORM_REALIZE_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_REALIZE_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_EOI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_eoi",
    .sstate = TRACE_VFIO_PLATFORM_EOI_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_EOI_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_intp_mmap_enable",
    .sstate = TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_INTP_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_intp_interrupt",
    .sstate = TRACE_VFIO_PLATFORM_INTP_INTERRUPT_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_INTP_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_intp_inject_pending_lockheld",
    .sstate = TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_populate_interrupts",
    .sstate = TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_DSTATE 
};
TraceEvent _TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_intp_interrupt_set_pending",
    .sstate = TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_ENABLED,
    .dstate = &_TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_start_level_irqfd_injection",
    .sstate = TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_DSTATE 
};
TraceEvent _TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_platform_start_edge_irqfd_injection",
    .sstate = TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_ENABLED,
    .dstate = &_TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_DSTATE 
};
TraceEvent _TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_prereg_listener_region_add_skip",
    .sstate = TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_ENABLED,
    .dstate = &_TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_DSTATE 
};
TraceEvent _TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_prereg_listener_region_del_skip",
    .sstate = TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_ENABLED,
    .dstate = &_TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_DSTATE 
};
TraceEvent _TRACE_VFIO_PREREG_REGISTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_prereg_register",
    .sstate = TRACE_VFIO_PREREG_REGISTER_ENABLED,
    .dstate = &_TRACE_VFIO_PREREG_REGISTER_DSTATE 
};
TraceEvent _TRACE_VFIO_PREREG_UNREGISTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_prereg_unregister",
    .sstate = TRACE_VFIO_PREREG_UNREGISTER_ENABLED,
    .dstate = &_TRACE_VFIO_PREREG_UNREGISTER_DSTATE 
};
TraceEvent _TRACE_VFIO_SPAPR_CREATE_WINDOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_spapr_create_window",
    .sstate = TRACE_VFIO_SPAPR_CREATE_WINDOW_ENABLED,
    .dstate = &_TRACE_VFIO_SPAPR_CREATE_WINDOW_DSTATE 
};
TraceEvent _TRACE_VFIO_SPAPR_REMOVE_WINDOW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "vfio_spapr_remove_window",
    .sstate = TRACE_VFIO_SPAPR_REMOVE_WINDOW_ENABLED,
    .dstate = &_TRACE_VFIO_SPAPR_REMOVE_WINDOW_DSTATE 
};
TraceEvent *hw_vfio_trace_events[] = {
    &_TRACE_VFIO_INTX_INTERRUPT_EVENT,
    &_TRACE_VFIO_INTX_EOI_EVENT,
    &_TRACE_VFIO_INTX_ENABLE_KVM_EVENT,
    &_TRACE_VFIO_INTX_DISABLE_KVM_EVENT,
    &_TRACE_VFIO_INTX_UPDATE_EVENT,
    &_TRACE_VFIO_INTX_ENABLE_EVENT,
    &_TRACE_VFIO_INTX_DISABLE_EVENT,
    &_TRACE_VFIO_MSI_INTERRUPT_EVENT,
    &_TRACE_VFIO_MSIX_VECTOR_DO_USE_EVENT,
    &_TRACE_VFIO_MSIX_VECTOR_RELEASE_EVENT,
    &_TRACE_VFIO_MSIX_ENABLE_EVENT,
    &_TRACE_VFIO_MSIX_PBA_DISABLE_EVENT,
    &_TRACE_VFIO_MSIX_PBA_ENABLE_EVENT,
    &_TRACE_VFIO_MSIX_DISABLE_EVENT,
    &_TRACE_VFIO_MSIX_FIXUP_EVENT,
    &_TRACE_VFIO_MSI_ENABLE_EVENT,
    &_TRACE_VFIO_MSI_DISABLE_EVENT,
    &_TRACE_VFIO_PCI_LOAD_ROM_EVENT,
    &_TRACE_VFIO_ROM_READ_EVENT,
    &_TRACE_VFIO_PCI_SIZE_ROM_EVENT,
    &_TRACE_VFIO_VGA_WRITE_EVENT,
    &_TRACE_VFIO_VGA_READ_EVENT,
    &_TRACE_VFIO_PCI_READ_CONFIG_EVENT,
    &_TRACE_VFIO_PCI_WRITE_CONFIG_EVENT,
    &_TRACE_VFIO_MSI_SETUP_EVENT,
    &_TRACE_VFIO_MSIX_EARLY_SETUP_EVENT,
    &_TRACE_VFIO_CHECK_PCIE_FLR_EVENT,
    &_TRACE_VFIO_CHECK_PM_RESET_EVENT,
    &_TRACE_VFIO_CHECK_AF_FLR_EVENT,
    &_TRACE_VFIO_PCI_HOT_RESET_EVENT,
    &_TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_EVENT,
    &_TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_EVENT,
    &_TRACE_VFIO_PCI_HOT_RESET_RESULT_EVENT,
    &_TRACE_VFIO_POPULATE_DEVICE_CONFIG_EVENT,
    &_TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_EVENT,
    &_TRACE_VFIO_REALIZE_EVENT,
    &_TRACE_VFIO_ADD_EXT_CAP_DROPPED_EVENT,
    &_TRACE_VFIO_PCI_RESET_EVENT,
    &_TRACE_VFIO_PCI_RESET_FLR_EVENT,
    &_TRACE_VFIO_PCI_RESET_PM_EVENT,
    &_TRACE_VFIO_PCI_EMULATED_VENDOR_ID_EVENT,
    &_TRACE_VFIO_PCI_EMULATED_DEVICE_ID_EVENT,
    &_TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_EVENT,
    &_TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_EVENT,
    &_TRACE_VFIO_QUIRK_ROM_BLACKLISTED_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_EVENT,
    &_TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_3C3_READ_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_3C3_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_EVENT,
    &_TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_EVENT,
    &_TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_EVENT,
    &_TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_EVENT,
    &_TRACE_VFIO_QUIRK_RTL8168_PROBE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_EVENT,
    &_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_EVENT,
    &_TRACE_VFIO_PCI_IGD_BAR4_WRITE_EVENT,
    &_TRACE_VFIO_PCI_IGD_BDSM_ENABLED_EVENT,
    &_TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_EVENT,
    &_TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_EVENT,
    &_TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_EVENT,
    &_TRACE_VFIO_REGION_WRITE_EVENT,
    &_TRACE_VFIO_REGION_READ_EVENT,
    &_TRACE_VFIO_IOMMU_MAP_NOTIFY_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_ADD_SKIP_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_ADD_RAM_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_DEL_SKIP_EVENT,
    &_TRACE_VFIO_LISTENER_REGION_DEL_EVENT,
    &_TRACE_VFIO_DISCONNECT_CONTAINER_EVENT,
    &_TRACE_VFIO_PUT_GROUP_EVENT,
    &_TRACE_VFIO_GET_DEVICE_EVENT,
    &_TRACE_VFIO_PUT_BASE_DEVICE_EVENT,
    &_TRACE_VFIO_REGION_SETUP_EVENT,
    &_TRACE_VFIO_REGION_MMAP_FAULT_EVENT,
    &_TRACE_VFIO_REGION_MMAP_EVENT,
    &_TRACE_VFIO_REGION_EXIT_EVENT,
    &_TRACE_VFIO_REGION_FINALIZE_EVENT,
    &_TRACE_VFIO_REGION_MMAPS_SET_ENABLED_EVENT,
    &_TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_EVENT,
    &_TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_EVENT,
    &_TRACE_VFIO_GET_DEV_REGION_EVENT,
    &_TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_EVENT,
    &_TRACE_VFIO_PLATFORM_REALIZE_EVENT,
    &_TRACE_VFIO_PLATFORM_EOI_EVENT,
    &_TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_EVENT,
    &_TRACE_VFIO_PLATFORM_INTP_INTERRUPT_EVENT,
    &_TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_EVENT,
    &_TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_EVENT,
    &_TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_EVENT,
    &_TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_EVENT,
    &_TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_EVENT,
    &_TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_EVENT,
    &_TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_EVENT,
    &_TRACE_VFIO_PREREG_REGISTER_EVENT,
    &_TRACE_VFIO_PREREG_UNREGISTER_EVENT,
    &_TRACE_VFIO_SPAPR_CREATE_WINDOW_EVENT,
    &_TRACE_VFIO_SPAPR_REMOVE_WINDOW_EVENT,
  NULL,
};

static void trace_hw_vfio_register_events(void)
{
    trace_event_register_group(hw_vfio_trace_events);
}
trace_init(trace_hw_vfio_register_events)
