// Seed: 2744391724
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri id_4,
    output tri id_5,
    output wor id_6,
    input tri0 id_7,
    output tri1 id_8,
    input uwire id_9
    , id_22,
    output wor id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri1 id_13,
    output uwire id_14,
    input tri0 id_15,
    input tri id_16,
    input tri id_17,
    input tri id_18,
    output tri1 id_19,
    input tri1 id_20
);
  assign id_22 = id_20;
  xor primCall (id_1, id_12, id_13, id_15, id_16, id_17, id_18, id_2, id_20, id_22, id_7, id_9);
  module_0 modCall_1 ();
endmodule
