Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d60582c2051d45858523b6c51ed65df2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Top_Level_CPU_TB_behav xil_defaultlib.Top_Level_CPU_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.constant_package
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.Intruction_Fetch_Stage [intruction_fetch_stage_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Decode [decode_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_stage [ex_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory_Stage [memory_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_Back_Stage [write_back_stage_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level_CPU [top_level_cpu_default]
Compiling architecture tb of entity xil_defaultlib.top_level_cpu_tb
Built simulation snapshot Top_Level_CPU_TB_behav
