/* bench 15073.1.0 6a6c08764fb4 */
/* bench 15073.1.1 59864247b327 */
/* bench 15073.1.2 922b335db899 */
/* bench 15073.1.3 207825c9fa6b */
/* bench 15073.1.4 e513c62f109e */
/* bench 15073.1.5 43f4b2d9606e */
/* bench 15073.1.6 a4251384b402 */
/* bench 15073.1.7 e98758846b90 */
/* bench 15073.1.8 0f70a07db26a */
/* bench 15073.1.9 fb2456754434 */
/* bench 15073.1.10 f76ed435fb81 */
/*
 * 8237A DMA controller suspend functions.
 *
 * Written by Pierre Ossman, 2005.
 */

#include <linux/dmi.h>
#include <linux/init.h>
#include <linux/syscore_ops.h>

#include <asm/dma.h>
#include <asm/x86_init.h>

/*
 * This module just handles suspend/resume issues with the
 * 8237A DMA controller (used for ISA and LPC).
 * Allocation is handled in kernel/dma.c and normal usage is
 * in asm/dma.h.
 */

static void i8237A_resume(void)
{
	unsigned long flags;
/* bench 6506.3.0 9fb8a46b3d15 */
/* bench 6506.3.1 70be225ae770 */
/* bench 6506.3.2 dbd7bc371314 */
/* bench 6506.3.3 fecae7a65cdb */
/* bench 6506.3.4 169050574a5c */
/* bench 6506.3.5 826b6f4abab6 */
/* bench 6506.3.6 484f733b0ce9 */
/* bench 6506.3.7 0fe8b2344226 */
	flags = claim_dma_lock();

	dma_outb(0, DMA1_RESET_REG);
	dma_outb(0, DMA2_RESET_REG);

	for (i = 0; i < 8; i++) {
		set_dma_addr(i, 0x000000);
		/* DMA count is a bit weird so this is not 0 */
		set_dma_count(i, 1);
	}

	/* Enable cascade DMA or channel 0-3 won't work */
	enable_dma(4);

	release_dma_lock(flags);
}

static struct syscore_ops i8237_syscore_ops = {
	.resume		= i8237A_resume,
};

static int __init i8237A_init_ops(void)
{
	/*
	 * From SKL PCH onwards, the legacy DMA device is removed in which the
	 * I/O ports (81h-83h, 87h, 89h-8Bh, 8Fh) related to it are removed
	 * as well. All removed ports must return 0xff for a inb() request.
	 *
	 * Note: DMA_PAGE_2 (port 0x81) should not be checked for detecting
	 * the presence of DMA device since it may be used by BIOS to decode
	 * LPC traffic for POST codes. Original LPC only decodes one byte of
	 * port 0x80 but some BIOS may choose to enhance PCH LPC port 0x8x
	 * decoding.
	 */
	if (dma_inb(DMA_PAGE_0) == 0xFF)
		return -ENODEV;

	/*
	 * It is not required to load this driver as newer SoC may not
	 * support 8237 DMA or bus mastering from LPC. Platform firmware
	 * must announce the support for such legacy devices via
	 * ACPI_FADT_LEGACY_DEVICES field in FADT table.
	 */
	if (x86_pnpbios_disabled() && dmi_get_bios_year() >= 2017)
		return -ENODEV;

	register_syscore_ops(&i8237_syscore_ops);
	return 0;
}
/* bench 26175.2.0 f4fc6e12c09d */
/* bench 26175.2.1 06293aeab1c4 */
/* bench 26175.2.2 b9f27ec9ddf9 */
/* bench 26175.2.3 dbf394cc9e9e */
/* bench 26175.2.4 6d2e841326d7 */
/* bench 26175.2.5 12d69f58da94 */
/* bench 26175.2.6 d6ea0daaa051 */
/* bench 26175.2.7 d286956faf69 */
/* bench 26175.2.8 9767e2557ab8 */
/* bench 26175.2.9 d3334817b785 */
/* bench 26175.2.10 fe05395a9a25 */
device_initcall(i8237A_init_ops);
