-- mux2t1_N_tb.vhd (Testbench for Dataflow)
library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_unsigned.ALL;

entity mux2t1_N_df_tb is
-- No ports, as this is a testbench
end mux2t1_N_df_tb;

architecture behavior of mux2t1_N_df_tb is
    -- Signals to connect to the mux2t1_N entity
    signal i_S  : std_logic := '0';  -- Select signal for mux
    signal i_D0 : std_logic_vector(3 downto 0) := "0000";  -- 4-bit input data 0
    signal i_D1 : std_logic_vector(3 downto 0) := "1111";  -- 4-bit input data 1
    signal o_O  : std_logic_vector(3 downto 0);             -- Output of mux

    -- Instantiate the Unit Under Test (UUT)
    component mux2t1_N is
        generic(N : integer := 4);  -- Set N to 4 bits in this test
        port(i_S : in std_logic;
             i_D0 : in std_logic_vector(N-1 downto 0);
             i_D1 : in std_logic_vector(N-1 downto 0);
             o_O  : out std_logic_vector(N-1 downto 0));
    end component;

begin
    -- Instantiate the mux2t1_N
    uut: mux2t1_N
        port map (
            i_S  => i_S,
            i_D0 => i_D0,
            i_D1 => i_D1,
            o_O  => o_O
        );

    -- Stimulus process
    stim_proc: process
    begin
        -- Test case 1: Select = '0', expect output to be i_D0 ("0000")
        i_S <= '0'; i_D0 <= "0000"; i_D1 <= "1111"; wait for 10 ns;

        -- Test case 2: Select = '1', expect output to be i_D1 ("1111")
        i_S <= '1'; i_D0 <= "0000"; i_D1 <= "1111"; wait for 10 ns;

        -- Additional test cases
        i_S <= '0'; i_D0 <= "0101"; i_D1 <= "1010"; wait for 10 ns;
        i_S <= '1'; i_D0 <= "0101"; i_D1 <= "1010"; wait for 10 ns;

        -- End simulation
        wait;
    end process;
end behavior;

