Running: xsim.dir/Functions_In_Verilog_Tb_behav/xsimk.exe -simmode gui -wdb Functions_In_Verilog_Tb_behav.wdb -simrunnum 0 -socket 56117
Design successfully loaded
Design Loading Memory Usage: 7260 KB (Peak: 7260 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 7896 KB (Peak: 7896 KB)
Simulation CPU Usage: 15 ms
