module IF_Reg(  input clk, rst, freeze, flush,
                input [31:0] pcIn, instructionIn,
                output reg [31:0] pc, Instruction);
    register PCReg(clk , rst , ~freeze , (flush)? pcIn:32'd0 , pc);
    register INSReg(clk , rst , ~freeze , (flush)? instructionIn:32'd0 , Instruction);

    
endmodule