[
  {
    "objectID": "index.html",
    "href": "index.html",
    "title": "TinyML",
    "section": "",
    "text": "0.1 Hi there!\nThis is a graduation project titled System-Level Co-Design and AI-EDA of RISC-V Accelerators for TinyML at the Edge under my supervisor Prof.Â LIYUN. His PhD student Jintao Li also helps me greatly. This is a place where I record my learning journey into TinyML and RISC-V accelerators â€“ from scratch. The contents are actively updating. Some of the content may be too basic or even technically incorrect up to now, but they are, hopefully, informative and motivation-boosting. The pure English documentation will be available soon.\næœ¬é¡¹ç›®æœ‰å…³çš„ä»£ç ä¸»è¦å­˜æ”¾åœ¨ä¸¤ä¸ªä»“åº“:",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#hi-there",
    "href": "index.html#hi-there",
    "title": "TinyML",
    "section": "",
    "text": "Correctness is the enemy of progress. â€“ Myself\n\n\n\nMy TinyML Repo\nMy Forked CFU Playground",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#motivation-åŠ¨æœº",
    "href": "index.html#motivation-åŠ¨æœº",
    "title": "TinyML",
    "section": "0.2 Motivation åŠ¨æœº",
    "text": "0.2 Motivation åŠ¨æœº\nå¤§é‡åº”ç”¨ç¨‹åºéƒ½é…å¤‡äº†å›¾åƒå¤„ç†çš„æ·±åº¦å­¦ä¹ ç®—æ³• (å¦‚ Animoji), è‹¥æƒ³è¦åˆ©ç”¨æœåŠ¡å™¨çš„ç®—åŠ›èµ„æº, åˆ™æ¯ç§’è‡³å°‘éœ€è¦è¾“å…¥ \\(30\\) å¸§å›¾ç‰‡åˆ°ç½‘ç»œå½“ä¸­, å¯¹äº ResNet-50 è¿™ç§å°ç½‘ç»œ, æ¨¡å‹è¿è¡Œæ—¶ä¹Ÿéœ€è¦å ç”¨ \\(3\\text{ GB/s}\\) çš„å¸¦å®½ [1]. å› æ­¤, éœ€è¦ å°†äº‘ç«¯çš„ä¸€éƒ¨åˆ†è®¡ç®—ä»»åŠ¡ä¸‹æ”¾åˆ°ç«¯è®¾å¤‡, ä»¥å‡è½»äº‘ç«¯å’Œç½‘ç»œå¸¦å®½çš„å‹åŠ›. ç„¶è€Œç«¯è®¾å¤‡å¤§å¤šé‡‡ç”¨åµŒå…¥å¼å¤„ç†å™¨ â€”â€” åµŒå…¥å¼å¤„ç†å™¨å—åˆ°åŠŸè€—ã€ä½“ç§¯ã€æ•£çƒ­ç­‰å¤šæ–¹å®¢è§‚å› ç´ çš„é™åˆ¶, å…¶æ€§èƒ½è¿œä¸å¦‚æ¡Œé¢å¹³å°. æˆ‘ä»¬å¯ä»¥åˆ©ç”¨ FPGAã€ASIC ç­‰ ä½åŠŸè€—ã€é«˜èƒ½æ•ˆ çš„å™¨ä»¶, ä¸ºç›¸åº”çš„åº”ç”¨åœºæ™¯å®šåˆ¶è¯¥é¢†åŸŸæ‰€ä¸“ç”¨çš„åŠ é€Ÿå™¨ [2].",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#change-logs-æ›´æ–°æ—¥å¿—",
    "href": "index.html#change-logs-æ›´æ–°æ—¥å¿—",
    "title": "TinyML",
    "section": "0.3 ğŸ—“ï¸ Change Logs æ›´æ–°æ—¥å¿—",
    "text": "0.3 ğŸ—“ï¸ Change Logs æ›´æ–°æ—¥å¿—\n\n\n\n\n\n\n\n\nDate\nUpdate Message\n\n\n\n\n2025-06-29\nInitial commit.\n\n\n2025-07-06\nå°è¯•åœ¨ MacOS ä¸ŠåŸç”Ÿæ­å»ºå’Œç”¨ Docker æ­å»º, æ— æœ, é‚æ”¹ç”¨ Parallel Desktop ä¸Šå®‰è£… Ubuntu 24.04.\n\n\n2025-07-07\nå‘ç°åœ¨ M èŠ¯ç‰‡ MacOS ä¸Šæ— æ³•å®‰è£… linux-64 æ¶æ„, æ”¹ç”¨ Docker æ­å»ºç¯å¢ƒæˆåŠŸ â€¦ äº†ä¸€åŠ, æœ€åå› ä¸º Docker æ— æ³•è¿æ¥è®¿é—® MacOS è¿æ¥çš„ USB è€Œæ„å»ºå®ä¾‹å·¥ç¨‹å¤±è´¥.\n\n\n2025-07-08\nå–œææ–° Thinkbook, ç”±äºæ˜¾å¡å’Œç½‘å¡é©±åŠ¨æ‰¾ä¸åˆ°å®‰è£… Debian å¤±è´¥ç‰¹åˆ«ç‹‚èº, Tonic ä¸ŠæŠ¥å¤æ€§ç‹‚ç»ƒ 3 å°æ—¶é™ E å¤§è°ƒéŸ³é˜¶. åæ¥å®‰è£… Ubuntu 24.04 å®ä½“æœºæˆåŠŸç¼–è¯‘. btw, Spark æ¨èçš„ AtlasOS å¤ªå¥½ç”¨å•¦, Synergy åŒæ­¥ Win, Mac, IOS, Linux å‰ªåˆ‡æ¿å¤ªæ–¹ä¾¿å•¦ (å°±æ˜¯æ²¡æœ‰å®‰å“hh)\n\n\n2025-07-09\nåœ¨ Ubuntu 24.04 ä¸ŠæˆåŠŸæ„å»º CFU-Playground çš„ /proj/proj_template å®ä¾‹å·¥ç¨‹. å¹¶ä¸”å‘ç° MacOS ä¸Šä¹Ÿå¯ä»¥ç”¨ Docker æˆåŠŸç”Ÿæˆæ¯”ç‰¹æµæ–‡ä»¶.\n\n\n2025-07-10\nåœ¨ Ubuntu 24.04 å’Œ MacOS ä¸ŠæˆåŠŸæ­å»º iCESugar-UP5K å¼€å‘ç¯å¢ƒ, å¹¶æˆåŠŸçƒ§å½•! å®Œå–„äº†æ•™ç¨‹å†…å®¹, å»ºç«‹äº† My TinyML Repo ç”¨æ¥å­˜æ”¾ iCESugar-UP5K å¼€å‘æ¿çš„ä¾‹å­ä»£ç å’Œ ML åŠ é€Ÿå™¨çš„ä»£ç .\n\n\n2025-07-11\nå¤§è‡´äº†è§£äº†å„å¤§ submodule çš„åŠŸèƒ½.\n\n\n2025-07-12\næˆåŠŸå°† CFU-playground çš„ proj_template çƒ§åˆ° Arty å¼€å‘æ¿ä¸Š. è®¤è¯†åˆ°å¼€å‘ç¯å¢ƒçš„æ­å»ºå’Œç†è§£æ˜¯ä¸€é¡¹è¾ƒå¤§çš„å·¥ç¨‹, ä½†æ˜¯å®é™…æœ‰ç”¨çš„ä¿¡æ¯å¹¶ä¸å¤š, æ‰€ä»¥æ‰“ç®—å¹¶è¡Œåœ°å­¦ä¹ ç¯å¢ƒçš„æ­å»ºå’Œ CPUã€GPUã€Cuda çš„çŸ¥è¯†.\n\n\n2025-07-17\nå‡†å¤‡è¿›è¡Œ Vitis HLS çš„å­¦ä¹ , åˆæ­¥å­¦ä¹ äº† YOLO V1 çš„åŸç†.\n\n\n\n\n\n\n\n\n\n1. ç”µå­H (2025) å“ˆå·¥å¤§æ·±åº¦å­¦ä¹ ä½“ç³»ç»“æ„è¯¾ç¨‹ | å®éªŒ2ï¼šYOLOç®—æ³•é‡åŒ–åŠ é€Ÿ-CSDNåšå®¢\n\n\n2. (2021) Deep learning architecture",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "resources/resources.html",
    "href": "resources/resources.html",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "",
    "text": "FPGA ç†è®º",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#fpga-ç†è®º",
    "href": "resources/resources.html#fpga-ç†è®º",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "",
    "text": "FPGA: â˜…â˜…â˜†â˜†â˜† ç”¨æ¥å­¦ä¹  FPGA çš„èµ„æ–™åº“.\n\nVerilog è¯­æ³• (Artix7ä¿®ç‚¼ç§˜ç±)",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#hls-design-fpga-å¹¶è¡Œç¼–ç¨‹",
    "href": "resources/resources.html#hls-design-fpga-å¹¶è¡Œç¼–ç¨‹",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "HLS Design FPGA å¹¶è¡Œç¼–ç¨‹",
    "text": "HLS Design FPGA å¹¶è¡Œç¼–ç¨‹\n\nParallel Programming for FPGAs: â˜…â˜…â˜…â˜…â˜† Xilinx ç ”ç©¶é™¢çš„ Steve é¦–å¸­å·¥ç¨‹å¸ˆä¸ UCSD çš„ Ryan Kastner æ•™æˆå›¢é˜Ÿåˆä½œ, æ¨å‡ºäº†è¿™æœ¬å¼€æºä¹¦, å…¨ä¹¦é€šè¿‡ 10 ä¸ªç®—æ³•å®ç°æ¡ˆä¾‹å®Œæ•´çš„ä»‹ç»äº†é€šè¿‡ HLS å·¥å…·åˆ©ç”¨ C/C++ è¯­è¨€å¿«é€Ÿå®ç°é«˜æ€§èƒ½ FPGA å®ç°çš„è¿‡ç¨‹.\n\nFPGA å¹¶è¡Œç¼–ç¨‹ä¸­æ–‡ç‰ˆ, ä¸­æ–‡ç‰ˆ github repo",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#gpu",
    "href": "resources/resources.html#gpu",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "GPU",
    "text": "GPU\n\ntiny-gpu: â˜…â˜…â˜†â˜†â˜† ä¸€ä¸ªå°å‹çš„ GPU å®ç°.\nVeriGPU: â˜…â˜†â˜†â˜†â˜† ä¸€ä¸ªå¤æ‚ç‚¹çš„ GPU å®ç°, ä¸é€‚åˆç”¨æ¥å…¥é—¨.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#neural-network",
    "href": "resources/resources.html#neural-network",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "Neural Network",
    "text": "Neural Network\n\nAnimated AI: â˜…â˜…â˜…â˜…â˜… å¯è§†åŒ–äº†ä»¥ä¸‹æ¦‚å¿µ: Convolution, Padding, Stride, Groups, Depthwise, Depthwise-Separable, Pixel shuffle. å›¾åƒå¤„ç†è‚¯å®šä¼šç”¨åˆ°.\nYOLO V1 Bilibili è®²è§£: â˜…â˜…â˜…â˜…â˜… éå¸¸æ¸…æ¥š, å¼ºæ¨.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html",
    "href": "env-setup/env-setup.html",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "",
    "text": "Arty A7-100T CFU-playground ç¯å¢ƒé…ç½®\nèµ„æ–™:",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#arty-a7-100t-cfu-playground-ç¯å¢ƒé…ç½®",
    "href": "env-setup/env-setup.html#arty-a7-100t-cfu-playground-ç¯å¢ƒé…ç½®",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "",
    "text": "å®˜æ–¹ CFU Playground Setup Guide, å®˜æ–¹ CFU Github\nMy Forked CFU Playground\n\n\nMacOS Docker éƒ¨ç½²\nä»¥ä¸‹æ˜¯æœ¬äººåœ¨ MacOS è¯•è¿‡çš„ä¸¤ç§å¤±è´¥çš„æ–¹æ³•, ä¾›å‚è€ƒ:\n\n\n\n\n\n\n\nMacOS åŸç”Ÿéƒ¨ç½² (æœªæˆåŠŸ)\n\n\n\n\n\nå®˜æ–¹ Setup Guide ä¸é€‚ç”¨äº MacOS, æœ¬æ•™ç¨‹å¯ä»¥é…åˆå®˜æ–¹æ•™ç¨‹. ä»¥ä¸‹æ˜¯åœ¨ 14-inch MacBook Pro (M2 pro) ä¸Šæˆ‘æ‰§è¡Œè¿‡çš„å‘½ä»¤, å¯èƒ½æœ‰ä¸å¿…è¦çš„æ­¥éª¤. å¦å¤–æˆ‘ä¹‹å‰å®‰è£…è¿‡ä¸€äº›å·¥å…·å¦‚ make, brew, openocd ç­‰, å¦‚æœ‰æ¼æ‰çš„æ­¥éª¤è¯·ç”¨ brew è‡ªè¡Œå®‰è£….\n\nCFU ç¯å¢ƒé…ç½®\ngit clone https://github.com/google/CFU-Playground.git\ncd CFU-Playground\n# Check necessary tools\nwhich gcc\nwhich make\nwhich brew\nbrew install openocd ccache verilator ninja libusb libftdi\nwhich expect\nå°† scripts/setup ä¸­çš„ line 58-60 æ›¿æ¢ä¸º:\n# Check for libusb development libraries\nif [[ \"$OSTYPE\" == \"darwin\"* ]]; then\n    # macOS: check for Homebrew libusb\n    if ! brew list libusb &gt;/dev/null 2&gt;&1 || ! brew list libftdi &gt;/dev/null 2&gt;&1; then\n        missing+=(libusb libftdi)\n    fi\nelse\n    # Linux: check for apt packages\n    if ! (apt list -i | grep libusb-1.0-0-dev) ; then\n        missing+=(libusb-1.0-0-dev libftdi1-dev)\n    fi\nfi\nå†è¿è¡Œ:\n# Should end up \"Setup complete\"\n./scripts/setup\nAmaranth èƒ½è®©ä½ ç”¨ Python å†™ç¡¬ä»¶æè¿°è¯­è¨€, æˆ‘ä»¬æš‚æ—¶ä¸å®‰è£….\nFPGA å¼€æºå·¥å…·é“¾ SymbiFlow é…ç½®\nSymbiFlow æ˜¯ä¸€ä¸ªå¼€æºçš„ FPGA å·¥å…·é“¾, æ”¯æŒæˆ‘ä»¬ç”¨çš„ Arty A7-35T å¼€å‘æ¿. F4PGA (Framework for FPGA) æ˜¯å®ƒçš„ä¸‹ä¸€ä»£.\nMacOS ä¸Šä¼šé‡åˆ°ä»¥ä¸‹é—®é¢˜:\n\ndfu-util åŒ…ä¸å¯ç”¨\nflterm åŒ…ä¸å¯ç”¨\nPython 3.7 ä¸æ”¯æŒ\n\næ‰§è¡Œ:\nbrew install dfu-util yosys\nå°† conf/environment-symbiflow.yml ä¸­æ›¿æ¢ä¸º:\nname: cfu-symbiflow\nchannels:\n- defaults\n- conda-forge\ndependencies:\n# Basic Python packages that should be available\n- lxml\n- simplejson\n- intervaltree\n- json-c\n- libevent\n- python=3.9\n- pip\n- pip:\n    - -r ./requirements-symbiflow.txt\nç„¶åè¿è¡Œ:\nrm -rf env/symbiflow && make install-sf\nå‡ºç°ä»¥ä¸‹è¾“å‡ºæ—¶è¡¨ç¤ºå®‰è£…æˆåŠŸ:\nDone installing SymbiFlow.  To enter the environment, type 'make enter-sf', which creates a new subshell, and 'exit' when done.\næµ‹è¯•ç¯å¢ƒ:\nmake enter-sf\nexit\nä»¥ä¸Šæ–¹æ³•ä¼šåœ¨æ‰§è¡Œ zsh  make prog TARGET=digilent_arty USE_SYMBIFLOW=1\næ—¶å‡ºç°é”™è¯¯, å› ä¸ºæˆ‘ä»¬åˆ æ‰äº†å¾ˆå¤š python ä¾èµ–. è¿™äº›ä¾èµ–åœ¨ litex-hub æºé‡Œé¢æ²¡æœ‰ osx-arm64 çš„ç‰ˆæœ¬!!!\n\n\n\n\n\n\n\n\n\n\n\n\nMacOS è™šæ‹Ÿæœºéƒ¨ç½² (æœªæˆåŠŸ)\n\n\n\n\n\nCFU playground é‡Œçš„ environment-symbiflow é‡Œçš„å¾ˆå¤šä¾èµ– (æ¯”å¦‚ dfu-util å’Œ flterm ç­‰, å¯ä»¥åœ¨ Anaconda é‡Œé¢æœç´¢ä½ éœ€è¦çš„åŒ…) åªæ”¯æŒ linux-64 ç‰ˆæœ¬, M èŠ¯ç‰‡çš„ MacOS ä¸Šçš„ PD å¥½åƒåªèƒ½å®‰è£… linux-aarch64 æ¶æ„çš„è™šæ‹Ÿæœº.\n\n\n\ngcc-riscv32-elf-newlib åªæ”¯æŒ linux-64\n\n\nåœ¨ä½ å®‰è£…çš„è™šæ‹Ÿæœºç»ˆç«¯æ‰§è¡Œ:\narch\nä¸èƒ½æ˜¯ aarch64 æ‰è¡Œ, éœ€è¦æ˜¯ x86_64 æ‰èƒ½å®‰è£… linux-64 æ¶æ„çš„åŒ…!!!\n\n\n\n\næˆ‘ä»¬åˆ©ç”¨ Docker æ¥æ­å»º CFU Playground ç¯å¢ƒ, è¿™æ ·å¯ä»¥é¿å… MacOS ä¸Šçš„æ¶æ„é—®é¢˜. è‡ªè¡Œå®‰è£… Docker, ç„¶åéœ€è¦ç¨å¾®æ”¹ä¸€ä¸‹ scripts/Dockerfile å’Œ scripts/setup è„šæœ¬. å¯ä»¥ç›´æ¥ clone æˆ‘çš„ fork:\ngit clone https://github.com/Marcobisky/CFU-Playground.git\nç„¶ååˆ‡æ¢åˆ° macos-env åˆ†æ”¯, åœ¨ CFU-Playground ç›®å½•ä¸‹æ‰§è¡Œ:\n# Takes around 20 min\ndocker build -t cfu-playground --platform linux/amd64 ./scripts\næŸ¥çœ‹é•œåƒ:\ndocker images\né€æ¡æ‰§è¡Œ, å…¶ä¸­ -v $(pwd):/workspace è¡¨ç¤ºå½“å‰ç›®å½• (å®¿ä¸»æœº)æŒ‚è½½åˆ°å®¹å™¨çš„ /workspace ç›®å½•ä¸­ (æ•°æ®å…±äº«é€šé“). ä½†æ˜¯ä»¥ä¸‹å‘½ä»¤ä¸è¦åœ¨ /workspace é‡Œé¢æ‰§è¡Œ:\ndocker run -it -v $(pwd):/workspace cfu-playground bash\n./scripts/setup\n# Takes around 9 min\nmake install-sf\nmake enter-sf\ncd proj/proj_template\nmake clean\nmake bitstream TARGET=digilent_arty USE_SYMBIFLOW=1\nå¦‚æœæ²¡æŠ¥é”™, æ­å–œä½ æˆåŠŸç”Ÿæˆäº†æ¯”ç‰¹æµæ–‡ä»¶! å½“ä½ æ²¡æ’ä¸Šæ¿å­çš„æ—¶å€™å¦‚æœæŒ‰ç…§å®˜æ–¹è¿è¡Œ make prog TARGET=digilent_arty USE_SYMBIFLOW=1 ä¼šæŠ¥é”™:\nError: libusb_init() failed with LIBUSB_ERROR_OTHER\n\nTraceback (most recent call last):\n  File \"./common_soc.py\", line 57, in &lt;module&gt;\n    main()\n  File \"./common_soc.py\", line 53, in main\n    workflow.run()\n  File \"/CFU-Playground/soc/board_specific_workflows/general.py\", line 127, in run\n    self.load(soc, soc_builder)\n  File \"/CFU-Playground/soc/board_specific_workflows/general.py\", line 116, in load\n    prog.load_bitstream(bitstream_filename)\n  File \"/CFU-Playground/third_party/python/litex/litex/build/openocd.py\", line 27, in load_bitstream\n    self.call([\"openocd\", \"-f\", config, \"-c\", script])\n  File \"/CFU-Playground/third_party/python/litex/litex/build/generic_programmer.py\", line 101, in call\n    raise OSError(msg)\nOSError: Error occured during OpenOCD's call, please check:\n- OpenOCD installation.\n- Access permissions.\n- Hardware and cable.\n- Bitstream presence.\nå³ libusb_init() å‡½æ•°åˆå§‹åŒ–é”™è¯¯. äº‹å®ä¸Šä¸å¯èƒ½é€šè¿‡ Docker ç»™å¼€å‘ç‰ˆçƒ§å½•, MacOS ç¯å¢ƒæœ‰ä¸€ä¸ªéš”ç¦»å±‚, GPT å¦‚æ˜¯è¯´:\n\n\n\nä¸å¯èƒ½é€šè¿‡ Docker ç»™å¼€å‘ç‰ˆçƒ§å½•\n\n\nå¯ä»¥ç”¨ä¸¤æ¬¡ exit é€€å‡ºå®¹å™¨ (ç¬¬ä¸€æ¬¡åªä¼šé€€å‡º enter-sf çš„å­ shell).\nå¦‚æœè¦äº¤äº’å¼è¿è¡Œå·²ç»å­˜åœ¨çš„å®¹å™¨ (ä¾‹å¦‚å« romantic_austin), è¿è¡Œ:\ndocker start -ai romantic_austin\n\n\nUbuntu 24.04 å®ä½“æœºéƒ¨ç½²\næˆ‘ä»¬ç”¨ Arty A7-100T å¼€å‘æ¿.\nå…·ä½“è¿è¡Œæ­¥éª¤å‡ ä¹ä¸ MacOS ä¸€æ ·, ç›´æ¥æŒ‰ç…§ Setup Guide æ‰§è¡Œå³å¯. å¦‚æœ make install-sf æŠ¥é”™:\nwget -qO- https://storage.googleapis.com/symbiflow-arch-defs/artifacts/prod/foss-fpga-tools/symbiflow-arch-defs/continuous/install/20220729-181657/symbiflow-arch-defs-install-xc7-7833050.tar.xz | tar -xJC env/symbiflow/xc7/install\nxz: (stdin): File format not recognized\ntar: Child returned status 1\ntar: Error is not recoverable: exiting now\nmake: *** [Makefile:58: install-sf] Error 2\nä»…ä»…æ˜¯ç½‘ç»œè¿æ¥çš„é—®é¢˜, è¯·æŠŠç§‘å­¦ä¸Šç½‘ (å¦‚ Clash Verge) å®‰è£…ä¸Š Service Mode, ç„¶åæ‰“å¼€ Tun Mode. æŠŠ Makefile ä¸­ 63-65 è¡Œçš„ä¸‰ä¸ª wget æ”¹æˆ curl çš„å†™æ³•. åœ¨æˆ‘çš„ fork ä¸Šå·²ç»æ›´æ”¹, ç›´æ¥ clone å³å¯:\ngit clone https://github.com/Marcobisky/CFU-Playground.git\nè®©ååˆ‡æ¢åˆ° ubuntu-env åˆ†æ”¯, å³å¯è·‘é€š make install-sf.\nå¦‚æœæ²¡æ’å…¥å¼€å‘æ¿, è¿è¡Œ:\nmake bitstream TARGET=digilent_arty USE_SYMBIFLOW=1\nå³å¯è·‘é€š. è‹¥å·²ç»æ’å…¥å¼€å‘æ¿, åˆ™è¿è¡Œ:\nmake prog TARGET=digilent_arty USE_SYMBIFLOW=1 EXTRA_LITEX_ARGS='--variant=a7-100'\nmake load BUILD_JOBS=4 TARGET=digilent_arty EXTRA_LITEX_ARGS='--variant=a7-100'\n\n\n\n\n\n\n\nImportant\n\n\n\n\n\nå¦‚æœä½ è·Ÿæˆ‘ä¸€æ ·ç”¨çš„æ˜¯ Arty A7-100T è€Œä¸æ˜¯ 35T, å¿…é¡»åŠ ä¸Š EXTRA_LITEX_ARGS='--variant=a7-100' å‚æ•° (è§ CFU Wiki), å¦åˆ™ç¨‹åºä¼šå¡åœ¨ make load è¿™ä¸€æ­¥, å¹¶ä¸”ä¼šä¸€ç›´å¡åœ¨è¿™é‡Œ (æŒ‰ enter ä¹Ÿæ²¡æœ‰ç”¨, åªèƒ½ä¸¤ä¸‹ Ctrl+C é€€å‡º):\n/home/merlin/fpga/CFU-Playground/soc/bin/litex_term --speed 3686400  --kernel /home/merlin/fpga/CFU-Playground/proj/proj_template/build/software.bin /dev/ttyUSB1\nå½“ç„¶å¡åœ¨è¿™é‡Œè¿˜æœ‰å¯èƒ½æ˜¯å…¶å®ƒé—®é¢˜: è§ Issue #787, Issue #775.",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#icesugar-up5k-å¼€å‘ç¯å¢ƒé…ç½®",
    "href": "env-setup/env-setup.html#icesugar-up5k-å¼€å‘ç¯å¢ƒé…ç½®",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "iCESugar-UP5K å¼€å‘ç¯å¢ƒé…ç½®",
    "text": "iCESugar-UP5K å¼€å‘ç¯å¢ƒé…ç½®\nèµ„æ–™:\n\nå®˜æ–¹ icesugar: é‡è¦! ç”¨å®ƒæ¥å­¦ä¹  iCESugar-UP5K å¼€å‘æ¿.\nMy TinyML Repo\n\n\nMacOS éƒ¨ç½²\nå¦‚æœä½ æ²¡æœ‰å®‰è£… Homebrew åŒ…ç®¡ç†å™¨, è¯·å…ˆå®‰è£… (ä¼šè‡ªåŠ¨å…ˆå®‰è£… Xcode å‘½ä»¤è¡Œå·¥å…·, è¾“å…¥å¯†ç çš„è¿‡ç¨‹ä¸å¯è§, è£…å®Œäº†è¦æŒ‰ç…§æç¤ºå°† brew æ·»åŠ åˆ° PATH ä¸­):\n/bin/bash -c \"$(curl -fsSL https://raw.githubusercontent.com/Homebrew/install/HEAD/install.sh)\"\nç›´æ¥æŒ‰ nextpnr ä¸­çš„ next-pnr-ice40 çš„è¯´æ˜å®‰è£…å³å¯. å¤§è‡´ä¸ºä»¥ä¸‹å‡ ä¸ªå‘½ä»¤ (å¯èƒ½æœ‰é—æ¼), é€æ¡æ‰§è¡Œ:\ngit clone https://github.com/YosysHQ/nextpnr.git\ncd nextpnr\n# May not be successful immediately\nbrew install cmake python boost eigen\ngit submodule update --init --recursive\nbrew install boost\n# These two lines just to make sure dependencies are installed\nbrew install eigen\nmkdir -p build && cd build\ncmake .. -DARCH=ice40 -DICESTORM_INSTALL_PREFIX=/usr -DICEBOX_DATADIR=/usr/share/fpga-icestorm/chipdb\n# May be some error, please solve by yourself using GPT.\nmake -j$(nproc)\n# Check if nextpnr-ice40 is built\nls -la nextpnr-ice40\n# Install placing, routing and binary database format files\nsudo make install\n\n\nUbuntu 24.04 å®ä½“æœºéƒ¨ç½²\næŒ‰ nextpnr ä¸­çš„ next-pnr-ice40 çš„è¯´æ˜å®‰è£…å³å¯. i.e., é€æ¡æ‰§è¡Œ:\ngit clone https://github.com/YosysHQ/nextpnr.git\nsudo apt update\nsudo apt install libboost-all-dev libboost-filesystem-dev libboost-program-options-dev libboost-iostreams-dev libboost-system-dev libboost-thread-dev libeigen3-dev\ngit submodule update --init --recursive\nmkdir -p build && cd build\nsudo apt install fpga-icestorm\ncmake .. -DARCH=ice40 -DICESTORM_INSTALL_PREFIX=/usr -DICEBOX_DATADIR=/usr/share/fpga-icestorm/chipdb\nmake -j$(nproc)\n# Check if nextpnr-ice40 is built\nls -la nextpnr-ice40\n# Install placing, routing and binary database format files\nsudo make install\n\n\nblink ä¾‹å­æµ‹è¯•\nç”¨ My TinyML Repo çš„ blink ä¾‹å­æµ‹è¯•ä¸€ä¸‹. å°† iCESugar å¼€å‘æ¿è¿æ¥åˆ°ç”µè„‘ (æ³¨æ„ä¸è¦ç”¨ JTAG è°ƒè¯•å™¨, ç›´æ¥ç”¨ C å£è¿æ¥ç”µè„‘). æŒ‰ä»¥ä¸‹æ–¹å¼ç”Ÿæˆæ¯”ç‰¹æµ blink.bin:\ncd iCESugar/examples/blink\nmake\nåœ¨ Ubuntu ä¸Šå¯é€šè¿‡ä»¥ä¸‹æ–¹å¼çƒ§å½•:\nsudo icesprog blink.bin\nåœ¨ MacOS ä¸Š, å¥½åƒå®‰è£…ä¸ä¸Š icesprog, ç›´æ¥å°† blink.bin æ‹·è´åˆ° iCESugar è™šæ‹Ÿç£ç›˜ä¸Šå³å¯çƒ§å½•.\n\n\n\n\n\n\n\nçƒ§å½•æ–¹æ³•æ³¨æ„\n\n\n\n\n\n\nUbuntu\nä¸€å®šè¦ç”¨ sudo icesprog! å•ç”¨ iceprog ä¼šæŠ¥é”™:\ninit..\nCan't find iCE FTDI USB device (vendor_id 0x0403, device_id 0x6010 or 0x6014).\nABORT.\nMacOS\næ³¨æ„ MacOS ä¸Š iceprog å’Œ icesprog çƒ§å½•å·¥å…·éƒ½ä¸èƒ½ç”¨!\nMacOS ä¸Šçš„çƒ§å½•å·¥å…· iceprog ä¸èƒ½è¯†åˆ«åˆ° FTDI è®¾å¤‡, è¿™å¯èƒ½æ˜¯ MacOS ä¸Šçš„ USB è®¾å¤‡æƒé™é—®é¢˜, æœ¬äººå°è¯•è¿‡å®‰è£… FTDI é©±åŠ¨, å®‰è£…æ‰‹å†Œè§è¿™é‡Œ. å®‰è£…çš„æ—¶å€™å¦‚æœä¸å°å¿ƒç‚¹äº† OK, å®‰è£…ç¨‹åºä¼šæç¤º â€œawaiting approvalâ€, è§£å†³æ–¹æ³•è§è¿™é‡Œ. ä½†æ˜¯å®‰è£…å¥½äº†, Mac è¿˜æ˜¯è¯†åˆ«ä¸åˆ°å¼€å‘æ¿.",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#vivado-vitis-hls-å®‰è£…-ubuntu-24.04",
    "href": "env-setup/env-setup.html#vivado-vitis-hls-å®‰è£…-ubuntu-24.04",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "Vivado & Vitis HLS å®‰è£… (Ubuntu 24.04)",
    "text": "Vivado & Vitis HLS å®‰è£… (Ubuntu 24.04)\n\nè¿™ä¸ªæ˜¯å¤‡é€‰é¡¹, ä¸ä¸¥æ ¼è¦æ±‚. æœ‰ä¸€è¯´ä¸€ Vivado çš„ block diagram ç•Œé¢è¿˜æ˜¯æŒºå¥½çš„ (\n\n\nå»å®˜ç½‘ä¸‹è½½æœ€æ–°çš„ Vivado 2025.1 å³å¯.\næ³¨æ„ Vitis HLS å·¥å…·å’Œ Vivado è½¯ä»¶æ˜¯åˆ†å¼€çš„! å®‰è£…è½¯ä»¶çš„æ—¶å€™æˆ‘ä»¬å¯ä»¥å…ˆé€‰æ‹© Vivado ML Enterprise, è£…å®Œä¹‹åç”¨å®ƒçš„ Add Design Tools or Devices å·¥å…·æ¥ upgrade:\n\n\n\nupgrade çš„æ—¶å€™è¦é€‰æ‹© Vitis Unified Software Platform!!\n\n\nå®‰è£…å®Œæˆå, ä¼šå‘ç° Vitis 2025.1 GUI (FigureÂ fig-vitis-gui) æ‰“ä¸å¼€, æˆ‘ä»¬éœ€è¦æ¢è¿™ä¸ªåº“: libstdc++, è§£å†³æ–¹æ³•å‚è€ƒ è¿™é‡Œ. å¤§è‡´çš„æ­¥éª¤å°±æ˜¯:\ncd &lt;installation_path&gt;/Xilinx/2025.1/Vitis/lib/lnx64.o/Ubuntu\nsudo -s\napt update && apt install libstdc++6:amd64\nmv libstdc++.so libstdc++.so.origin\nmv libstdc++.so.6 libstdc++.so.6.origin\nln -s /usr/lib/x86_64-linux-gnu/libstdc++.so.6\nln -s /usr/lib/x86_64-linux-gnu/libstdc++.so.6 libstdc++.so\n\n\n\n\n\n\n\n\n\nFigureÂ 1: Vitis çš„ GUI åœ¨ Ubuntu 24.04 ä¸Šæ‰“ä¸å¼€\n\n\n\n\nFigureÂ fig-vitis-gui æ‰“å¼€åçš„ç•Œé¢:\n\n\n\nVitis ç•Œé¢\n\n\nHLS å¼€å‘ç•Œé¢ (å¥½åƒè¿˜èƒ½æ¥å—?)\n\n\n\nHLS ç•Œé¢",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "verilog/verilog.html",
    "href": "verilog/verilog.html",
    "title": "Digital Circuit and Verilog æ•°å­—ç”µè·¯ä¸ Verilog",
    "section": "",
    "text": "Verilog",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>Digital Circuit and Verilog æ•°å­—ç”µè·¯ä¸ Verilog</span>"
    ]
  },
  {
    "objectID": "verilog/verilog.html#verilog",
    "href": "verilog/verilog.html#verilog",
    "title": "Digital Circuit and Verilog æ•°å­—ç”µè·¯ä¸ Verilog",
    "section": "",
    "text": "è¯­æ³•æ³¨æ„\nOngoing",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>Digital Circuit and Verilog æ•°å­—ç”µè·¯ä¸ Verilog</span>"
    ]
  },
  {
    "objectID": "verilog/verilog.html#verilog-è¯­æ³•çš„ç”µè·¯å¯¹åº”",
    "href": "verilog/verilog.html#verilog-è¯­æ³•çš„ç”µè·¯å¯¹åº”",
    "title": "Digital Circuit and Verilog æ•°å­—ç”µè·¯ä¸ Verilog",
    "section": "Verilog è¯­æ³•çš„ç”µè·¯å¯¹åº”",
    "text": "Verilog è¯­æ³•çš„ç”µè·¯å¯¹åº”",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>Digital Circuit and Verilog æ•°å­—ç”µè·¯ä¸ Verilog</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html",
    "href": "cc-fpga/cc-fpga.html",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "",
    "text": "FPGA Structure ç»“æ„",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html#ç¼–è¯‘è¿‡ç¨‹",
    "href": "cc-fpga/cc-fpga.html#ç¼–è¯‘è¿‡ç¨‹",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "ç¼–è¯‘è¿‡ç¨‹",
    "text": "ç¼–è¯‘è¿‡ç¨‹\n\nSynthesis ç»¼åˆ\n\nåŠ¨æœº: FPGA ä¸æ‡‚ â€œè¡Œä¸ºâ€, å®ƒéœ€è¦çš„æ˜¯ â€œä½ æƒ³ç”¨å“ªäº›é—¨, æ€ä¹ˆè¿çº¿â€. æ‰€ä»¥ Synthesis æ˜¯å°†ä½ å†™çš„ .v é€»è¾‘ç¿»è¯‘æˆå„ç§ Logic gates åº”è¯¥å¦‚ä½•è¿æ¥ (é—¨çº§ç½‘è¡¨) çš„è¿‡ç¨‹ (ä»¥ .json æ ¼å¼è¾“å‡º).",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-cpu/cc-cpu.html",
    "href": "cc-cpu/cc-cpu.html",
    "title": "CPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "Test\nOngoing",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>7</span>Â  <span class='chapter-title'>CPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-gpu/cc-gpu.html",
    "href": "cc-gpu/cc-gpu.html",
    "title": "GPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "Useful Links\nOngoing",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>7</span>Â  <span class='chapter-title'>GPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html",
    "href": "glossary/glossary.html",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "",
    "text": "General Terms",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#general-terms",
    "href": "glossary/glossary.html#general-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "",
    "text": "CFU: Custom Function Unit (è‡ªå®šä¹‰åŠŸèƒ½å•å…ƒ). ä¸º ML æŸäº›è€—æ—¶çš„è®¡ç®— (å¦‚å·ç§¯ã€çŸ©é˜µä¹˜æ³•ã€ä½æ“ä½œç­‰) å®šåˆ¶çš„æŒ‡ä»¤åŠ é€Ÿç¡¬ä»¶æ¨¡å—.\n\nä¸€æ—¦ä¸»å¤„ç†å™¨æ‰§è¡Œåˆ°ç‰¹å®šçš„ CFU æŒ‡ä»¤ï¼Œå°±ä¼šå°†æ•°æ®å‘é€ç»™ CFU å¤„ç†ï¼Œç„¶å CFU è¿”å›ç»“æœ.\nFPU: Floating Point Unit (æµ®ç‚¹è¿ç®—å•å…ƒ), æ˜¯ CPU ä¸­ä¸“é—¨å¤„ç†æµ®ç‚¹æ•°è¿ç®—çš„ç¡¬ä»¶ç»„ä»¶.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#fpga-terms",
    "href": "glossary/glossary.html#fpga-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "FPGA Terms",
    "text": "FPGA Terms\n\nGeneral\n\nTfLM: TensorFlow Lite for Microcontrollers.\n\nPDTI8: Person DeTection Int 8\n\nGateware: ç”¨è½¯ä»¶ç¼–å†™çš„ç¡¬ä»¶ç”µè·¯. (æ—¢ä¸æ˜¯ Software, ä¹Ÿä¸æ˜¯ Hardware).\nHPS: High Performance System.\n\nPLATFORMS=common_soc sim hps, ä¸‰ä¸ªå¹³å°. common_soc æŒ‡æ ‡å‡†çš„ FPGA å¼€å‘å¹³å°; sim æŒ‡ç”¨ Verilator è¿›è¡Œè½¯ä»¶ä»¿çœŸ.\n\nSoC (System on Chip) ç‰‡ä¸Šç³»ç»Ÿ: æ¯”å¦‚ ZYNQ, ä¸€å—ç¡…èŠ¯ç‰‡ å°±å¯ä»¥å®ç°æ•´ä¸ªç³»ç»Ÿçš„åŠŸèƒ½ (è€Œä¸æ˜¯è¦ç»„åˆå¤šä¸ªèŠ¯ç‰‡).\n\n\n\nInterface\n\nPMOD (Peripheral Module) æ¥å£: ä¸€ç»„ 2*6 æ’é’ˆçš„å¼•è„š PMOD. å®šä¹‰äº†ç”µæºã€åœ°çº¿ã€ä»¥åŠæœ€å¤š 8 æ¡å¯ç”¨äºé€šä¿¡çš„ä¿¡å·çº¿. PMODæ¨¡å—é€šå¸¸é€šè¿‡ SPIã€I2C æˆ– GPIO (é€šç”¨æ•°å­—è¾“å…¥è¾“å‡º) ä¸ä¸»æ§é€šä¿¡. ä½ å¯ä»¥ä¹°åˆ°å¾ˆå¤šæ”¯æŒ PMOD çš„æ¨¡å—, å¦‚ä¼ æ„Ÿå™¨ã€æ˜¾ç¤ºå±ã€å­˜å‚¨å™¨ç­‰.\nJTAG æ¥å£: ä¸€ç§ç”¨äºè°ƒè¯•å’Œç¼–ç¨‹çš„æ ‡å‡†æ¥å£.\nAXI (Advanced eXtensible Interface) æ¥å£: CPU ä¸å¤–è®¾ (å†…å­˜æ§åˆ¶å™¨, DMA, CFU, IP æ ¸) ä¹‹é—´çš„é€šä¿¡åè®®.\n\næ¯”å¦‚ ZYNQ çš„ PS (Processing System) å’Œ PL (Programmable Logic) ä¹‹é—´çš„é€šä¿¡å°±æ˜¯é€šè¿‡ AXI æ¥å£.\n\n\n\n\nFile formats\n\n.pcf æ–‡ä»¶: Physical Constraints File. .pcf æ–‡ä»¶å‘Šè¯‰å·¥å…·ï¼šVerilog ä¸­çš„æŸä¸ªé€»è¾‘ä¿¡å·ï¼Œç‰©ç†ä¸Šåº”è¯¥æ¥åˆ° FPGA çš„å“ªä¸ª pin. æ¯”å¦‚:\nset_io D1 B5\nè¡¨ç¤ºæŠŠ D1 (åœ¨ .v æ–‡ä»¶ä¸­å®šä¹‰çš„) ä¿¡å·è¿æ¥åˆ° FPGA çš„ B5 å¼•è„š.\n\n.xdc æ–‡ä»¶: Xilinx Design Constraints File. Vivado å·¥å…·ä½¿ç”¨çš„çº¦æŸæ–‡ä»¶.\n\n\n\n\nHDL\n\nHLS: High-Level Synthesis. ç”¨ C/C++ ç­‰é«˜çº§è¯­è¨€æ¥å†™ç¡¬ä»¶ç”µè·¯è®¾è®¡.\n\nSpinalHDL: ä¸€ç§ Hardware Description Language (HDL, scala çš„ä¸€ç§ DSL (Domain Specific Language)). å¯ç”¨æ¥ç”Ÿæˆæ›´åº•å±‚çš„ Verilog ä»£ç .\n\nScala: å…¶å®è¿™æ‰æ˜¯ SpinalHDL çš„è¯­è¨€. SpinalHDL åªæ˜¯ç”¨ scala æ¥æ„å»ºäº†ä¸€ä¸ªç”µè·¯.\n\nScalac: Scala ç¼–è¯‘å™¨.\nsbt: Scala Build Tool. é…ç½®ä¾èµ–ã€æ’ä»¶å’Œè°ƒç”¨ Scalac.\nMill: è·Ÿ sbt ç±»ä¼¼, ä½†æ›´è½»é‡.\n\nVexRiscv Soft CPU: ç”¨ SpinalHDL å†™çš„ä¸€ä¸ª é«˜åº¦å¯é…ç½®çš„ RISC-V soft CPU å†…æ ¸ (soft çš„æ„æ€å°±æ˜¯ CPU ä¸æ˜¯ç¡¬ä»¶ç„Šæ­»çš„ (â€œhard CPUâ€) , è€Œæ˜¯éƒ¨ç½²åœ¨ FPGA ä¸Šå¯ä»¥æ”¹å˜ç»“æ„çš„).\nIP Core: Intellectual Property Core. ç”±ä¸€æ–¹ (å¼€å‘è€…æˆ–å…¬å¸) è®¾è®¡ï¼Œå¹¶é€šè¿‡è®¸å¯æˆæƒç»™å…¶ä»–è®¾è®¡è€…ä½¿ç”¨ã€‚å¸¸è§çš„ IP æ ¸åŒ…æ‹¬ CPU å†…æ ¸ã€ä»¥å¤ªç½‘æ§åˆ¶å™¨ã€å†…å­˜æ§åˆ¶å™¨ç­‰.\n\nSoft IP: è½¯æ ¸\nHard IP: ç¡¬æ ¸\n\n\nAmaranth: ä¸€ä¸ª Python åº“, ä¹Ÿæ˜¯ç”¨äºç¡¬ä»¶æè¿°å’Œè®¾è®¡. å¯ç”Ÿæˆ Verilog ä»£ç .\n\nRTL: Register Transfer Level. é€šä¿—è¯´å°±æ˜¯ verilog ä»£ç çš„æŠ½è±¡ç¨‹åº¦æ°´å¹³.\n\n\n\n\nFPGA Principles\n\nPARï¼š Place and Route. å¸ƒå±€å¸ƒçº¿.\n\n\n\nFPGA Structure ç»“æ„\n\nBLE, CLB (Slice, LAB, ALM), SB: è§ FPGA åŸç†é€Ÿæˆ.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#submodules-é¡¹ç›®ä¸­ç”¨åˆ°çš„æ ¸å¿ƒå­æ¨¡å—",
    "href": "glossary/glossary.html#submodules-é¡¹ç›®ä¸­ç”¨åˆ°çš„æ ¸å¿ƒå­æ¨¡å—",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "Submodules é¡¹ç›®ä¸­ç”¨åˆ°çš„æ ¸å¿ƒå­æ¨¡å—",
    "text": "Submodules é¡¹ç›®ä¸­ç”¨åˆ°çš„æ ¸å¿ƒå­æ¨¡å—\n\nè¯¥é¡¹ç›®é‡åº¦ä½¿ç”¨äº†ä»¥ä¸‹å¼€æºé¡¹ç›®, FPGA å¼€æºæ˜¯ä¸€ä¸ªå¾ˆå¤§çš„å·¥ç¨‹, æ„Ÿè°¢æ‰€æœ‰å¼€æºè€…!\n\n\nverilator: å°† verilog ä»£ç å˜æˆ C++ ä»£ç , ç„¶åç¼–è¯‘å¹¶è¿è¡Œåœ¨ CPU ä¸Šè¿›è¡Œä»¿çœŸ, æ¨¡æ‹Ÿå‡ºæ—¶é’Ÿã€å¯„å­˜å™¨é€»è¾‘ã€å¤–è®¾äº¤äº’ç­‰è¡Œä¸º.\niverilog (Icarus Verilog): ä¹Ÿæ˜¯ä»¿çœŸ (ä½†ä¸è¾“å‡º C ä»£ç ):\niverilog -o blink.vvp blink.v blink_tb.v\n# ç”Ÿæˆ vcd æ–‡ä»¶å¯é…åˆ GTKWave æŸ¥çœ‹æ³¢å½¢\nvvp blink.vvp\nopenFPGALoader: ç”¨äºå°†æ¯”ç‰¹æµçƒ§å½•åˆ° FPGA (ä½†ä¸èƒ½è°ƒè¯•).\n# ç¤ºä¾‹ï¼š\nopenFPGALoader -b arty arty_bitstream.bit      # SRAM åŠ è½½\nopenFPGALoader -b arty -f arty_bitstream.bit   # å†™å…¥ flash\nopenocd: Open On-Chip Debugger. ç”¨äºè°ƒè¯• FPGA çš„å·¥å…·. æ”¯æŒ JTAG æ¥å£.\nä¸‰ä¸ªç«¯åˆ°ç«¯çš„å·¥å…·é“¾:\n\nVivado: IDE, é—­æº.\nyosysHQ (Yosys Open SYnthesis Suite Headquarters): yyds!! ä¸€ä¸ªå¼€æºçš„ EDA å·¥å…·é“¾. å­é¡¹ç›®åŒ…æ‹¬:\n\nicestorm: ç”¨äºé’ˆå¯¹ Lattice iCE40 FPGA å®ç°å®Œå…¨çš„ç«¯åˆ°ç«¯å¼€æºæµç¨‹, ä» Verilog åˆ° bitstream, å†çƒ§å†™åˆ° FPGA æ¿å¡ä¸Š. ä»¥ä¸‹æ¯ä¸€ä¸ªå‘½ä»¤éƒ½æ˜¯ä¸€ä¸ªå•ç‹¬çš„ repo!!\n# yosys ç»¼åˆ (å°† verilog è½¬æ¢ä¸ºç½‘è¡¨ .json)\nyosys -p 'synth_ice40 -top blink -json blink.json' blink.v\n# nextpnr å¸ƒå±€å¸ƒçº¿ (ç”Ÿæˆ bitstream çš„ä¸­é—´æ–‡ä»¶ .asc)\nnextpnr-ice40 --up5k --json blink.json --pcf blink.pcf --asc blink.asc\n# icepack æ‰“åŒ… (ç”Ÿæˆ bitstream .bin)\nicepack blink.asc blink.bin\n# icesprog çƒ§å†™ (å°† bitstream å†™å…¥ FPGA)\nsudo icesprog blink.bin\n\nF4PGA: ä»¥å‰å« Symbiflow, æ—¨åœ¨ä¸ºå¤šå®¶ FPGA ä¾›åº”å•† (Xilinx 7 ç³»åˆ—ã€Lattice iCE40/ECP5ã€QuickLogic EOS S3 ç­‰) æä¾›ç»Ÿä¸€ã€åŠŸèƒ½å®Œå¤‡ã€å¯æ‰©å±•ä¸”æ— éœ€ä¸“æœ‰è½¯ä»¶çš„ç«¯åˆ°ç«¯å¼€å‘æµç¨‹.\n\né‡Œé¢å¤§é‡ä½¿ç”¨äº† YosysHQ çš„å·¥å…·.\n\n\nSpinalHDL: ä¸€ä¸ªåŸºäº Scala çš„ç¡¬ä»¶æè¿°è¯­è¨€ (HDL), ç”¨äºç”Ÿæˆ Verilog ä»£ç . SpinalHDL æä¾›äº†æ›´é«˜çº§çš„æŠ½è±¡å’Œæ›´å¼ºå¤§çš„åŠŸèƒ½, ä½¿å¾—ç¡¬ä»¶è®¾è®¡æ›´åŠ çµæ´»å’Œå¯æ‰©å±•.\n\nVexRiscv:\n\nLitex: æ”¯æŒç”¨ Python è„šæœ¬æ‹¼è£…å‡ºå®Œæ•´çš„ SoC.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html",
    "href": "yolo/yolo.html",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "",
    "text": "Task Objective ä»»åŠ¡ç›®æ ‡",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>9</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html#task-objective-ä»»åŠ¡ç›®æ ‡",
    "href": "yolo/yolo.html#task-objective-ä»»åŠ¡ç›®æ ‡",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "",
    "text": "è¯†åˆ«ä¸œè¥¿æ˜¯ä»€ä¹ˆ\nå°†ä¸œè¥¿çš„ä½ç½®æ¡†èµ·æ¥\n\n\nä¸¤ç±»æ–¹æ³•\nè§£å†³è¿™ä¸ªé—®é¢˜çš„æ–¹æ³•æœ‰ä¸¤ç±»:\n\nOne-stage: æ¨ç†é€Ÿåº¦å¿«, å¯å®æ—¶\n\nE.g., YOLO, SSD, RetinaNet\n\nTwo-stage: å‡†ç¡®ç‡é«˜\n\nRegion Proposal å€™é€‰åŒº: å…ˆä»å›¾ç‰‡ä¸­æå–å‡ºå¯èƒ½åŒ…å«ç›®æ ‡çš„ 1000-2000 ä¸ªåŒºåŸŸ, ç„¶åå¯¹æ¯ä¸ªå€™é€‰åŒºè¿›è¡Œç›®æ ‡å¯¹è±¡è¯†åˆ«æ“ä½œ.\nE.g., Faster R-CNN, Mask R-CNN, Cascade R-CNN\n\n\n\n\n\nOne stage å’Œ Two stage æµç¨‹æ¡†å›¾å¯¹æ¯”\n\n\n\n\n\n\n\nMSCOCO æ•°æ®é›†æœ‰ç‰©ä½“åå­—å’Œä½ç½®æ ‡æ³¨\n\n\n\n\næŸå¤±å‡½æ•°\n\n\n\näº¤å¹¶æ¯”ç”¨æ¥è¡¡é‡é¢„æµ‹åœ°å¥½ä¸å¥½",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>9</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html#yolo-v1",
    "href": "yolo/yolo.html#yolo-v1",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "YOLO V1",
    "text": "YOLO V1\n\nNetwork Structure ç½‘ç»œç»“æ„\n\n\n\n\n\n\nFigureÂ 1: YOLO V1 çš„ç½‘ç»œç»“æ„ [1]\n\n\n\n\n\n\n\n\n\nFigureÂ 2: FigureÂ fig-yolo-v1 çš„ Back-Bone ç½‘ç»œå…¶å®æ˜¯è‹¥å¹²çš„å·ç§¯ç½‘ç»œ [2]\n\n\n\nè¯´æ˜:\n\nFigureÂ fig-back-bone: -s-2 è¡¨ç¤º stride æ­¥é•¿ä¸º 2.\nè¾“å…¥è¾“å‡º:\n\nè¾“å…¥æ˜¯ä¸€å¼ æ­£æ–¹å½¢çš„å›¾ç‰‡ (é•¿å®½åƒç´ å„ä¸º \\(448\\), æœ‰ 3 ä¸ªé€šé“: RGB).\nè¾“å‡ºçš„ tensor å¤§å°ä¸º \\(7 \\times 7 \\times 30\\)\n\n\n\n\nLabel Tensor æ ‡ç­¾å¼ é‡\n\nMSCOCO æ•°æ®é›†éœ€è¦å…ˆè½¬æ¢æˆå¦å¤–ä¸€ç§å½¢å¼ (FigureÂ fig-yolo-v1-data-labeling) å†å–‚ç»™ TOLO V1 ç¥ç»ç½‘ç»œ (å³æ¢ä¸€ç§å½¢å¼æ‰“æ ‡ç­¾è€Œå·²).\n\n\n\n\n\n\nFigureÂ 3: YOLO V1: \\(S = 7\\), æ€»å…±\n\n\n\næ¯å¼ å›¾ç‰‡éƒ½æœ‰ \\(S \\times S = 49\\) ä¸ª grid cell, æ¯ä¸€ä¸ª grid cell éƒ½è¢«ä¸€ä¸ª \\(30 \\times 1\\) çš„å‘é‡æè¿°, ç›¸å½“äºä¸€å¼ å›¾ç‰‡éƒ½å¯¹åº”äº†ä¸€ä¸ª \\(7 \\times 7 \\times 30\\) çš„ label tensor.\n\nFigureÂ fig-back-bone ä¸­ç½‘ç»œçš„è¾“å‡ºä¹Ÿæ˜¯ä¸€ä¸ª \\(7 \\times 7 \\times 30\\) çš„ tensor, ä½†è¿™æ˜¯ Prediction Tensor é¢„æµ‹å¼ é‡ (sec-prediction-tensor), ä¸èƒ½æ··ä¸ºä¸€è°ˆ.\n\nå¦‚æœæœ‰ä¸¤ä¸ªç‰©ä½“çš„ä¸­å¿ƒç‚¹éƒ½è½åœ¨åŒä¸€ä¸ª grid cell ä¸­, YOLO V1 åªä¼šä¿ç•™å…¶ä¸­ä¸€ä¸ª.\n\n\n\nPrediction Tensor é¢„æµ‹å¼ é‡\n\n\n\n\n1. ä¸Šä¸‹æ±‚ç´¢ç”µå­Er (2025) [YOLO V1] æ•°æ®æ ‡æ³¨å’Œè¾“å‡ºå¼ é‡_å“”å“©å“”å“©_bilibili\n\n\n2. Redmon J, Divvala S, Girshick R, Farhadi A (2016) You only look once: Unified, real-time object detection",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>9</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "hls-design/HLS-design.html",
    "href": "hls-design/HLS-design.html",
    "title": "HLS Design FPGA å¹¶è¡Œç¼–ç¨‹",
    "section": "",
    "text": "Test\nOngoing",
    "crumbs": [
      "ML Accelerators",
      "<span class='chapter-number'>10</span>Â  <span class='chapter-title'>HLS Design FPGA å¹¶è¡Œç¼–ç¨‹</span>"
    ]
  },
  {
    "objectID": "cfu-proj-struct/cfu-proj-struct.html",
    "href": "cfu-proj-struct/cfu-proj-struct.html",
    "title": "CFU-Playground å·¥ç¨‹ç»“æ„",
    "section": "",
    "text": "Folder æ–‡ä»¶å¤¹æè¿°",
    "crumbs": [
      "CFU Playground",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>CFU-Playground å·¥ç¨‹ç»“æ„</span>"
    ]
  },
  {
    "objectID": "cfu-proj-struct/cfu-proj-struct.html#folder-æ–‡ä»¶å¤¹æè¿°",
    "href": "cfu-proj-struct/cfu-proj-struct.html#folder-æ–‡ä»¶å¤¹æè¿°",
    "title": "CFU-Playground å·¥ç¨‹ç»“æ„",
    "section": "",
    "text": "soc: å­˜æ”¾ä¸€ä¸ªå®Œæ•´çš„ CPU çš„ verilog è®¾è®¡.\n\næœ‰å¾ˆå¤šç§ CPU, æ¯”å¦‚å¸¦æˆ–ä¸å¸¦ CFU æ¥å£çš„.",
    "crumbs": [
      "CFU Playground",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>CFU-Playground å·¥ç¨‹ç»“æ„</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html#fpga-structure-ç»“æ„",
    "href": "cc-fpga/cc-fpga.html#fpga-structure-ç»“æ„",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "",
    "text": "PL (Programmable Logic) å¯ç¼–ç¨‹éƒ¨åˆ†\nè¿™ä¸ªéƒ¨åˆ†æ˜¯æˆ‘ä»¬å­¦ FPGA ç»“æ„ç»å¸¸çœ‹åˆ°çš„, è¦ç†æ¸…ä¸€ä¸‹å‡ ä¸ªæ¦‚å¿µ:\n\nBLE (Basic Logic Element): åŸºæœ¬é€»è¾‘å•å…ƒ. LUT å’Œ FF çš„ã€Œç»å…¸ã€çš„ç»„åˆ.\n\nè§ FigureÂ fig-ble, æ–¹æ¡†ä»£è¡¨ LUT (Look up Table), æœ¬è´¨ä¸Šå°±æ˜¯ä¸€ä¸ª Mux (Multiplexer, å¤šè·¯é€‰æ‹©å™¨).\nçº¢è‰²çš„ä½ç½®å°†æ¥çš„ bitstream ä¼šå†™å…¥ (ç”¨æ¥é…ç½®è¿™ä¸ª BLE çš„åŠŸèƒ½), i0-i3 æ˜¯è¿™ä¸ª BLE çš„è¾“å…¥, å³è¾¹æ˜¯è¾“å‡º.\n\n\n\n\n\n\nFigureÂ 1: è¿™ä¸ª BLE ç”± LUT-4 å’Œ D-FF ç»„æˆ\n\n\n\n\nCLB (Configurable Logic Block, Xilinx) å¯é…ç½®é€»è¾‘å—: ä¸€ä¸ªæˆ–è€…å¤šä¸ª BLE çš„ç»„åˆ.\n\nä¹Ÿå« Slice (Vivado HLS) æˆ– LAB (Logic Array Block) æˆ– ALM (Adaptive Logic Module, Intel).\n\n\n\n\n\n\n\n\nç”± 1 ä¸ª BLE æ„æˆçš„ CLB (e.g.Â Xilinx Spartan 6)\n\n\n\n\n\n\n\nç”± 4 ä¸ª BLE æ„æˆçš„ CLB\n\n\n\n\n\n\nSB (SwitchBox): è¿æ¥ä¸åŒ CLB çš„å¼€å…³ç›’.\n\n\n\n\n\n\nFigureÂ 2: Slice (è“è‰²) å’Œå…¶å‘¨å›´çš„ SB (SwitchBox) [1]\n\n\n\n\n\n\n\n\n\nFigureÂ fig-slice-sb çš„æ”¾å¤§ç»“æ„\n\n\n\n\nPS (Processing System) å¤„ç†å™¨éƒ¨åˆ†",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html#some-products-ä¸€äº›äº§å“",
    "href": "cc-fpga/cc-fpga.html#some-products-ä¸€äº›äº§å“",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "Some Products ä¸€äº›äº§å“",
    "text": "Some Products ä¸€äº›äº§å“\n\nZYNQ\n\n\n\n\n1. Kastner R, Matai J, Neuendorffer S (2018) Parallel Programming for FPGAs. ArXiv e-prints",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  }
]