
module datapath(
	input logic reset, clk,
	input logic [4:0] a1, a2, a3,
	input logic [24:0] Imm,
	input logic [31:0] ReadData,
	//control input
	input logic PCSrc,
	input logic ALUSrcA, ALUSrcB,
	input logic PCTargetSrc, RegWrite,
	input logic [1:0] ResultSrc,
	input logic [2:0] ImmSrc, LdStrSrc,
	input logic [3:0] ALUControl,
	//output
	output logic [31:0] ALUResult,
	output logic [31:0] WriteData
	);
	
	