{"vcs1":{"timestamp_begin":1741688710.312002291, "rt":5.58, "ut":5.26, "st":0.24}}
{"vcselab":{"timestamp_begin":1741688715.968275060, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741688716.306235209, "rt":0.28, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741688710.003193586}
{"VCS_COMP_START_TIME": 1741688710.003193586}
{"VCS_COMP_END_TIME": 1741688716.652684476}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378572}}
{"vcselab": {"peak_mem": 174728}}
