// Seed: 436278406
module module_0 (
    input  wand id_0,
    output tri0 id_1
);
  id_3 :
  assert property (@(posedge id_3) 1 || id_3 == 1 < 1)
  else $display;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1,
    input  wor  id_2,
    input  tri0 id_3
);
  id_5 :
  assert property (@(posedge 1 == 1) 1 * 1)
  else $display(1 == id_2);
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
module module_2 (
    input wand id_0,
    input wor id_1,
    output supply1 id_2
);
  tri0 id_4;
  always_ff @(posedge id_1) begin : LABEL_0
    #1 id_4 = 1'b0;
  end
  wire id_5;
  wire id_6;
  tri0 id_7;
  assign id_7 = 1 ? id_1 : id_1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
