0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/bry_0/Desktop/computer/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/28F640P30.v,1542971727,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/sram_model.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/clock.v,1542973173,verilog,,,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/BankLib.h,1542971727,verilog,,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1542971727,verilog,,,,,,,,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/TimingData.h,1542971727,verilog,,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/UserData.h,1542971727,verilog,,,,,,,,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/data.h,1542971727,verilog,,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/include/def.h,1542971727,verilog,,,,,,,,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/sram_model.v,1542971727,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/clock.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/pc_reg.v,,pll_example,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,,pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1542971727,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/vga.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/async.v,1542972609,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/cpu.v,1542972609,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sim_1/new/28F640P30.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,cpu,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,1542971859,verilog,,,,,,,,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/ex.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/id_ex.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,ex,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/ex_mem.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/if_id.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,ex_mem,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/id.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/ex_mem.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,id,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/id_ex.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/mem.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,id_ex,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/if_id.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/inst_rom.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,if_id,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/inst_rom.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/regfile.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,inst_rom,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/mem.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/mem_wb.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,mem,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/mem_wb.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/thinpad_top.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,mem_wb,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/pc_reg.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/id.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,pc_reg,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/regfile.v,1542971859,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/ex.v,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/defines.vh,regfile,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/thinpad_top.v,1542972404,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/async.v,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/vga.v,1542971727,verilog,,C:/Users/bry_0/Desktop/computer/thinpad_top.srcs/sources_1/new/cpu.v,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
