

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ed51fb52abfed78e1ccd9a583827af79  /home/gpgpu-sim/ispass2009-benchmarks/bin/release/NN
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=NN.cu
self exe links to: /home/gpgpu-sim/ispass2009-benchmarks/bin/release/NN
Running md5sum using "md5sum /home/gpgpu-sim/ispass2009-benchmarks/bin/release/NN "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/ispass2009-benchmarks/bin/release/NN > _cuobjdump_complete_output_jtESZE"
Parsing file _cuobjdump_complete_output_jtESZE
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_30
Adding identifier: NN.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: NN.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: NN.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: NN.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: NN.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: NN.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeFourthLayerPfS_S_ : hostFun 0x0x401950, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "kernelTemplate" from 0x100 to 0x164 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "kernelTemplate2" from 0x180 to 0x1e4 (global memory space) 2
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeFirstLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x268 (_1.ptx:126) @%p1 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:129) cvt.f64.f32 %fd1, %f52;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x298 (_1.ptx:136) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (_1.ptx:202) cvt.f64.f32 %fd3, %f53;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x350 (_1.ptx:175) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (_1.ptx:202) cvt.f64.f32 %fd3, %f53;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeFirstLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeSecondLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x768 (_1.ptx:374) @%p6 bra BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x770 (_1.ptx:377) cvt.f64.f32 %fd1, %f57;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x798 (_1.ptx:384) @%p7 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c0 (_1.ptx:450) cvt.f64.f32 %fd3, %f58;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x850 (_1.ptx:423) bra.uni BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c0 (_1.ptx:450) cvt.f64.f32 %fd3, %f58;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeSecondLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeThirdLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd08 (_1.ptx:648) @%p1 bra BB2_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_1.ptx:651) cvt.f64.f32 %fd1, %f67;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xd38 (_1.ptx:658) @%p2 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (_1.ptx:724) cvt.f64.f32 %fd3, %f68;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xdf0 (_1.ptx:697) bra.uni BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (_1.ptx:724) cvt.f64.f32 %fd3, %f68;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeThirdLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeFourthLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1290 (_1.ptx:917) @%p1 bra BB3_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1298 (_1.ptx:920) cvt.f64.f32 %fd1, %f67;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12c0 (_1.ptx:927) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_1.ptx:993) cvt.f64.f32 %fd3, %f68;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1378 (_1.ptx:966) bra.uni BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_1.ptx:993) cvt.f64.f32 %fd3, %f68;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeFourthLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_otOuF5"
Running: cat _ptx_otOuF5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_dPjalw
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_dPjalw --output-file  /dev/null 2> _ptx_otOuF5info"
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=28, lmem=0, smem=0, cmem=304
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=22, lmem=0, smem=0, cmem=284
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=33, lmem=0, smem=0, cmem=300
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=46, lmem=0, smem=0, cmem=292
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_otOuF5 _ptx2_dPjalw _ptx_otOuF5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeThirdLayerPfS_S_ : hostFun 0x0x4018c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeSecondLayerPfS_S_ : hostFun 0x0x401830, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeFirstLayerPfS_S_ : hostFun 0x0x4017a0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61d180; deviceAddress = kernelTemplate; deviceName = kernelTemplate
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61d200; deviceAddress = kernelTemplate2; deviceName = kernelTemplate2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate2 (100 bytes) to name mapping
FAIL! data/t10k-images-idx3-ubyte NOT FOUND!
