Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 23 18:34:17 2025
| Host         : RaviAcer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file {E:/0aCrashedHP/0a_ResumePreparation2020/00a2024/pixxel/assignment/vfiles/run with success/timing_report.txt}
| Design       : top2
| Device       : 7a200t-sbv484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)

reset_n


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                10667        0.059        0.000                      0                10667        1.646        0.000                       0                  3733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_100mhz  {0.000 5.000}        10.000          100.000         
clk_200mhz  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz          0.633        0.000                      0                  237        0.059        0.000                      0                  237        4.146        0.000                       0                   123  
clk_200mhz          0.078        0.000                      0                 6965        0.081        0.000                      0                 6965        1.646        0.000                       0                  3610  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100mhz         clk_100mhz               8.225        0.000                      0                   15        0.607        0.000                      0                   15  
**async_default**  clk_200mhz         clk_200mhz               0.454        0.000                      0                 3450        0.561        0.000                      0                 3450  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_100mhz    
(none)        clk_200mhz    clk_100mhz    
(none)                      clk_200mhz    
(none)        clk_100mhz    clk_200mhz    
(none)        clk_200mhz    clk_200mhz    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_rst_busy
                            (output port clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.849ns (54.434%)  route 1.548ns (45.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.040ns
  Clock Path Skew:        -4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.723     4.894    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y212         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_fdre_C_Q)         0.379     5.273 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=2, routed)           1.548     6.821    wr_rst_busy_OBUF
    E18                                                               r  wr_rst_busy_OBUF_inst/I
    E18                  OBUF (Prop_obuf_I_O)         1.470     8.292 r  wr_rst_busy_OBUF_inst/O
                         net (fo=0)                   0.000     8.292    wr_rst_busy
    E18                                                               r  wr_rst_busy (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.040     8.925    
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 2.230ns (57.437%)  route 1.653ns (42.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 14.425 - 10.000 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512     4.683    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     6.808 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.942     7.750    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][4]
    SLICE_X8Y164                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/I1
    SLICE_X8Y164         LUT4 (Prop_lut4_I1_O)        0.105     7.855 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.711     8.565    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.411    14.425    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.238    14.663    
                         clock uncertainty           -0.035    14.628    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.641    13.987    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 2.230ns (59.182%)  route 1.538ns (40.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 14.425 - 10.000 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512     4.683    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     6.808 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.009     7.817    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][5]
    SLICE_X8Y164                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/I1
    SLICE_X8Y164         LUT4 (Prop_lut4_I1_O)        0.105     7.922 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.529     8.451    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.411    14.425    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.238    14.663    
                         clock uncertainty           -0.035    14.628    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.641    13.987    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 2.230ns (60.072%)  route 1.482ns (39.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 14.425 - 10.000 ) 
    Source Clock Delay      (SCD):    4.689ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518     4.689    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y65         RAMB18E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.814 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.947     7.761    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X10Y162                                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/I0
    SLICE_X10Y162        LUT4 (Prop_lut4_I0_O)        0.105     7.866 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.535     8.401    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.411    14.425    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.238    14.663    
                         clock uncertainty           -0.035    14.628    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.641    13.987    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 2.230ns (61.314%)  route 1.407ns (38.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 14.425 - 10.000 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512     4.683    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.808 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.714     7.522    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][6]
    SLICE_X8Y164                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/I1
    SLICE_X8Y164         LUT4 (Prop_lut4_I1_O)        0.105     7.627 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.693     8.320    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.411    14.425    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.238    14.663    
                         clock uncertainty           -0.035    14.628    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.641    13.987    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 2.230ns (62.311%)  route 1.349ns (37.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 14.425 - 10.000 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512     4.683    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.125     6.808 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.884     7.692    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][3]
    SLICE_X8Y163                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/I1
    SLICE_X8Y163         LUT4 (Prop_lut4_I1_O)        0.105     7.797 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.465     8.262    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.411    14.425    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.238    14.663    
                         clock uncertainty           -0.035    14.628    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.641    13.987    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 2.230ns (62.520%)  route 1.337ns (37.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 14.425 - 10.000 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512     4.683    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     6.808 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.855     7.663    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][1]
    SLICE_X10Y162                                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/I1
    SLICE_X10Y162        LUT4 (Prop_lut4_I1_O)        0.105     7.768 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.481     8.250    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.411    14.425    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.238    14.663    
                         clock uncertainty           -0.035    14.628    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.641    13.987    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 2.230ns (63.064%)  route 1.306ns (36.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 14.425 - 10.000 ) 
    Source Clock Delay      (SCD):    4.689ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518     4.689    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y65         RAMB18E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.814 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.829     7.643    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X10Y162                                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/I0
    SLICE_X10Y162        LUT4 (Prop_lut4_I0_O)        0.105     7.748 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.477     8.225    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.411    14.425    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.238    14.663    
                         clock uncertainty           -0.035    14.628    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.641    13.987    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 2.230ns (63.348%)  route 1.290ns (36.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 14.425 - 10.000 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512     4.683    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     6.808 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.925     7.733    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y163                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/I1
    SLICE_X8Y163         LUT4 (Prop_lut4_I1_O)        0.105     7.838 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.365     8.203    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.411    14.425    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.238    14.663    
                         clock uncertainty           -0.035    14.628    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.641    13.987    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.434ns (17.816%)  route 2.004ns (82.184%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.270ns
  Clock Path Skew:        1.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 11.986 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.270     3.270    
    E17                                               0.000     3.270 r  start (IN)
                         net (fo=0)                   0.000     3.270    start
    E17                                                               r  start_IBUF_inst/I
    E17                  IBUF (Prop_ibuf_I_O)         0.378     3.648 r  start_IBUF_inst/O
                         net (fo=1, routed)           2.004     5.652    controller/start_IBUF
    SLICE_X5Y165                                                      r  controller/state[0]_i_1/I0
    SLICE_X5Y165         LUT4 (Prop_lut4_I0_O)        0.056     5.708 r  controller/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.708    controller/state[0]_i_1_n_0
    SLICE_X5Y165         FDCE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379    10.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936    11.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646    11.986    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y165         FDCE                                         r  controller/state_reg[0]/C
                         clock pessimism              0.000    11.986    
                         clock uncertainty           -0.035    11.951    
    SLICE_X5Y165         FDCE (Setup_fdce_C_D)        0.013    11.964    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  6.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 start
                            (input port clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.776ns (19.962%)  route 3.112ns (80.038%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            1.140ns
  Clock Path Skew:        4.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.713ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.140     1.140    
    E17                                               0.000     1.140 r  start (IN)
                         net (fo=0)                   0.000     1.140    start
    E17                                                               r  start_IBUF_inst/I
    E17                  IBUF (Prop_ibuf_I_O)         0.692     1.832 r  start_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.944    controller/start_IBUF
    SLICE_X5Y165                                                      r  controller/state[0]_i_1/I0
    SLICE_X5Y165         LUT4 (Prop_lut4_I0_O)        0.084     5.028 r  controller/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.028    controller/state[0]_i_1_n_0
    SLICE_X5Y165         FDCE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.542     4.713    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y165         FDCE                                         r  controller/state_reg[0]/C
                         clock pessimism              0.000     4.713    
                         clock uncertainty            0.035     4.749    
    SLICE_X5Y165         FDCE (Hold_fdce_C_D)         0.220     4.969    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X7Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_fdre_C_Q)         0.141     2.127 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.066     2.193    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[0]
    SLICE_X6Y165         SRL16E                                       r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.918     2.374    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X6Y165         SRL16E                                       r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.375     1.999    
    SLICE_X6Y165         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.116    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.649     1.989    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.141     2.130 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.186    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.390     1.989    
    SLICE_X3Y160         FDRE (Hold_fdre_C_D)         0.076     2.065    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.649     1.989    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.141     2.130 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.186    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.390     1.989    
    SLICE_X3Y160         FDRE (Hold_fdre_C_D)         0.075     2.064    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.649     1.989    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     2.130 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.186    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X1Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.390     1.989    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.075     2.064    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.649     1.989    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141     2.130 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.186    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.390     1.989    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.075     2.064    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.647     1.987    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.141     2.128 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     2.184    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X3Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.388     1.987    
    SLICE_X3Y165         FDRE (Hold_fdre_C_D)         0.075     2.062    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.649     1.989    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.141     2.130 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.186    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.390     1.989    
    SLICE_X3Y160         FDRE (Hold_fdre_C_D)         0.071     2.060    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.649     1.989    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141     2.130 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.186    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.390     1.989    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.071     2.060    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.649     1.989    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.141     2.130 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.057     2.187    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.390     1.989    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.071     2.060    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y65    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y65    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y64    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y33    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y33    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y160    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y160    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y160    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y161    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X6Y164    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X6Y165    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X6Y164    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X6Y165    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y160    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y160    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y160    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y161    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y160    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y160    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X6Y164    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X6Y165    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X6Y165    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X6Y164    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y166    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y166    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y166    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y166    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y165    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y165    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 serial_ready_in
                            (input port clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/serial_ready_in_t_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.494ns (14.882%)  route 2.826ns (85.118%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Input Delay:            3.270ns
  Clock Path Skew:        1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 6.691 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.270     3.270    
    J21                                               0.000     3.270 r  serial_ready_in (IN)
                         net (fo=0)                   0.000     3.270    serial_ready_in
    J21                                                               r  serial_ready_in_IBUF_inst/I
    J21                  IBUF (Prop_ibuf_I_O)         0.382     3.652 r  serial_ready_in_IBUF_inst/O
                         net (fo=1, routed)           1.637     5.289    p2s/ser_delayed12
    SLICE_X0Y173                                                      r  p2s/ser_delayed11_inferred_i_1/I0
    SLICE_X0Y173         LUT2 (Prop_lut2_I0_O)        0.056     5.345 r  p2s/ser_delayed11_inferred_i_1/O
                         net (fo=1, routed)           1.189     6.534    p2s/ser_delayed11
    SLICE_X0Y173                                                      r  p2s/ser_delayed11_inst/I0
    SLICE_X0Y173         LUT1 (Prop_lut1_I0_O)        0.056     6.590 r  p2s/ser_delayed11_inst/O
                         net (fo=1, routed)           0.000     6.590    p2s/ser_delayed
    SLICE_X0Y173         FDCE                                         r  p2s/serial_ready_in_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     5.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     6.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.639     6.691    p2s/clk_200mhz_IBUF_BUFG
    SLICE_X0Y173         FDCE                                         r  p2s/serial_ready_in_t_reg/C
                         clock pessimism              0.000     6.691    
                         clock uncertainty           -0.035     6.656    
    SLICE_X0Y173         FDCE (Setup_fdce_C_D)        0.013     6.669    p2s/serial_ready_in_t_reg
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][47][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 2.125ns (46.612%)  route 2.434ns (53.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.518     4.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125     6.269 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=64, routed)          2.434     8.703    img_proc/sobel/D[6]
    SLICE_X12Y144        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][47][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.393     8.887    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X12Y144        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][47][6]/C
                         clock pessimism              0.131     9.019    
                         clock uncertainty           -0.035     8.983    
    SLICE_X12Y144        FDCE (Setup_fdce_C_D)       -0.012     8.971    img_proc/sobel/line_buffer_reg[2][47][6]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][46][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.125ns (46.720%)  route 2.423ns (53.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.518     4.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125     6.269 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=64, routed)          2.423     8.692    img_proc/sobel/D[6]
    SLICE_X12Y145        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][46][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.393     8.887    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X12Y145        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][46][6]/C
                         clock pessimism              0.131     9.019    
                         clock uncertainty           -0.035     8.983    
    SLICE_X12Y145        FDCE (Setup_fdce_C_D)       -0.012     8.971    img_proc/sobel/line_buffer_reg[2][46][6]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][33][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 2.125ns (47.742%)  route 2.326ns (52.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.518     4.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125     6.269 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=64, routed)          2.326     8.595    img_proc/sobel/D[6]
    SLICE_X13Y145        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.393     8.887    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y145        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][33][6]/C
                         clock pessimism              0.131     9.019    
                         clock uncertainty           -0.035     8.983    
    SLICE_X13Y145        FDCE (Setup_fdce_C_D)       -0.042     8.941    img_proc/sobel/line_buffer_reg[2][33][6]
  -------------------------------------------------------------------
                         required time                          8.941    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][44][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 2.125ns (47.625%)  route 2.337ns (52.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.879 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.518     4.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     6.269 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=64, routed)          2.337     8.606    img_proc/sobel/D[2]
    SLICE_X14Y131        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][44][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.385     8.879    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X14Y131        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][44][2]/C
                         clock pessimism              0.131     9.011    
                         clock uncertainty           -0.035     8.975    
    SLICE_X14Y131        FDCE (Setup_fdce_C_D)       -0.015     8.960    img_proc/sobel/line_buffer_reg[2][44][2]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][23][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 2.125ns (47.720%)  route 2.328ns (52.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 8.886 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.518     4.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.125     6.269 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=64, routed)          2.328     8.597    img_proc/sobel/D[7]
    SLICE_X16Y144        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.392     8.886    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X16Y144        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][23][7]/C
                         clock pessimism              0.131     9.018    
                         clock uncertainty           -0.035     8.982    
    SLICE_X16Y144        FDCE (Setup_fdce_C_D)       -0.012     8.970    img_proc/sobel/line_buffer_reg[2][23][7]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][42][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 2.125ns (48.174%)  route 2.286ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 8.881 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.518     4.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.269 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=64, routed)          2.286     8.555    img_proc/sobel/D[0]
    SLICE_X13Y133        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.387     8.881    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y133        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][42][0]/C
                         clock pessimism              0.131     9.013    
                         clock uncertainty           -0.035     8.977    
    SLICE_X13Y133        FDCE (Setup_fdce_C_D)       -0.047     8.930    img_proc/sobel/line_buffer_reg[2][42][0]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][14][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 2.125ns (47.854%)  route 2.316ns (52.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.518     4.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125     6.269 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=64, routed)          2.316     8.584    img_proc/sobel/D[6]
    SLICE_X12Y146        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.393     8.887    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X12Y146        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][14][6]/C
                         clock pessimism              0.131     9.019    
                         clock uncertainty           -0.035     8.983    
    SLICE_X12Y146        FDCE (Setup_fdce_C_D)       -0.012     8.971    img_proc/sobel/line_buffer_reg[2][14][6]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][8][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 2.125ns (48.489%)  route 2.257ns (51.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.879 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.518     4.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     6.269 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=64, routed)          2.257     8.526    img_proc/sobel/D[1]
    SLICE_X9Y131         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.385     8.879    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X9Y131         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][8][1]/C
                         clock pessimism              0.131     9.011    
                         clock uncertainty           -0.035     8.975    
    SLICE_X9Y131         FDCE (Setup_fdce_C_D)       -0.059     8.916    img_proc/sobel/line_buffer_reg[2][8][1]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 2.125ns (48.401%)  route 2.265ns (51.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.879 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.518     4.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y64         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.269 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=64, routed)          2.265     8.534    img_proc/sobel/D[0]
    SLICE_X11Y131        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.385     8.879    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X11Y131        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][1][0]/C
                         clock pessimism              0.131     9.011    
                         clock uncertainty           -0.035     8.975    
    SLICE_X11Y131        FDCE (Setup_fdce_C_D)       -0.047     8.928    img_proc/sobel/line_buffer_reg[2][1][0]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 img_proc/sobel/line_buffer_reg[2][33][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[1][33][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.689%)  route 0.254ns (64.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.629     1.681    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y145        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][33][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDCE (Prop_fdce_C_Q)         0.141     1.822 r  img_proc/sobel/line_buffer_reg[2][33][6]/Q
                         net (fo=4, routed)           0.254     2.076    img_proc/sobel/line_buffer_reg[2][33]_99[6]
    SLICE_X15Y151        FDCE                                         r  img_proc/sobel/line_buffer_reg[1][33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.896     2.044    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X15Y151        FDCE                                         r  img_proc/sobel/line_buffer_reg[1][33][6]/C
                         clock pessimism             -0.096     1.948    
    SLICE_X15Y151        FDCE (Hold_fdce_C_D)         0.047     1.995    img_proc/sobel/line_buffer_reg[1][33][6]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.621     1.673    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.869    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.893     2.041    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.368     1.673    
    SLICE_X9Y160         FDRE (Hold_fdre_C_D)         0.078     1.751    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.622     1.674    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.870    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.894     2.042    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.368     1.674    
    SLICE_X9Y159         FDRE (Hold_fdre_C_D)         0.078     1.752    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 img_proc/sobel/stg1_Gxsum2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/stg2_Gxsum2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.626     1.678    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X11Y137        FDCE                                         r  img_proc/sobel/stg1_Gxsum2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDCE (Prop_fdce_C_Q)         0.141     1.819 r  img_proc/sobel/stg1_Gxsum2_reg[4]/Q
                         net (fo=1, routed)           0.055     1.874    img_proc/sobel/stg1_Gxsum2[4]
    SLICE_X11Y137        FDCE                                         r  img_proc/sobel/stg2_Gxsum2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.897     2.045    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X11Y137        FDCE                                         r  img_proc/sobel/stg2_Gxsum2_reg[4]/C
                         clock pessimism             -0.367     1.678    
    SLICE_X11Y137        FDCE (Hold_fdce_C_D)         0.078     1.756    img_proc/sobel/stg2_Gxsum2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 img_proc/pool/u_avg_pooling/row_buffer_reg[1][10][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[0][10][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.779%)  route 0.067ns (32.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.656     1.708    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.849 r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][10][6]/Q
                         net (fo=3, routed)           0.067     1.916    img_proc/pool/u_avg_pooling/row_buffer_reg[1][10]_209[6]
    SLICE_X2Y107         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.930     2.078    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][10][6]/C
                         clock pessimism             -0.357     1.721    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.075     1.796    img_proc/pool/u_avg_pooling/row_buffer_reg[0][10][6]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.621     1.673    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.869    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.893     2.041    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.368     1.673    
    SLICE_X9Y160         FDRE (Hold_fdre_C_D)         0.076     1.749    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.622     1.674    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.870    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.894     2.042    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.368     1.674    
    SLICE_X9Y159         FDRE (Hold_fdre_C_D)         0.076     1.750    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 img_proc/sobel/stg1_Gxsum2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/stg2_Gxsum2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.626     1.678    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X11Y137        FDCE                                         r  img_proc/sobel/stg1_Gxsum2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDCE (Prop_fdce_C_Q)         0.141     1.819 r  img_proc/sobel/stg1_Gxsum2_reg[3]/Q
                         net (fo=1, routed)           0.055     1.874    img_proc/sobel/stg1_Gxsum2[3]
    SLICE_X11Y137        FDCE                                         r  img_proc/sobel/stg2_Gxsum2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.897     2.045    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X11Y137        FDCE                                         r  img_proc/sobel/stg2_Gxsum2_reg[3]/C
                         clock pessimism             -0.367     1.678    
    SLICE_X11Y137        FDCE (Hold_fdce_C_D)         0.076     1.754    img_proc/sobel/stg2_Gxsum2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.621     1.673    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.869    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.893     2.041    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.368     1.673    
    SLICE_X9Y160         FDRE (Hold_fdre_C_D)         0.075     1.748    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.622     1.674    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.870    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.894     2.042    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.368     1.674    
    SLICE_X9Y159         FDRE (Hold_fdre_C_D)         0.075     1.749    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB18_X0Y64    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  clk_200mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.474         5.000       3.526      OLOGIC_X0Y178   p2s/serial_data_reg/C
Min Period        n/a     FDCE/C              n/a            1.474         5.000       3.526      OLOGIC_X0Y173   p2s/serial_valid_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X11Y111   img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X21Y111   img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X11Y105   img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X17Y106   img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X4Y108    img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X1Y119    img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][7]/C
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y153    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[1].sms/gram.gsms[3].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y155    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[2].sms/gram.gsms[3].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y151    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[3].sms/gram.gsms[1].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y156    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[3].sms/gram.gsms[3].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y152    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[4].sms/gram.gsms[1].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y157    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[5].sms/gram.gsms[3].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y154    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[6].sms/gram.gsms[6].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y154    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[6].sms/gram.gsms[7].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X2Y154    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[7].sms/gram.gsms[6].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X2Y154    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[7].sms/gram.gsms[7].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X10Y161   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[2].sms/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X10Y160   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[3].sms/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y161    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[3].sms/gram.gsms[7].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X8Y160    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[4].sms/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X2Y160    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[4].sms/gram.gsms[7].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y159    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[5].sms/gram.gsms[4].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y157    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[6].sms/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y157    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[6].sms/gram.gsms[1].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y157    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[6].sms/gram.gsms[2].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X6Y157    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[7].sms/gram.gsms[0].gv4.srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        8.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.484ns (35.384%)  route 0.884ns (64.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.407     6.082    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.437    14.451    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[10]/C
                         clock pessimism              0.222    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X5Y164         FDCE (Recov_fdce_C_CLR)     -0.331    14.307    controller/addr_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.484ns (35.384%)  route 0.884ns (64.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.407     6.082    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.437    14.451    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[11]/C
                         clock pessimism              0.222    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X5Y164         FDCE (Recov_fdce_C_CLR)     -0.331    14.307    controller/addr_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.484ns (35.384%)  route 0.884ns (64.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.407     6.082    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.437    14.451    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[4]/C
                         clock pessimism              0.222    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X5Y164         FDCE (Recov_fdce_C_CLR)     -0.331    14.307    controller/addr_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.484ns (35.384%)  route 0.884ns (64.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.407     6.082    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.437    14.451    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[5]/C
                         clock pessimism              0.222    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X5Y164         FDCE (Recov_fdce_C_CLR)     -0.331    14.307    controller/addr_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.484ns (35.384%)  route 0.884ns (64.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.407     6.082    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.437    14.451    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[6]/C
                         clock pessimism              0.222    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X5Y164         FDCE (Recov_fdce_C_CLR)     -0.331    14.307    controller/addr_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.484ns (35.384%)  route 0.884ns (64.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.407     6.082    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.437    14.451    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[7]/C
                         clock pessimism              0.222    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X5Y164         FDCE (Recov_fdce_C_CLR)     -0.331    14.307    controller/addr_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.484ns (35.384%)  route 0.884ns (64.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.407     6.082    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.437    14.451    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[8]/C
                         clock pessimism              0.222    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X5Y164         FDCE (Recov_fdce_C_CLR)     -0.331    14.307    controller/addr_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.484ns (35.384%)  route 0.884ns (64.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.407     6.082    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.437    14.451    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[9]/C
                         clock pessimism              0.222    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X5Y164         FDCE (Recov_fdce_C_CLR)     -0.331    14.307    controller/addr_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.233ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/fifo_wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.484ns (35.624%)  route 0.875ns (64.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.398     6.073    controller/fifo_wr_en_reg_0
    SLICE_X5Y165         FDCE                                         f  controller/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.450    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y165         FDCE                                         r  controller/fifo_wr_en_reg/C
                         clock pessimism              0.222    14.672    
                         clock uncertainty           -0.035    14.637    
    SLICE_X5Y165         FDCE (Recov_fdce_C_CLR)     -0.331    14.306    controller/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  8.233    

Slack (MET) :             8.233ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.484ns (35.624%)  route 0.875ns (64.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.543     4.714    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.379     5.093 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.477     5.570    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.105     5.675 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.398     6.073    controller/fifo_wr_en_reg_0
    SLICE_X5Y165         FDCE                                         f  controller/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.450    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y165         FDCE                                         r  controller/state_reg[0]/C
                         clock pessimism              0.222    14.672    
                         clock uncertainty           -0.035    14.637    
    SLICE_X5Y165         FDCE (Recov_fdce_C_CLR)     -0.331    14.306    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  8.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.132%)  route 0.393ns (67.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.195     2.565    controller/fifo_wr_en_reg_0
    SLICE_X6Y163         FDCE                                         f  controller/addr_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X6Y163         FDCE                                         r  controller/addr_counter_reg[0]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X6Y163         FDCE (Remov_fdce_C_CLR)     -0.067     1.958    controller/addr_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.132%)  route 0.393ns (67.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.195     2.565    controller/fifo_wr_en_reg_0
    SLICE_X6Y163         FDCE                                         f  controller/addr_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X6Y163         FDCE                                         r  controller/addr_counter_reg[1]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X6Y163         FDCE (Remov_fdce_C_CLR)     -0.067     1.958    controller/addr_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.132%)  route 0.393ns (67.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.195     2.565    controller/fifo_wr_en_reg_0
    SLICE_X6Y163         FDCE                                         f  controller/addr_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X6Y163         FDCE                                         r  controller/addr_counter_reg[2]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X6Y163         FDCE (Remov_fdce_C_CLR)     -0.067     1.958    controller/addr_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.132%)  route 0.393ns (67.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.195     2.565    controller/fifo_wr_en_reg_0
    SLICE_X6Y163         FDCE                                         f  controller/addr_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X6Y163         FDCE                                         r  controller/addr_counter_reg[3]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X6Y163         FDCE (Remov_fdce_C_CLR)     -0.067     1.958    controller/addr_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.104%)  route 0.376ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.178     2.548    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[10]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X5Y164         FDCE (Remov_fdce_C_CLR)     -0.092     1.933    controller/addr_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.104%)  route 0.376ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.178     2.548    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[11]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X5Y164         FDCE (Remov_fdce_C_CLR)     -0.092     1.933    controller/addr_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.104%)  route 0.376ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.178     2.548    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[4]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X5Y164         FDCE (Remov_fdce_C_CLR)     -0.092     1.933    controller/addr_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.104%)  route 0.376ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.178     2.548    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[5]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X5Y164         FDCE (Remov_fdce_C_CLR)     -0.092     1.933    controller/addr_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.104%)  route 0.376ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.178     2.548    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[6]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X5Y164         FDCE (Remov_fdce_C_CLR)     -0.092     1.933    controller/addr_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.104%)  route 0.376ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.646     1.986    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.141     2.127 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.198     2.325    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y166                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y166         LUT1 (Prop_lut1_I0_O)        0.045     2.370 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.178     2.548    controller/fifo_wr_en_reg_0
    SLICE_X5Y164         FDCE                                         f  controller/addr_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    controller/clk_100mhz_IBUF_BUFG
    SLICE_X5Y164         FDCE                                         r  controller/addr_counter_reg[7]/C
                         clock pessimism             -0.350     2.025    
    SLICE_X5Y164         FDCE (Remov_fdce_C_CLR)     -0.092     1.933    controller/addr_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][27][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.484ns (11.827%)  route 3.608ns (88.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 8.940 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.241     8.251    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X7Y126         FDCE                                         f  img_proc/sobel/line_buffer_reg[2][27][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.446     8.940    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X7Y126         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][27][1]/C
                         clock pessimism              0.131     9.072    
                         clock uncertainty           -0.035     9.036    
    SLICE_X7Y126         FDCE (Recov_fdce_C_CLR)     -0.331     8.705    img_proc/sobel/line_buffer_reg[2][27][1]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][45][3]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.484ns (12.020%)  route 3.543ns (87.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.883ns = ( 8.883 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.176     8.186    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X23Y109        FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][45][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.389     8.883    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X23Y109        FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][45][3]/C
                         clock pessimism              0.131     9.015    
                         clock uncertainty           -0.035     8.979    
    SLICE_X23Y109        FDCE (Recov_fdce_C_CLR)     -0.331     8.648    img_proc/pool/u_avg_pooling/row_buffer_reg[1][45][3]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][23][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.484ns (11.926%)  route 3.574ns (88.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 8.942 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.207     8.217    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X7Y127         FDCE                                         f  img_proc/sobel/line_buffer_reg[2][23][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.448     8.942    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][23][1]/C
                         clock pessimism              0.131     9.074    
                         clock uncertainty           -0.035     9.038    
    SLICE_X7Y127         FDCE (Recov_fdce_C_CLR)     -0.331     8.707    img_proc/sobel/line_buffer_reg[2][23][1]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][4][0]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.484ns (11.891%)  route 3.586ns (88.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 8.954 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.219     8.229    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X0Y111         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.460     8.954    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][4][0]/C
                         clock pessimism              0.131     9.086    
                         clock uncertainty           -0.035     9.050    
    SLICE_X0Y111         FDCE (Recov_fdce_C_CLR)     -0.331     8.719    img_proc/pool/u_avg_pooling/row_buffer_reg[1][4][0]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][4][2]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.484ns (11.891%)  route 3.586ns (88.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 8.954 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.219     8.229    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X0Y111         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.460     8.954    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][4][2]/C
                         clock pessimism              0.131     9.086    
                         clock uncertainty           -0.035     9.050    
    SLICE_X0Y111         FDCE (Recov_fdce_C_CLR)     -0.331     8.719    img_proc/pool/u_avg_pooling/row_buffer_reg[1][4][2]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][40][5]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.484ns (12.098%)  route 3.517ns (87.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 8.886 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.149     8.160    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X19Y102        FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][40][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.392     8.886    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X19Y102        FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][40][5]/C
                         clock pessimism              0.131     9.018    
                         clock uncertainty           -0.035     8.982    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.331     8.651    img_proc/pool/u_avg_pooling/row_buffer_reg[1][40][5]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][57][0]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.484ns (11.902%)  route 3.582ns (88.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 8.954 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.215     8.226    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X1Y111         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][57][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.460     8.954    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][57][0]/C
                         clock pessimism              0.131     9.086    
                         clock uncertainty           -0.035     9.050    
    SLICE_X1Y111         FDCE (Recov_fdce_C_CLR)     -0.331     8.719    img_proc/pool/u_avg_pooling/row_buffer_reg[1][57][0]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][57][2]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.484ns (11.902%)  route 3.582ns (88.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 8.954 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.215     8.226    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X1Y111         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][57][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.460     8.954    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][57][2]/C
                         clock pessimism              0.131     9.086    
                         clock uncertainty           -0.035     9.050    
    SLICE_X1Y111         FDCE (Recov_fdce_C_CLR)     -0.331     8.719    img_proc/pool/u_avg_pooling/row_buffer_reg[1][57][2]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][25][4]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.484ns (12.109%)  route 3.513ns (87.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.146     8.156    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X9Y105         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][25][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.393     8.887    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X9Y105         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][25][4]/C
                         clock pessimism              0.131     9.019    
                         clock uncertainty           -0.035     8.983    
    SLICE_X9Y105         FDCE (Recov_fdce_C_CLR)     -0.331     8.652    img_proc/pool/u_avg_pooling/row_buffer_reg[1][25][4]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][25][6]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.484ns (12.109%)  route 3.513ns (87.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        3.146     8.156    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X9Y105         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][25][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.393     8.887    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X9Y105         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][25][6]/C
                         clock pessimism              0.131     9.019    
                         clock uncertainty           -0.035     8.983    
    SLICE_X9Y105         FDCE (Recov_fdce_C_CLR)     -0.331     8.652    img_proc/pool/u_avg_pooling/row_buffer_reg[1][25][6]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.851%)  route 0.258ns (53.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_fdpe_C_Q)         0.128     1.830 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.113     1.943    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I2
    SLICE_X2Y159         LUT3 (Prop_lut3_I2_O)        0.099     2.042 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.145     2.187    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/AR[0]
    SLICE_X3Y158         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/clk
    SLICE_X3Y158         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[5]/C
                         clock pessimism             -0.354     1.718    
    SLICE_X3Y158         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.851%)  route 0.258ns (53.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_fdpe_C_Q)         0.128     1.830 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.113     1.943    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I2
    SLICE_X2Y159         LUT3 (Prop_lut3_I2_O)        0.099     2.042 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.145     2.187    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/AR[0]
    SLICE_X3Y158         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/clk
    SLICE_X3Y158         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[6]/C
                         clock pessimism             -0.354     1.718    
    SLICE_X3Y158         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.227ns (42.950%)  route 0.302ns (57.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_fdpe_C_Q)         0.128     1.830 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.113     1.943    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I2
    SLICE_X2Y159         LUT3 (Prop_lut3_I2_O)        0.099     2.042 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.189     2.231    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/AR[0]
    SLICE_X3Y157         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/clk
    SLICE_X3Y157         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[1]/C
                         clock pessimism             -0.354     1.718    
    SLICE_X3Y157         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.227ns (42.950%)  route 0.302ns (57.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_fdpe_C_Q)         0.128     1.830 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.113     1.943    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I2
    SLICE_X2Y159         LUT3 (Prop_lut3_I2_O)        0.099     2.042 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.189     2.231    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/AR[0]
    SLICE_X3Y157         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/clk
    SLICE_X3Y157         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[2]/C
                         clock pessimism             -0.354     1.718    
    SLICE_X3Y157         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.227ns (42.950%)  route 0.302ns (57.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_fdpe_C_Q)         0.128     1.830 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.113     1.943    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I2
    SLICE_X2Y159         LUT3 (Prop_lut3_I2_O)        0.099     2.042 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.189     2.231    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/AR[0]
    SLICE_X3Y157         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/clk
    SLICE_X3Y157         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[3]/C
                         clock pessimism             -0.354     1.718    
    SLICE_X3Y157         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.227ns (42.950%)  route 0.302ns (57.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_fdpe_C_Q)         0.128     1.830 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.113     1.943    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I2
    SLICE_X2Y159         LUT3 (Prop_lut3_I2_O)        0.099     2.042 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.189     2.231    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/AR[0]
    SLICE_X3Y157         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/clk
    SLICE_X3Y157         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[4]/C
                         clock pessimism             -0.354     1.718    
    SLICE_X3Y157         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[5]/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.227ns (41.044%)  route 0.326ns (58.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_fdpe_C_Q)         0.128     1.830 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.113     1.943    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I2
    SLICE_X2Y159         LUT3 (Prop_lut3_I2_O)        0.099     2.042 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.213     2.255    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/AR[0]
    SLICE_X4Y157         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.923     2.071    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/clk
    SLICE_X4Y157         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[5]/C
                         clock pessimism             -0.330     1.741    
    SLICE_X4Y157         FDPE (Remov_fdpe_C_PRE)     -0.095     1.646    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[6]/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.227ns (41.044%)  route 0.326ns (58.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_fdpe_C_Q)         0.128     1.830 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.113     1.943    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I2
    SLICE_X2Y159         LUT3 (Prop_lut3_I2_O)        0.099     2.042 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.213     2.255    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/AR[0]
    SLICE_X4Y157         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.923     2.071    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/clk
    SLICE_X4Y157         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[6]/C
                         clock pessimism             -0.330     1.741    
    SLICE_X4Y157         FDPE (Remov_fdpe_C_PRE)     -0.095     1.646    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/serial_ready_in_t_reg/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.593%)  route 0.422ns (69.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.638     1.690    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.162     1.993    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        0.260     2.298    p2s/serial_ready_in_t_reg_0
    SLICE_X0Y173         FDCE                                         f  p2s/serial_ready_in_t_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.910     2.058    p2s/clk_200mhz_IBUF_BUFG
    SLICE_X0Y173         FDCE                                         r  p2s/serial_ready_in_t_reg/C
                         clock pessimism             -0.330     1.728    
    SLICE_X0Y173         FDCE (Remov_fdce_C_CLR)     -0.092     1.636    p2s/serial_ready_in_t_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.227ns (38.494%)  route 0.363ns (61.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_fdpe_C_Q)         0.128     1.830 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.113     1.943    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I2
    SLICE_X2Y159         LUT3 (Prop_lut3_I2_O)        0.099     2.042 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.250     2.292    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/AR[0]
    SLICE_X1Y157         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/clk
    SLICE_X1Y157         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/count_reg[5]/C
                         clock pessimism             -0.354     1.718    
    SLICE_X1Y157         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.666    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_100/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 0.835ns (21.319%)  route 3.083ns (78.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.892    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.105     1.997 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           1.922     3.918    reset_sync_100/rst
    SLICE_X3Y166         FDCE                                         f  reset_sync_100/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.439     4.453    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_100/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 0.835ns (21.319%)  route 3.083ns (78.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.892    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.105     1.997 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           1.922     3.918    reset_sync_100/rst
    SLICE_X3Y166         FDCE                                         f  reset_sync_100/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.439     4.453    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.997ns  (logic 0.835ns (41.834%)  route 1.162ns (58.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               f  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.892    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      f  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.105     1.997 r  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.000     1.997    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X0Y210         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.610     4.624    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X0Y210         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.393ns (41.682%)  route 0.551ns (58.318%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               f  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.551     0.899    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      f  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.045     0.944 r  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.000     0.944    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X0Y210         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.016     2.473    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X0Y210         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_100/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.393ns (20.902%)  route 1.489ns (79.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.551     0.899    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.045     0.944 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.939     1.883    reset_sync_100/rst
    SLICE_X3Y166         FDCE                                         f  reset_sync_100/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.918     2.374    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_100/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.393ns (20.902%)  route 1.489ns (79.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.551     0.899    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.045     0.944 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.939     1.883    reset_sync_100/rst
    SLICE_X3Y166         FDCE                                         f  reset_sync_100/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.918     2.374    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200mhz
  To Clock:  clk_100mhz

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.645ns  (logic 0.433ns (26.322%)  route 1.212ns (73.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.550     4.176    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y190         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y190         FDRE (Prop_fdre_C_Q)         0.433     4.609 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          1.212     5.821    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X0Y212         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.609     4.623    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X0Y212         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.845ns  (logic 0.379ns (44.868%)  route 0.466ns (55.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.546     4.172    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.379     4.551 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.466     5.017    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.443     4.457    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.379ns (51.136%)  route 0.362ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.546     4.172    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.379     4.551 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.362     4.913    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.442     4.456    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.487%)  route 0.357ns (48.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.546     4.172    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.379     4.551 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.357     4.908    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.443     4.457    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.505%)  route 0.357ns (48.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.542     4.168    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDRE (Prop_fdre_C_Q)         0.379     4.547 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.357     4.904    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X3Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.439     4.453    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.729ns  (logic 0.379ns (51.957%)  route 0.350ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.546     4.172    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.379     4.551 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.350     4.902    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.443     4.457    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.711ns  (logic 0.348ns (48.961%)  route 0.363ns (51.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.546     4.172    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.348     4.520 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.363     4.883    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.442     4.456    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.710ns  (logic 0.348ns (49.018%)  route 0.362ns (50.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.546     4.172    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.348     4.520 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.362     4.882    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.442     4.456    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.348ns (49.250%)  route 0.359ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.546     4.172    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.348     4.520 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.359     4.879    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.443     4.457    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.700ns  (logic 0.348ns (49.688%)  route 0.352ns (50.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.546     4.172    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.348     4.520 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.352     4.872    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.443     4.457    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.330%)  route 0.154ns (54.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.648     1.700    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.128     1.828 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.154     1.982    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.300%)  route 0.161ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.648     1.700    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.128     1.828 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.161     1.989    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.721%)  route 0.165ns (56.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.648     1.700    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.128     1.828 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.165     1.993    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.303%)  route 0.168ns (56.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.648     1.700    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.128     1.828 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.168     1.996    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.510%)  route 0.162ns (53.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.648     1.700    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.162     2.003    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.802%)  route 0.167ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.646     1.698    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDRE (Prop_fdre_C_Q)         0.141     1.839 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.167     2.006    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X3Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.919     2.375    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y165         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.913%)  route 0.166ns (54.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.648     1.700    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.166     2.007    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.713%)  route 0.167ns (54.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.648     1.700    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.167     2.008    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.090%)  route 0.220ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.648     1.700    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.220     2.061    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.923     2.379    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.164ns (19.594%)  route 0.673ns (80.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.650     1.702    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y190         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y190         FDRE (Prop_fdre_C_Q)         0.164     1.866 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.673     2.539    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X0Y212         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.014     2.471    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X0Y212         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_200/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.491ns  (logic 0.835ns (23.931%)  route 2.655ns (76.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.892    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.105     1.997 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           1.494     3.491    reset_sync_200/rst
    SLICE_X3Y175         FDCE                                         f  reset_sync_200/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.430     3.925    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_200/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.491ns  (logic 0.835ns (23.931%)  route 2.655ns (76.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.892    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.105     1.997 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           1.494     3.491    reset_sync_200/rst
    SLICE_X3Y175         FDCE                                         f  reset_sync_200/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.430     3.925    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.835ns (29.031%)  route 2.042ns (70.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               f  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.892    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      f  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.105     1.997 r  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.881     2.878    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y190         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.444     3.939    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y190         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.393ns (28.940%)  route 0.966ns (71.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               f  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.551     0.899    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      f  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.045     0.944 r  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.416     1.360    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y190         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y190         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_200/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 0.393ns (23.720%)  route 1.265ns (76.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.551     0.899    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.045     0.944 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.715     1.659    reset_sync_200/rst
    SLICE_X3Y175         FDCE                                         f  reset_sync_200/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.909     2.057    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_200/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 0.393ns (23.720%)  route 1.265ns (76.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.551     0.899    reset_sync_200/reset_n_IBUF
    SLICE_X0Y210                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.045     0.944 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.715     1.659    reset_sync_200/rst
    SLICE_X3Y175         FDCE                                         f  reset_sync_200/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.909     2.057    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100mhz
  To Clock:  clk_200mhz

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.274ns  (logic 0.379ns (29.756%)  route 0.895ns (70.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.723     4.894    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y211         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.379     5.273 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          0.895     6.168    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y191         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.444     3.939    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y191         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.379ns (47.199%)  route 0.424ns (52.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.546     4.717    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_fdre_C_Q)         0.379     5.096 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.424     5.520    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.373     3.868    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.853ns  (logic 0.398ns (46.652%)  route 0.455ns (53.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.480     4.651    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y162         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.398     5.049 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.455     5.504    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.373     3.868    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.725ns  (logic 0.348ns (47.971%)  route 0.377ns (52.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.546     4.717    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_fdre_C_Q)         0.348     5.065 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.377     5.443    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.440     3.935    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.433ns (55.531%)  route 0.347ns (44.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.480     4.651    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y162         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.433     5.084 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.347     5.431    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.374     3.869    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.378%)  route 0.389ns (50.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.480     4.651    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.379     5.030 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.389     5.419    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.374     3.869    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.433ns (56.496%)  route 0.333ns (43.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.480     4.651    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y162         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.433     5.084 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.333     5.418    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.373     3.868    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.348ns (46.980%)  route 0.393ns (53.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.480     4.651    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.348     4.999 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.393     5.392    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.374     3.869    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.575%)  route 0.383ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.480     4.651    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.348     4.999 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.383     5.383    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.373     3.868    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.379ns (52.390%)  route 0.344ns (47.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.480     4.651    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.379     5.030 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.344     5.375    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.374     3.869    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.703%)  route 0.172ns (57.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.621     1.961    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.128     2.089 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.172     2.261    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.894     2.042    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.599%)  route 0.172ns (57.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.621     1.961    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.128     2.089 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.172     2.262    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.893     2.041    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.624%)  route 0.161ns (53.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.621     1.961    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.141     2.102 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.161     2.264    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.894     2.042    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.699%)  route 0.168ns (54.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.621     1.961    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.141     2.102 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.168     2.270    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.894     2.042    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.183%)  route 0.156ns (48.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.620     1.960    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y162         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.164     2.124 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.156     2.281    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.893     2.041    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.325%)  route 0.167ns (56.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.648     1.988    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_fdre_C_Q)         0.128     2.116 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.167     2.284    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.922     2.070    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.039%)  route 0.164ns (49.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.620     1.960    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y162         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.164     2.124 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.164     2.288    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.894     2.042    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y159         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.535%)  route 0.217ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.620     1.960    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y162         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.148     2.108 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.217     2.325    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.893     2.041    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.422%)  route 0.226ns (61.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.648     1.988    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y161         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.226     2.355    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.893     2.041    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y160         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.708%)  route 0.430ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.738     2.079    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y211         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.141     2.220 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          0.430     2.649    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y191         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y191         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.135ns  (logic 0.484ns (22.669%)  route 1.651ns (77.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        1.284     6.294    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y158         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.444     3.939    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.135ns  (logic 0.484ns (22.669%)  route 1.651ns (77.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.533     4.159    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.379     4.538 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.367     4.905    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.010 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        1.284     6.294    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y158         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        1.444     3.939    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.524%)  route 0.818ns (81.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.638     1.690    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.162     1.993    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        0.656     2.694    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y158         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.524%)  route 0.818ns (81.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.638     1.690    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y175         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.162     1.993    img_proc/Q[0]
    SLICE_X3Y175                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y175         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3412, routed)        0.656     2.694    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y158         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3609, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y158         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





