{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524229946236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524229946243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 23:12:26 2018 " "Processing started: Fri Apr 20 23:12:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524229946243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229946243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229946243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524229946929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524229946929 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "de10_nano.v(148) " "Verilog HDL syntax warning at de10_nano.v(148): extra block comment delimiter characters /* within block comment" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 148 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1524229958045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_nano.v(202) " "Verilog HDL information at de10_nano.v(202): always construct contains both blocking and non-blocking assignments" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 202 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524229958046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_nano.v 5 5 " "Using design file de10_nano.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO " "Found entity 1: DE10_NANO" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229958048 ""} { "Info" "ISGN_ENTITY_NAME" "2 position_counter " "Found entity 2: position_counter" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229958048 ""} { "Info" "ISGN_ENTITY_NAME" "3 quaderature_decoder " "Found entity 3: quaderature_decoder" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229958048 ""} { "Info" "ISGN_ENTITY_NAME" "4 encoder_decoder " "Found entity 4: encoder_decoder" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229958048 ""} { "Info" "ISGN_ENTITY_NAME" "5 digital_filter " "Found entity 5: digital_filter" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229958048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524229958048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO " "Elaborating entity \"DE10_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524229958052 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D de10_nano.v(32) " "Output port \"HDMI_TX_D\" at de10_nano.v(32) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958053 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de10_nano.v(9) " "Output port \"ADC_CONVST\" at de10_nano.v(9) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958054 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK de10_nano.v(10) " "Output port \"ADC_SCK\" at de10_nano.v(10) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958054 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI de10_nano.v(11) " "Output port \"ADC_SDI\" at de10_nano.v(11) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958054 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK de10_nano.v(30) " "Output port \"HDMI_TX_CLK\" at de10_nano.v(30) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958054 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE de10_nano.v(31) " "Output port \"HDMI_TX_DE\" at de10_nano.v(31) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958054 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS de10_nano.v(33) " "Output port \"HDMI_TX_HS\" at de10_nano.v(33) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958054 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS de10_nano.v(35) " "Output port \"HDMI_TX_VS\" at de10_nano.v(35) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958054 "|DE10_NANO"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[0\] GPIO_1\[3\] de10_nano.v(51) " "Bidirectional port \"GPIO_1\[3\]\" at de10_nano.v(51) has a one-way connection to bidirectional port \"GPIO_1\[0\]\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524229958054 "|DE10_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_filter digital_filter:f0 " "Elaborating entity \"digital_filter\" for hierarchy \"digital_filter:f0\"" {  } { { "de10_nano.v" "f0" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524229958059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 de10_nano.v(407) " "Verilog HDL assignment warning at de10_nano.v(407): truncated value with size 32 to match size of target (12)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524229958059 "|DE10_NANO|digital_filter:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_decoder encoder_decoder:f1 " "Elaborating entity \"encoder_decoder\" for hierarchy \"encoder_decoder:f1\"" {  } { { "de10_nano.v" "f1" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524229958091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter position_counter:f2 " "Elaborating entity \"position_counter\" for hierarchy \"position_counter:f2\"" {  } { { "de10_nano.v" "f2" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524229958138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de10_nano.v(185) " "Verilog HDL assignment warning at de10_nano.v(185): truncated value with size 32 to match size of target (11)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524229958153 "|DE10_NANO|position_counter:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de10_nano.v(189) " "Verilog HDL assignment warning at de10_nano.v(189): truncated value with size 32 to match size of target (11)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524229958153 "|DE10_NANO|position_counter:f2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSpeed de10_nano.v(172) " "Output port \"oSpeed\" at de10_nano.v(172) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958153 "|DE10_NANO|position_counter:f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quaderature_decoder quaderature_decoder:f3 " "Elaborating entity \"quaderature_decoder\" for hierarchy \"quaderature_decoder:f3\"" {  } { { "de10_nano.v" "f3" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524229958169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter position_counter:f4 " "Elaborating entity \"position_counter\" for hierarchy \"position_counter:f4\"" {  } { { "de10_nano.v" "f4" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524229958184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_nano.v(185) " "Verilog HDL assignment warning at de10_nano.v(185): truncated value with size 32 to match size of target (8)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524229958184 "|DE10_NANO|position_counter:f4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_nano.v(189) " "Verilog HDL assignment warning at de10_nano.v(189): truncated value with size 32 to match size of target (8)" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524229958184 "|DE10_NANO|position_counter:f4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSpeed de10_nano.v(172) " "Output port \"oSpeed\" at de10_nano.v(172) has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524229958184 "|DE10_NANO|position_counter:f4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_oro.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_oro.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_oro " "Found entity 1: sld_ela_trigger_oro" {  } { { "db/sld_ela_trigger_oro.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/sld_ela_trigger_oro.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229959637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229959637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_de10_nano_auto_signaltap_0_1_ebd6.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_de10_nano_auto_signaltap_0_1_ebd6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6 " "Found entity 1: sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6" {  } { { "db/sld_reserved_de10_nano_auto_signaltap_0_1_ebd6.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/sld_reserved_de10_nano_auto_signaltap_0_1_ebd6.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229959778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229959778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b884 " "Found entity 1: altsyncram_b884" {  } { { "db/altsyncram_b884.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/altsyncram_b884.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229961372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229961372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/mux_clc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229961606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229961606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229961747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229961747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_39i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229961927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229961927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229962000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229962000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_iti.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229962123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229962123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_u8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229962295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229962295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229962358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229962358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229962467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229962467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229962530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229962530 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524229963137 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524229963295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.20.23:12:48 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl " "2018.04.20.23:12:48 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229968106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229970825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229970999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229973090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229973325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229973528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229973762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229973778 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229973778 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524229974528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/alt_sld_fab.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229974825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229974825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229974919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229974919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229974934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229974934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229975023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229975023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229975137 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229975137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229975137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524229975231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229975231 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524229977185 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524229977263 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1524229977263 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SCL " "bidirectional pin \"HDMI_I2C_SCL\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SDA " "bidirectional pin \"HDMI_I2C_SDA\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524229977263 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1524229977263 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524229977310 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524229977310 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524229977310 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524229977310 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524229977310 "|DE10_NANO|HDMI_TX_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524229977310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524229977420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/DE10_NANO.map.smsg " "Generated suppressed messages file C:/Users/james/Documents/Arm-FPGA/DE10_NANO/DE10_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229977935 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 67 77 0 0 10 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 67 of its 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1524229979295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524229979311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524229979311 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524229979529 "|DE10_NANO|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524229979529 "|DE10_NANO|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524229979529 "|DE10_NANO|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524229979529 "|DE10_NANO|HDMI_TX_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524229979529 "|DE10_NANO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524229979529 "|DE10_NANO|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524229979529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1036 " "Implemented 1036 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524229979529 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524229979529 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "95 " "Implemented 95 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1524229979529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "864 " "Implemented 864 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524229979529 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524229979529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524229979529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "833 " "Peak virtual memory: 833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524229979592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 23:12:59 2018 " "Processing ended: Fri Apr 20 23:12:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524229979592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524229979592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524229979592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524229979592 ""}
