$comment
	File created using the following command:
		vcd file arch.msim.vcd -direction
$end
$date
	Tue Mar 25 22:13:56 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ramsub_ks_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " CLRN $end
$var reg 1 # SPULSE $end
$var wire 1 $ MAR [7] $end
$var wire 1 % MAR [6] $end
$var wire 1 & MAR [5] $end
$var wire 1 ' MAR [4] $end
$var wire 1 ( MAR [3] $end
$var wire 1 ) MAR [2] $end
$var wire 1 * MAR [1] $end
$var wire 1 + MAR [0] $end
$var wire 1 , MBR [7] $end
$var wire 1 - MBR [6] $end
$var wire 1 . MBR [5] $end
$var wire 1 / MBR [4] $end
$var wire 1 0 MBR [3] $end
$var wire 1 1 MBR [2] $end
$var wire 1 2 MBR [1] $end
$var wire 1 3 MBR [0] $end
$var wire 1 4 PC [7] $end
$var wire 1 5 PC [6] $end
$var wire 1 6 PC [5] $end
$var wire 1 7 PC [4] $end
$var wire 1 8 PC [3] $end
$var wire 1 9 PC [2] $end
$var wire 1 : PC [1] $end
$var wire 1 ; PC [0] $end
$var wire 1 < Q [7] $end
$var wire 1 = Q [6] $end
$var wire 1 > Q [5] $end
$var wire 1 ? Q [4] $end
$var wire 1 @ Q [3] $end
$var wire 1 A Q [2] $end
$var wire 1 B Q [1] $end
$var wire 1 C Q [0] $end
$var wire 1 D uIR [7] $end
$var wire 1 E uIR [6] $end
$var wire 1 F uIR [5] $end
$var wire 1 G uIR [4] $end
$var wire 1 H uIR [3] $end
$var wire 1 I uIR [2] $end
$var wire 1 J uIR [1] $end
$var wire 1 K uIR [0] $end
$var wire 1 L sampler $end
$scope module i1 $end
$var wire 1 M gnd $end
$var wire 1 N vcc $end
$var wire 1 O unknown $end
$var tri1 1 P devclrn $end
$var tri1 1 Q devpor $end
$var tri1 1 R devoe $end
$var wire 1 S inst4|inst2|inst7|inst2~0_combout $end
$var wire 1 T inst4|inst2|inst6|inst2~0_combout $end
$var wire 1 U inst|inst2|inst7|inst2~0_combout $end
$var wire 1 V CLK~combout $end
$var wire 1 W CLRN~combout $end
$var wire 1 X SPULSE~combout $end
$var wire 1 Y inst|inst1|inst|dffs[0]~0_combout $end
$var wire 1 Z inst|inst2|inst1|inst2~combout $end
$var wire 1 [ inst|inst2|inst2|inst2~combout $end
$var wire 1 \ inst|inst2|inst3|inst2~combout $end
$var wire 1 ] inst|inst2|inst3|inst~combout $end
$var wire 1 ^ inst|inst2|inst4|inst2~combout $end
$var wire 1 _ inst|inst2|inst5|inst2~combout $end
$var wire 1 ` inst|inst2|inst6|inst2~combout $end
$var wire 1 a inst|inst2|inst7|inst2~combout $end
$var wire 1 b inst11|inst1~1_combout $end
$var wire 1 c inst11|inst1~3_combout $end
$var wire 1 d inst11|inst1~0_combout $end
$var wire 1 e inst11|inst1~_emulated_regout $end
$var wire 1 f inst11|inst1~2_combout $end
$var wire 1 g inst11|inst~combout $end
$var wire 1 h inst11|inst~clkctrl_outclk $end
$var wire 1 i inst4|inst2|inst|inst2~combout $end
$var wire 1 j inst4|inst2|inst2|inst2~combout $end
$var wire 1 k inst4|inst2|inst2|inst~combout $end
$var wire 1 l inst4|inst2|inst4|inst2~combout $end
$var wire 1 m inst4|inst2|inst3|inst2~combout $end
$var wire 1 n inst4|inst2|inst5|inst2~combout $end
$var wire 1 o inst4|inst2|inst6|inst2~combout $end
$var wire 1 p inst4|inst2|inst7|inst2~combout $end
$var wire 1 q inst5|inst2[7]~7_combout $end
$var wire 1 r inst3|inst|dffs[1]~feeder_combout $end
$var wire 1 s inst3|inst|dffs[2]~feeder_combout $end
$var wire 1 t inst3|inst|dffs[4]~feeder_combout $end
$var wire 1 u inst3|inst|dffs[6]~feeder_combout $end
$var wire 1 v inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a6 $end
$var wire 1 w inst2|inst|dffs[6]~feeder_combout $end
$var wire 1 x inst5|inst2[6]~6_combout $end
$var wire 1 y inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a5 $end
$var wire 1 z inst5|inst2[5]~5_combout $end
$var wire 1 { inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a4 $end
$var wire 1 | inst5|inst2[4]~4_combout $end
$var wire 1 } inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a3 $end
$var wire 1 ~ inst5|inst2[3]~3_combout $end
$var wire 1 !! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a2 $end
$var wire 1 "! inst2|inst|dffs[2]~feeder_combout $end
$var wire 1 #! inst5|inst2[2]~2_combout $end
$var wire 1 $! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a1 $end
$var wire 1 %! inst5|inst2[1]~1_combout $end
$var wire 1 &! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout $end
$var wire 1 '! inst5|inst2[0]~0_combout $end
$var wire 1 (! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a7 $end
$var wire 1 )! inst4|inst2|inst1|inst2~combout $end
$var wire 1 *! inst1|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 +! inst1|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 ,! inst1|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 -! inst1|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 .! inst1|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 /! inst1|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 0! inst1|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 1! inst1|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 2! inst2|inst|dffs [7] $end
$var wire 1 3! inst2|inst|dffs [6] $end
$var wire 1 4! inst2|inst|dffs [5] $end
$var wire 1 5! inst2|inst|dffs [4] $end
$var wire 1 6! inst2|inst|dffs [3] $end
$var wire 1 7! inst2|inst|dffs [2] $end
$var wire 1 8! inst2|inst|dffs [1] $end
$var wire 1 9! inst2|inst|dffs [0] $end
$var wire 1 :! inst|inst1|inst|dffs [7] $end
$var wire 1 ;! inst|inst1|inst|dffs [6] $end
$var wire 1 <! inst|inst1|inst|dffs [5] $end
$var wire 1 =! inst|inst1|inst|dffs [4] $end
$var wire 1 >! inst|inst1|inst|dffs [3] $end
$var wire 1 ?! inst|inst1|inst|dffs [2] $end
$var wire 1 @! inst|inst1|inst|dffs [1] $end
$var wire 1 A! inst|inst1|inst|dffs [0] $end
$var wire 1 B! inst3|inst|dffs [7] $end
$var wire 1 C! inst3|inst|dffs [6] $end
$var wire 1 D! inst3|inst|dffs [5] $end
$var wire 1 E! inst3|inst|dffs [4] $end
$var wire 1 F! inst3|inst|dffs [3] $end
$var wire 1 G! inst3|inst|dffs [2] $end
$var wire 1 H! inst3|inst|dffs [1] $end
$var wire 1 I! inst3|inst|dffs [0] $end
$var wire 1 J! inst4|inst1|inst|dffs [7] $end
$var wire 1 K! inst4|inst1|inst|dffs [6] $end
$var wire 1 L! inst4|inst1|inst|dffs [5] $end
$var wire 1 M! inst4|inst1|inst|dffs [4] $end
$var wire 1 N! inst4|inst1|inst|dffs [3] $end
$var wire 1 O! inst4|inst1|inst|dffs [2] $end
$var wire 1 P! inst4|inst1|inst|dffs [1] $end
$var wire 1 Q! inst4|inst1|inst|dffs [0] $end
$var wire 1 R! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 S! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 T! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 U! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 V! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 W! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 X! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 Y! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 Z! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7] $end
$var wire 1 [! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6] $end
$var wire 1 \! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5] $end
$var wire 1 ]! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4] $end
$var wire 1 ^! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3] $end
$var wire 1 _! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2] $end
$var wire 1 `! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1] $end
$var wire 1 a! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
0+
0*
0)
0(
0'
0&
0%
0$
03
02
01
00
0/
0.
0-
0,
0;
0:
09
08
07
06
05
04
0C
0B
0A
0@
0?
0>
0=
0<
0K
0J
0I
0H
0G
0F
0E
0D
xL
0M
1N
xO
1P
1Q
1R
1S
1T
1U
1V
0W
1X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
1c
1d
0e
1f
1g
1h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
09!
08!
07!
06!
05!
04!
03!
02!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
$end
#5000
0!
0V
0L
#10000
1"
1!
1W
1V
1L
0d
#10001
1X!
10!
1i
1J
#15000
0!
0V
0L
#20000
1!
1V
1L
#25000
0!
0V
0L
#30000
0#
1!
0X
1V
1L
0f
1d
0b
0g
0c
0h
#35000
0!
0V
0L
1g
1h
1Q!
1A!
1)!
1'!
0i
1Z
0Y
1;
#40000
1#
1!
1X
1V
1L
0d
0g
0h
#40001
0X!
1T!
00!
1,!
0)!
1i
0J
1F
#45000
0!
0V
0L
1g
1h
1@!
0A!
1Y
#45001
1]!
1{
1t
1?
#50000
1!
1V
1L
0g
0h
#50001
1Y!
0T!
11!
0,!
1K
0F
#55000
0!
0V
0L
1g
1h
15!
1A!
1[
0Z
0Y
1'
#60000
1!
1V
1L
0g
0h
#60001
0Y!
1V!
1T!
01!
1.!
1,!
0'!
1|
0K
1H
1F
#65000
0!
0V
0L
1g
1h
1?!
0@!
0A!
1Y
#65001
1a!
1_!
1[!
1&!
1!!
1v
1"!
1s
1w
1u
1C
1A
1=
#70000
1!
1V
1L
0g
0h
#70001
1W!
0V!
0T!
1/!
0.!
0,!
1'!
0|
1I
0H
0F
#75000
0!
0V
0L
1g
1h
1C!
1E!
1G!
1I!
1A!
1Z
0Y
1-
1/
11
13
#80000
1!
1V
1L
0g
0h
#80001
1X!
0W!
10!
0/!
1)!
0i
1J
0I
#85000
0!
0V
0L
1g
1h
1P!
0Q!
1@!
0A!
1%!
0'!
1i
1Y
1:
0;
#90000
1!
1V
1L
0g
0h
#90001
0X!
1T!
00!
1,!
0i
0J
1F
#95000
0!
0V
0L
1g
1h
1A!
1\
0[
0Z
0Y
#95001
1`!
0]!
0[!
1$!
0{
0v
1r
0t
0w
0u
1B
0?
0=
#100000
1!
1V
1L
0g
0h
#100001
1Y!
0T!
11!
0,!
1K
0F
#105000
0!
0V
0L
1g
1h
19!
18!
17!
05!
1>!
0?!
0@!
0A!
1Y
1+
1*
1)
0'
#110000
1!
1V
1L
0g
0h
#110001
0Y!
1V!
1U!
01!
1.!
1-!
1'!
1#!
0K
1H
1G
#115000
0!
0V
0L
1g
1h
1A!
1Z
0Y
#120000
1!
1V
1L
0g
0h
#120001
1X!
0V!
0U!
1T!
10!
0.!
0-!
1,!
1i
0'!
0#!
1J
0H
0G
1F
#125000
0!
0V
0L
1g
1h
1Q!
1@!
0A!
0)!
1'!
1j
0i
1Y
1;
#130000
1!
1V
1L
0g
0h
#135000
0!
0V
0L
1g
1h
0P!
1O!
0Q!
1A!
0%!
1#!
0'!
1i
1[
0Z
0Y
0:
19
0;
#135001
0a!
0`!
0_!
0&!
0$!
0!!
0r
0"!
0s
0C
0B
0A
#140000
1!
1V
1L
0g
0h
#145000
0!
0V
0L
1g
1h
1Q!
1?!
0@!
0A!
1)!
1'!
0i
1Y
1;
#150000
1!
1V
1L
0g
0h
#155000
0!
0V
0L
1g
1h
1P!
0Q!
1A!
1%!
0'!
1i
1Z
0Y
1:
0;
#160000
1!
1V
1L
0g
0h
#165000
0!
0V
0L
1g
1h
1Q!
1@!
0A!
0)!
1'!
1k
0j
0i
1Y
1;
1m
#170000
1!
1V
1L
0g
0h
#175000
0!
0V
0L
1g
1h
0P!
1N!
0O!
0Q!
1A!
0%!
0k
1~
0m
1l
0#!
0'!
1i
1]
0\
0[
0Z
0Y
0:
18
09
0;
1m
0l
1^
#175001
1a!
1_!
1]!
1[!
1&!
1!!
1{
1v
1"!
1s
1t
1w
1u
1C
1A
1?
1=
#180000
1!
1V
1L
0g
0h
#180001
0X!
0T!
1S!
00!
0,!
1+!
0i
1c
0J
0F
1E
#185000
0!
0V
0L
1g
1h
1e
1=!
0>!
0?!
0@!
0A!
1f
1_
0^
0]
1Y
0_
1^
#190000
1!
1V
1L
#190001
1T!
0S!
1,!
0+!
0c
1F
0E
#195000
0!
0V
0L
#200000
1!
1V
1L
#205000
0!
0V
0L
#210000
1!
1V
1L
#215000
0!
0V
0L
#220000
1!
1V
1L
#225000
0!
0V
0L
#230000
1!
1V
1L
#235000
0!
0V
0L
#240000
1!
1V
1L
#245000
0!
0V
0L
#250000
1!
1V
1L
#255000
0!
0V
0L
#260000
1!
1V
1L
#265000
0!
0V
0L
#270000
1!
1V
1L
#275000
0!
0V
0L
#280000
1!
1V
1L
#285000
0!
0V
0L
#290000
1!
1V
1L
#295000
0!
0V
0L
#300000
1!
1V
1L
#305000
0!
0V
0L
#310000
1!
1V
1L
#315000
0!
0V
0L
#320000
1!
1V
1L
#325000
0!
0V
0L
#330000
1!
1V
1L
#335000
0!
0V
0L
#340000
1!
1V
1L
#345000
0!
0V
0L
#350000
1!
1V
1L
#355000
0!
0V
0L
#360000
1!
1V
1L
#365000
0!
0V
0L
#370000
1!
1V
1L
#375000
0!
0V
0L
#380000
1!
1V
1L
#385000
0!
0V
0L
#390000
1!
1V
1L
#395000
0!
0V
0L
#400000
1!
1V
1L
#405000
0!
0V
0L
#410000
1!
1V
1L
#415000
0!
0V
0L
#420000
1!
1V
1L
#425000
0!
0V
0L
#430000
1!
1V
1L
#435000
0!
0V
0L
#440000
1!
1V
1L
#445000
0!
0V
0L
#450000
1!
1V
1L
#455000
0!
0V
0L
#460000
1!
1V
1L
#465000
0!
0V
0L
#470000
1!
1V
1L
#475000
0!
0V
0L
#480000
1!
1V
1L
#485000
0!
0V
0L
#490000
1!
1V
1L
#495000
0!
0V
0L
#500000
1!
1V
1L
#505000
0!
0V
0L
#510000
1!
1V
1L
#515000
0!
0V
0L
#520000
1!
1V
1L
#525000
0!
0V
0L
#530000
1!
1V
1L
#535000
0!
0V
0L
#540000
1!
1V
1L
#545000
0!
0V
0L
#550000
1!
1V
1L
#555000
0!
0V
0L
#560000
1!
1V
1L
#565000
0!
0V
0L
#570000
1!
1V
1L
#575000
0!
0V
0L
#580000
1!
1V
1L
#585000
0!
0V
0L
#590000
1!
1V
1L
#595000
0!
0V
0L
#600000
1!
1V
1L
#605000
0!
0V
0L
#610000
1!
1V
1L
#615000
0!
0V
0L
#620000
1!
1V
1L
#625000
0!
0V
0L
#630000
1!
1V
1L
#635000
0!
0V
0L
#640000
1!
1V
1L
#645000
0!
0V
0L
#650000
1!
1V
1L
#655000
0!
0V
0L
#660000
1!
1V
1L
#665000
0!
0V
0L
#670000
1!
1V
1L
#675000
0!
0V
0L
#680000
1!
1V
1L
#685000
0!
0V
0L
#690000
1!
1V
1L
#695000
0!
0V
0L
#700000
1!
1V
1L
#705000
0!
0V
0L
#710000
1!
1V
1L
#715000
0!
0V
0L
#720000
1!
1V
1L
#725000
0!
0V
0L
#730000
1!
1V
1L
#735000
0!
0V
0L
#740000
1!
1V
1L
#745000
0!
0V
0L
#750000
1!
1V
1L
#755000
0!
0V
0L
#760000
1!
1V
1L
#765000
0!
0V
0L
#770000
1!
1V
1L
#775000
0!
0V
0L
#780000
1!
1V
1L
#785000
0!
0V
0L
#790000
1!
1V
1L
#795000
0!
0V
0L
#800000
1!
1V
1L
#805000
0!
0V
0L
#810000
1!
1V
1L
#815000
0!
0V
0L
#820000
1!
1V
1L
#825000
0!
0V
0L
#830000
1!
1V
1L
#835000
0!
0V
0L
#840000
1!
1V
1L
#845000
0!
0V
0L
#850000
1!
1V
1L
#855000
0!
0V
0L
#860000
1!
1V
1L
#865000
0!
0V
0L
#870000
1!
1V
1L
#875000
0!
0V
0L
#880000
1!
1V
1L
#885000
0!
0V
0L
#890000
1!
1V
1L
#895000
0!
0V
0L
#900000
1!
1V
1L
#905000
0!
0V
0L
#910000
1!
1V
1L
#915000
0!
0V
0L
#920000
1!
1V
1L
#925000
0!
0V
0L
#930000
1!
1V
1L
#935000
0!
0V
0L
#940000
1!
1V
1L
#945000
0!
0V
0L
#950000
1!
1V
1L
#955000
0!
0V
0L
#960000
1!
1V
1L
#965000
0!
0V
0L
#970000
1!
1V
1L
#975000
0!
0V
0L
#980000
1!
1V
1L
#985000
0!
0V
0L
#990000
1!
1V
1L
#995000
0!
0V
0L
#1000000
