|RegisterFile
OutA[0] <= OutA[0].DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OutA[1].DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OutA[2].DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OutA[3].DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OutA[4].DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OutA[5].DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OutA[6].DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OutA[7].DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OutA[8].DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OutA[9].DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OutA[10].DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OutA[11].DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OutA[12].DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OutA[13].DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OutA[14].DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OutA[15].DB_MAX_OUTPUT_PORT_TYPE
OutA[16] <= OutA[16].DB_MAX_OUTPUT_PORT_TYPE
OutA[17] <= OutA[17].DB_MAX_OUTPUT_PORT_TYPE
OutA[18] <= OutA[18].DB_MAX_OUTPUT_PORT_TYPE
OutA[19] <= OutA[19].DB_MAX_OUTPUT_PORT_TYPE
OutA[20] <= OutA[20].DB_MAX_OUTPUT_PORT_TYPE
OutA[21] <= OutA[21].DB_MAX_OUTPUT_PORT_TYPE
OutA[22] <= OutA[22].DB_MAX_OUTPUT_PORT_TYPE
OutA[23] <= OutA[23].DB_MAX_OUTPUT_PORT_TYPE
OutA[24] <= OutA[24].DB_MAX_OUTPUT_PORT_TYPE
OutA[25] <= OutA[25].DB_MAX_OUTPUT_PORT_TYPE
OutA[26] <= OutA[26].DB_MAX_OUTPUT_PORT_TYPE
OutA[27] <= OutA[27].DB_MAX_OUTPUT_PORT_TYPE
OutA[28] <= OutA[28].DB_MAX_OUTPUT_PORT_TYPE
OutA[29] <= OutA[29].DB_MAX_OUTPUT_PORT_TYPE
OutA[30] <= OutA[30].DB_MAX_OUTPUT_PORT_TYPE
OutA[31] <= OutA[31].DB_MAX_OUTPUT_PORT_TYPE
OutB[0] <= OutB[0].DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OutB[1].DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OutB[2].DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OutB[3].DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OutB[4].DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OutB[5].DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OutB[6].DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OutB[7].DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OutB[8].DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OutB[9].DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OutB[10].DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OutB[11].DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OutB[12].DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OutB[13].DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OutB[14].DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OutB[15].DB_MAX_OUTPUT_PORT_TYPE
OutB[16] <= OutB[16].DB_MAX_OUTPUT_PORT_TYPE
OutB[17] <= OutB[17].DB_MAX_OUTPUT_PORT_TYPE
OutB[18] <= OutB[18].DB_MAX_OUTPUT_PORT_TYPE
OutB[19] <= OutB[19].DB_MAX_OUTPUT_PORT_TYPE
OutB[20] <= OutB[20].DB_MAX_OUTPUT_PORT_TYPE
OutB[21] <= OutB[21].DB_MAX_OUTPUT_PORT_TYPE
OutB[22] <= OutB[22].DB_MAX_OUTPUT_PORT_TYPE
OutB[23] <= OutB[23].DB_MAX_OUTPUT_PORT_TYPE
OutB[24] <= OutB[24].DB_MAX_OUTPUT_PORT_TYPE
OutB[25] <= OutB[25].DB_MAX_OUTPUT_PORT_TYPE
OutB[26] <= OutB[26].DB_MAX_OUTPUT_PORT_TYPE
OutB[27] <= OutB[27].DB_MAX_OUTPUT_PORT_TYPE
OutB[28] <= OutB[28].DB_MAX_OUTPUT_PORT_TYPE
OutB[29] <= OutB[29].DB_MAX_OUTPUT_PORT_TYPE
OutB[30] <= OutB[30].DB_MAX_OUTPUT_PORT_TYPE
OutB[31] <= OutB[31].DB_MAX_OUTPUT_PORT_TYPE
Clk => RegisterFileCell_NBIT:rgCell32[0].Clk
Clk => RegisterFileCell_NBIT:rgCell32[1].Clk
Clk => RegisterFileCell_NBIT:rgCell32[2].Clk
Clk => RegisterFileCell_NBIT:rgCell32[3].Clk
Clk => RegisterFileCell_NBIT:rgCell32[4].Clk
Clk => RegisterFileCell_NBIT:rgCell32[5].Clk
Clk => RegisterFileCell_NBIT:rgCell32[6].Clk
Clk => RegisterFileCell_NBIT:rgCell32[7].Clk
Clk => RegisterFileCell_NBIT:rgCell32[8].Clk
Clk => RegisterFileCell_NBIT:rgCell32[9].Clk
Clk => RegisterFileCell_NBIT:rgCell32[10].Clk
Clk => RegisterFileCell_NBIT:rgCell32[11].Clk
Clk => RegisterFileCell_NBIT:rgCell32[12].Clk
Clk => RegisterFileCell_NBIT:rgCell32[13].Clk
Clk => RegisterFileCell_NBIT:rgCell32[14].Clk
Clk => RegisterFileCell_NBIT:rgCell32[15].Clk
Clk => RegisterFileCell_NBIT:rgCell32[16].Clk
Clk => RegisterFileCell_NBIT:rgCell32[17].Clk
Clk => RegisterFileCell_NBIT:rgCell32[18].Clk
Clk => RegisterFileCell_NBIT:rgCell32[19].Clk
Clk => RegisterFileCell_NBIT:rgCell32[20].Clk
Clk => RegisterFileCell_NBIT:rgCell32[21].Clk
Clk => RegisterFileCell_NBIT:rgCell32[22].Clk
Clk => RegisterFileCell_NBIT:rgCell32[23].Clk
Clk => RegisterFileCell_NBIT:rgCell32[24].Clk
Clk => RegisterFileCell_NBIT:rgCell32[25].Clk
Clk => RegisterFileCell_NBIT:rgCell32[26].Clk
Clk => RegisterFileCell_NBIT:rgCell32[27].Clk
Clk => RegisterFileCell_NBIT:rgCell32[28].Clk
Clk => RegisterFileCell_NBIT:rgCell32[29].Clk
Clk => RegisterFileCell_NBIT:rgCell32[30].Clk
Clk => RegisterFileCell_NBIT:rgCell32[31].Clk
WriteEn => WriteEn.IN1
WriteAddr[0] => WriteAddr[0].IN1
WriteAddr[1] => WriteAddr[1].IN1
WriteAddr[2] => WriteAddr[2].IN1
WriteAddr[3] => WriteAddr[3].IN1
WriteAddr[4] => WriteAddr[4].IN1
ReadEnA => ReadEnA.IN1
ReadEnB => ReadEnB.IN1
ReadAddrA[0] => ReadAddrA[0].IN1
ReadAddrA[1] => ReadAddrA[1].IN1
ReadAddrA[2] => ReadAddrA[2].IN1
ReadAddrA[3] => ReadAddrA[3].IN1
ReadAddrA[4] => ReadAddrA[4].IN1
ReadAddrB[0] => ReadAddrB[0].IN1
ReadAddrB[1] => ReadAddrB[1].IN1
ReadAddrB[2] => ReadAddrB[2].IN1
ReadAddrB[3] => ReadAddrB[3].IN1
ReadAddrB[4] => ReadAddrB[4].IN1
In[0] => RegisterFileCell_NBIT:rgCell32[0].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[1].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[2].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[3].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[4].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[5].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[6].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[7].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[8].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[9].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[10].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[11].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[12].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[13].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[14].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[15].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[16].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[17].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[18].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[19].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[20].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[21].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[22].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[23].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[24].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[25].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[26].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[27].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[28].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[29].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[30].In[0]
In[0] => RegisterFileCell_NBIT:rgCell32[31].In[0]
In[1] => RegisterFileCell_NBIT:rgCell32[0].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[1].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[2].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[3].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[4].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[5].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[6].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[7].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[8].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[9].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[10].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[11].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[12].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[13].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[14].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[15].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[16].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[17].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[18].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[19].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[20].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[21].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[22].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[23].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[24].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[25].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[26].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[27].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[28].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[29].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[30].In[1]
In[1] => RegisterFileCell_NBIT:rgCell32[31].In[1]
In[2] => RegisterFileCell_NBIT:rgCell32[0].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[1].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[2].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[3].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[4].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[5].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[6].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[7].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[8].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[9].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[10].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[11].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[12].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[13].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[14].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[15].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[16].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[17].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[18].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[19].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[20].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[21].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[22].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[23].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[24].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[25].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[26].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[27].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[28].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[29].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[30].In[2]
In[2] => RegisterFileCell_NBIT:rgCell32[31].In[2]
In[3] => RegisterFileCell_NBIT:rgCell32[0].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[1].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[2].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[3].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[4].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[5].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[6].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[7].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[8].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[9].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[10].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[11].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[12].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[13].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[14].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[15].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[16].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[17].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[18].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[19].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[20].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[21].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[22].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[23].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[24].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[25].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[26].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[27].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[28].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[29].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[30].In[3]
In[3] => RegisterFileCell_NBIT:rgCell32[31].In[3]
In[4] => RegisterFileCell_NBIT:rgCell32[0].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[1].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[2].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[3].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[4].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[5].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[6].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[7].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[8].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[9].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[10].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[11].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[12].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[13].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[14].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[15].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[16].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[17].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[18].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[19].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[20].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[21].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[22].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[23].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[24].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[25].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[26].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[27].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[28].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[29].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[30].In[4]
In[4] => RegisterFileCell_NBIT:rgCell32[31].In[4]
In[5] => RegisterFileCell_NBIT:rgCell32[0].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[1].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[2].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[3].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[4].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[5].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[6].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[7].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[8].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[9].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[10].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[11].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[12].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[13].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[14].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[15].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[16].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[17].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[18].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[19].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[20].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[21].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[22].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[23].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[24].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[25].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[26].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[27].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[28].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[29].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[30].In[5]
In[5] => RegisterFileCell_NBIT:rgCell32[31].In[5]
In[6] => RegisterFileCell_NBIT:rgCell32[0].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[1].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[2].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[3].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[4].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[5].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[6].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[7].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[8].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[9].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[10].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[11].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[12].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[13].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[14].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[15].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[16].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[17].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[18].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[19].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[20].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[21].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[22].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[23].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[24].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[25].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[26].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[27].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[28].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[29].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[30].In[6]
In[6] => RegisterFileCell_NBIT:rgCell32[31].In[6]
In[7] => RegisterFileCell_NBIT:rgCell32[0].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[1].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[2].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[3].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[4].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[5].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[6].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[7].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[8].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[9].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[10].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[11].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[12].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[13].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[14].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[15].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[16].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[17].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[18].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[19].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[20].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[21].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[22].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[23].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[24].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[25].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[26].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[27].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[28].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[29].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[30].In[7]
In[7] => RegisterFileCell_NBIT:rgCell32[31].In[7]
In[8] => RegisterFileCell_NBIT:rgCell32[0].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[1].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[2].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[3].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[4].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[5].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[6].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[7].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[8].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[9].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[10].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[11].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[12].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[13].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[14].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[15].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[16].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[17].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[18].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[19].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[20].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[21].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[22].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[23].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[24].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[25].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[26].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[27].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[28].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[29].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[30].In[8]
In[8] => RegisterFileCell_NBIT:rgCell32[31].In[8]
In[9] => RegisterFileCell_NBIT:rgCell32[0].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[1].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[2].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[3].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[4].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[5].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[6].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[7].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[8].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[9].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[10].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[11].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[12].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[13].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[14].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[15].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[16].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[17].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[18].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[19].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[20].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[21].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[22].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[23].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[24].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[25].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[26].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[27].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[28].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[29].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[30].In[9]
In[9] => RegisterFileCell_NBIT:rgCell32[31].In[9]
In[10] => RegisterFileCell_NBIT:rgCell32[0].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[1].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[2].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[3].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[4].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[5].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[6].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[7].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[8].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[9].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[10].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[11].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[12].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[13].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[14].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[15].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[16].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[17].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[18].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[19].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[20].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[21].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[22].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[23].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[24].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[25].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[26].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[27].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[28].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[29].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[30].In[10]
In[10] => RegisterFileCell_NBIT:rgCell32[31].In[10]
In[11] => RegisterFileCell_NBIT:rgCell32[0].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[1].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[2].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[3].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[4].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[5].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[6].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[7].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[8].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[9].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[10].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[11].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[12].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[13].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[14].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[15].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[16].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[17].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[18].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[19].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[20].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[21].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[22].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[23].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[24].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[25].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[26].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[27].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[28].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[29].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[30].In[11]
In[11] => RegisterFileCell_NBIT:rgCell32[31].In[11]
In[12] => RegisterFileCell_NBIT:rgCell32[0].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[1].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[2].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[3].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[4].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[5].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[6].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[7].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[8].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[9].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[10].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[11].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[12].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[13].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[14].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[15].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[16].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[17].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[18].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[19].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[20].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[21].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[22].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[23].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[24].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[25].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[26].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[27].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[28].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[29].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[30].In[12]
In[12] => RegisterFileCell_NBIT:rgCell32[31].In[12]
In[13] => RegisterFileCell_NBIT:rgCell32[0].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[1].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[2].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[3].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[4].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[5].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[6].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[7].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[8].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[9].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[10].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[11].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[12].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[13].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[14].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[15].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[16].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[17].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[18].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[19].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[20].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[21].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[22].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[23].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[24].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[25].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[26].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[27].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[28].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[29].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[30].In[13]
In[13] => RegisterFileCell_NBIT:rgCell32[31].In[13]
In[14] => RegisterFileCell_NBIT:rgCell32[0].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[1].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[2].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[3].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[4].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[5].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[6].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[7].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[8].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[9].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[10].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[11].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[12].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[13].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[14].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[15].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[16].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[17].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[18].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[19].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[20].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[21].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[22].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[23].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[24].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[25].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[26].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[27].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[28].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[29].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[30].In[14]
In[14] => RegisterFileCell_NBIT:rgCell32[31].In[14]
In[15] => RegisterFileCell_NBIT:rgCell32[0].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[1].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[2].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[3].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[4].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[5].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[6].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[7].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[8].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[9].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[10].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[11].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[12].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[13].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[14].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[15].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[16].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[17].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[18].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[19].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[20].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[21].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[22].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[23].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[24].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[25].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[26].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[27].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[28].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[29].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[30].In[15]
In[15] => RegisterFileCell_NBIT:rgCell32[31].In[15]
In[16] => RegisterFileCell_NBIT:rgCell32[0].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[1].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[2].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[3].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[4].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[5].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[6].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[7].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[8].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[9].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[10].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[11].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[12].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[13].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[14].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[15].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[16].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[17].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[18].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[19].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[20].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[21].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[22].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[23].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[24].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[25].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[26].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[27].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[28].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[29].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[30].In[16]
In[16] => RegisterFileCell_NBIT:rgCell32[31].In[16]
In[17] => RegisterFileCell_NBIT:rgCell32[0].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[1].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[2].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[3].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[4].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[5].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[6].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[7].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[8].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[9].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[10].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[11].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[12].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[13].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[14].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[15].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[16].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[17].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[18].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[19].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[20].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[21].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[22].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[23].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[24].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[25].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[26].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[27].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[28].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[29].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[30].In[17]
In[17] => RegisterFileCell_NBIT:rgCell32[31].In[17]
In[18] => RegisterFileCell_NBIT:rgCell32[0].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[1].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[2].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[3].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[4].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[5].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[6].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[7].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[8].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[9].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[10].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[11].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[12].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[13].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[14].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[15].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[16].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[17].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[18].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[19].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[20].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[21].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[22].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[23].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[24].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[25].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[26].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[27].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[28].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[29].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[30].In[18]
In[18] => RegisterFileCell_NBIT:rgCell32[31].In[18]
In[19] => RegisterFileCell_NBIT:rgCell32[0].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[1].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[2].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[3].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[4].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[5].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[6].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[7].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[8].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[9].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[10].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[11].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[12].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[13].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[14].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[15].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[16].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[17].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[18].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[19].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[20].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[21].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[22].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[23].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[24].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[25].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[26].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[27].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[28].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[29].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[30].In[19]
In[19] => RegisterFileCell_NBIT:rgCell32[31].In[19]
In[20] => RegisterFileCell_NBIT:rgCell32[0].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[1].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[2].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[3].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[4].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[5].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[6].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[7].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[8].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[9].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[10].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[11].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[12].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[13].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[14].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[15].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[16].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[17].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[18].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[19].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[20].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[21].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[22].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[23].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[24].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[25].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[26].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[27].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[28].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[29].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[30].In[20]
In[20] => RegisterFileCell_NBIT:rgCell32[31].In[20]
In[21] => RegisterFileCell_NBIT:rgCell32[0].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[1].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[2].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[3].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[4].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[5].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[6].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[7].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[8].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[9].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[10].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[11].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[12].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[13].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[14].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[15].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[16].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[17].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[18].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[19].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[20].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[21].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[22].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[23].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[24].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[25].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[26].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[27].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[28].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[29].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[30].In[21]
In[21] => RegisterFileCell_NBIT:rgCell32[31].In[21]
In[22] => RegisterFileCell_NBIT:rgCell32[0].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[1].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[2].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[3].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[4].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[5].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[6].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[7].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[8].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[9].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[10].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[11].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[12].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[13].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[14].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[15].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[16].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[17].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[18].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[19].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[20].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[21].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[22].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[23].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[24].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[25].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[26].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[27].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[28].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[29].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[30].In[22]
In[22] => RegisterFileCell_NBIT:rgCell32[31].In[22]
In[23] => RegisterFileCell_NBIT:rgCell32[0].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[1].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[2].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[3].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[4].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[5].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[6].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[7].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[8].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[9].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[10].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[11].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[12].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[13].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[14].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[15].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[16].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[17].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[18].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[19].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[20].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[21].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[22].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[23].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[24].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[25].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[26].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[27].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[28].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[29].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[30].In[23]
In[23] => RegisterFileCell_NBIT:rgCell32[31].In[23]
In[24] => RegisterFileCell_NBIT:rgCell32[0].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[1].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[2].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[3].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[4].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[5].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[6].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[7].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[8].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[9].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[10].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[11].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[12].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[13].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[14].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[15].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[16].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[17].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[18].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[19].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[20].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[21].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[22].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[23].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[24].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[25].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[26].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[27].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[28].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[29].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[30].In[24]
In[24] => RegisterFileCell_NBIT:rgCell32[31].In[24]
In[25] => RegisterFileCell_NBIT:rgCell32[0].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[1].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[2].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[3].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[4].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[5].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[6].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[7].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[8].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[9].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[10].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[11].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[12].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[13].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[14].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[15].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[16].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[17].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[18].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[19].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[20].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[21].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[22].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[23].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[24].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[25].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[26].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[27].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[28].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[29].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[30].In[25]
In[25] => RegisterFileCell_NBIT:rgCell32[31].In[25]
In[26] => RegisterFileCell_NBIT:rgCell32[0].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[1].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[2].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[3].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[4].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[5].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[6].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[7].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[8].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[9].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[10].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[11].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[12].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[13].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[14].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[15].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[16].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[17].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[18].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[19].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[20].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[21].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[22].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[23].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[24].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[25].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[26].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[27].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[28].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[29].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[30].In[26]
In[26] => RegisterFileCell_NBIT:rgCell32[31].In[26]
In[27] => RegisterFileCell_NBIT:rgCell32[0].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[1].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[2].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[3].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[4].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[5].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[6].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[7].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[8].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[9].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[10].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[11].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[12].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[13].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[14].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[15].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[16].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[17].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[18].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[19].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[20].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[21].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[22].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[23].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[24].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[25].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[26].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[27].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[28].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[29].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[30].In[27]
In[27] => RegisterFileCell_NBIT:rgCell32[31].In[27]
In[28] => RegisterFileCell_NBIT:rgCell32[0].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[1].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[2].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[3].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[4].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[5].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[6].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[7].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[8].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[9].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[10].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[11].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[12].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[13].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[14].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[15].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[16].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[17].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[18].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[19].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[20].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[21].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[22].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[23].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[24].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[25].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[26].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[27].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[28].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[29].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[30].In[28]
In[28] => RegisterFileCell_NBIT:rgCell32[31].In[28]
In[29] => RegisterFileCell_NBIT:rgCell32[0].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[1].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[2].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[3].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[4].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[5].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[6].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[7].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[8].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[9].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[10].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[11].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[12].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[13].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[14].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[15].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[16].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[17].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[18].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[19].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[20].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[21].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[22].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[23].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[24].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[25].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[26].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[27].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[28].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[29].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[30].In[29]
In[29] => RegisterFileCell_NBIT:rgCell32[31].In[29]
In[30] => RegisterFileCell_NBIT:rgCell32[0].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[1].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[2].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[3].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[4].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[5].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[6].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[7].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[8].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[9].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[10].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[11].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[12].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[13].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[14].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[15].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[16].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[17].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[18].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[19].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[20].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[21].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[22].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[23].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[24].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[25].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[26].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[27].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[28].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[29].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[30].In[30]
In[30] => RegisterFileCell_NBIT:rgCell32[31].In[30]
In[31] => RegisterFileCell_NBIT:rgCell32[0].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[1].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[2].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[3].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[4].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[5].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[6].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[7].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[8].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[9].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[10].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[11].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[12].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[13].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[14].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[15].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[16].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[17].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[18].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[19].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[20].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[21].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[22].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[23].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[24].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[25].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[26].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[27].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[28].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[29].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[30].In[31]
In[31] => RegisterFileCell_NBIT:rgCell32[31].In[31]


|RegisterFile|Decoder5to32:decoder0
out[0] <= gate[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= gate[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= gate[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= gate[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= gate[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= gate[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= gate[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= gate[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= gate[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= gate[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= gate[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= gate[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= gate[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= gate[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= gate[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= gate[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= gate[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= gate[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= gate[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= gate[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= gate[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= gate[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= gate[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= gate[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= gate[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= gate[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= gate[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= gate[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= gate[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= gate[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= gate[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= gate[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN1
En => gate[0].IN1
En => gate[1].IN1
En => gate[2].IN1
En => gate[3].IN1
En => gate[4].IN1
En => gate[5].IN1
En => gate[6].IN1
En => gate[7].IN1
En => gate[8].IN1
En => gate[9].IN1
En => gate[10].IN1
En => gate[11].IN1
En => gate[12].IN1
En => gate[13].IN1
En => gate[14].IN1
En => gate[15].IN1
En => gate[16].IN1
En => gate[17].IN1
En => gate[18].IN1
En => gate[19].IN1
En => gate[20].IN1
En => gate[21].IN1
En => gate[22].IN1
En => gate[23].IN1
En => gate[24].IN1
En => gate[25].IN1
En => gate[26].IN1
En => gate[27].IN1
En => gate[28].IN1
En => gate[29].IN1
En => gate[30].IN1
En => gate[31].IN1


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode0
out[0] <= Decoder2to4:decode1[0].out[0]
out[1] <= Decoder2to4:decode1[0].out[1]
out[2] <= Decoder2to4:decode1[0].out[2]
out[3] <= Decoder2to4:decode1[0].out[3]
out[4] <= Decoder2to4:decode1[1].out[0]
out[5] <= Decoder2to4:decode1[1].out[1]
out[6] <= Decoder2to4:decode1[1].out[2]
out[7] <= Decoder2to4:decode1[1].out[3]
out[8] <= Decoder2to4:decode1[2].out[0]
out[9] <= Decoder2to4:decode1[2].out[1]
out[10] <= Decoder2to4:decode1[2].out[2]
out[11] <= Decoder2to4:decode1[2].out[3]
out[12] <= Decoder2to4:decode1[3].out[0]
out[13] <= Decoder2to4:decode1[3].out[1]
out[14] <= Decoder2to4:decode1[3].out[2]
out[15] <= Decoder2to4:decode1[3].out[3]
in[0] => Decoder2to4:decode1[0].in[0]
in[0] => Decoder2to4:decode1[1].in[0]
in[0] => Decoder2to4:decode1[2].in[0]
in[0] => Decoder2to4:decode1[3].in[0]
in[1] => Decoder2to4:decode1[0].in[1]
in[1] => Decoder2to4:decode1[1].in[1]
in[1] => Decoder2to4:decode1[2].in[1]
in[1] => Decoder2to4:decode1[3].in[1]
in[2] => in[2].IN1
in[3] => in[3].IN1
En => En.IN1


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode0|Decoder2to4:decode0
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode0|Decoder2to4:decode1[0]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode0|Decoder2to4:decode1[1]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode0|Decoder2to4:decode1[2]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode0|Decoder2to4:decode1[3]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode1
out[0] <= Decoder2to4:decode1[0].out[0]
out[1] <= Decoder2to4:decode1[0].out[1]
out[2] <= Decoder2to4:decode1[0].out[2]
out[3] <= Decoder2to4:decode1[0].out[3]
out[4] <= Decoder2to4:decode1[1].out[0]
out[5] <= Decoder2to4:decode1[1].out[1]
out[6] <= Decoder2to4:decode1[1].out[2]
out[7] <= Decoder2to4:decode1[1].out[3]
out[8] <= Decoder2to4:decode1[2].out[0]
out[9] <= Decoder2to4:decode1[2].out[1]
out[10] <= Decoder2to4:decode1[2].out[2]
out[11] <= Decoder2to4:decode1[2].out[3]
out[12] <= Decoder2to4:decode1[3].out[0]
out[13] <= Decoder2to4:decode1[3].out[1]
out[14] <= Decoder2to4:decode1[3].out[2]
out[15] <= Decoder2to4:decode1[3].out[3]
in[0] => Decoder2to4:decode1[0].in[0]
in[0] => Decoder2to4:decode1[1].in[0]
in[0] => Decoder2to4:decode1[2].in[0]
in[0] => Decoder2to4:decode1[3].in[0]
in[1] => Decoder2to4:decode1[0].in[1]
in[1] => Decoder2to4:decode1[1].in[1]
in[1] => Decoder2to4:decode1[2].in[1]
in[1] => Decoder2to4:decode1[3].in[1]
in[2] => in[2].IN1
in[3] => in[3].IN1
En => En.IN1


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode1|Decoder2to4:decode0
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode1|Decoder2to4:decode1[0]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode1|Decoder2to4:decode1[1]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode1|Decoder2to4:decode1[2]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder0|Decoder4to16:decode1|Decoder2to4:decode1[3]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[0]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[1]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[2]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[3]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[4]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[5]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[6]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[7]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[8]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[9]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[10]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[11]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[12]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[13]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[14]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[15]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[16]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[17]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[18]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[19]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[20]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[21]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[22]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[23]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[24]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[25]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[26]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[27]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[28]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[29]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[30]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]
OutA[0] <= RegisterFileCell:rgCell[0].OutA
OutA[1] <= RegisterFileCell:rgCell[1].OutA
OutA[2] <= RegisterFileCell:rgCell[2].OutA
OutA[3] <= RegisterFileCell:rgCell[3].OutA
OutA[4] <= RegisterFileCell:rgCell[4].OutA
OutA[5] <= RegisterFileCell:rgCell[5].OutA
OutA[6] <= RegisterFileCell:rgCell[6].OutA
OutA[7] <= RegisterFileCell:rgCell[7].OutA
OutA[8] <= RegisterFileCell:rgCell[8].OutA
OutA[9] <= RegisterFileCell:rgCell[9].OutA
OutA[10] <= RegisterFileCell:rgCell[10].OutA
OutA[11] <= RegisterFileCell:rgCell[11].OutA
OutA[12] <= RegisterFileCell:rgCell[12].OutA
OutA[13] <= RegisterFileCell:rgCell[13].OutA
OutA[14] <= RegisterFileCell:rgCell[14].OutA
OutA[15] <= RegisterFileCell:rgCell[15].OutA
OutA[16] <= RegisterFileCell:rgCell[16].OutA
OutA[17] <= RegisterFileCell:rgCell[17].OutA
OutA[18] <= RegisterFileCell:rgCell[18].OutA
OutA[19] <= RegisterFileCell:rgCell[19].OutA
OutA[20] <= RegisterFileCell:rgCell[20].OutA
OutA[21] <= RegisterFileCell:rgCell[21].OutA
OutA[22] <= RegisterFileCell:rgCell[22].OutA
OutA[23] <= RegisterFileCell:rgCell[23].OutA
OutA[24] <= RegisterFileCell:rgCell[24].OutA
OutA[25] <= RegisterFileCell:rgCell[25].OutA
OutA[26] <= RegisterFileCell:rgCell[26].OutA
OutA[27] <= RegisterFileCell:rgCell[27].OutA
OutA[28] <= RegisterFileCell:rgCell[28].OutA
OutA[29] <= RegisterFileCell:rgCell[29].OutA
OutA[30] <= RegisterFileCell:rgCell[30].OutA
OutA[31] <= RegisterFileCell:rgCell[31].OutA
OutB[0] <= RegisterFileCell:rgCell[0].OutB
OutB[1] <= RegisterFileCell:rgCell[1].OutB
OutB[2] <= RegisterFileCell:rgCell[2].OutB
OutB[3] <= RegisterFileCell:rgCell[3].OutB
OutB[4] <= RegisterFileCell:rgCell[4].OutB
OutB[5] <= RegisterFileCell:rgCell[5].OutB
OutB[6] <= RegisterFileCell:rgCell[6].OutB
OutB[7] <= RegisterFileCell:rgCell[7].OutB
OutB[8] <= RegisterFileCell:rgCell[8].OutB
OutB[9] <= RegisterFileCell:rgCell[9].OutB
OutB[10] <= RegisterFileCell:rgCell[10].OutB
OutB[11] <= RegisterFileCell:rgCell[11].OutB
OutB[12] <= RegisterFileCell:rgCell[12].OutB
OutB[13] <= RegisterFileCell:rgCell[13].OutB
OutB[14] <= RegisterFileCell:rgCell[14].OutB
OutB[15] <= RegisterFileCell:rgCell[15].OutB
OutB[16] <= RegisterFileCell:rgCell[16].OutB
OutB[17] <= RegisterFileCell:rgCell[17].OutB
OutB[18] <= RegisterFileCell:rgCell[18].OutB
OutB[19] <= RegisterFileCell:rgCell[19].OutB
OutB[20] <= RegisterFileCell:rgCell[20].OutB
OutB[21] <= RegisterFileCell:rgCell[21].OutB
OutB[22] <= RegisterFileCell:rgCell[22].OutB
OutB[23] <= RegisterFileCell:rgCell[23].OutB
OutB[24] <= RegisterFileCell:rgCell[24].OutB
OutB[25] <= RegisterFileCell:rgCell[25].OutB
OutB[26] <= RegisterFileCell:rgCell[26].OutB
OutB[27] <= RegisterFileCell:rgCell[27].OutB
OutB[28] <= RegisterFileCell:rgCell[28].OutB
OutB[29] <= RegisterFileCell:rgCell[29].OutB
OutB[30] <= RegisterFileCell:rgCell[30].OutB
OutB[31] <= RegisterFileCell:rgCell[31].OutB
Clk => RegisterFileCell:rgCell[0].Clk
Clk => RegisterFileCell:rgCell[1].Clk
Clk => RegisterFileCell:rgCell[2].Clk
Clk => RegisterFileCell:rgCell[3].Clk
Clk => RegisterFileCell:rgCell[4].Clk
Clk => RegisterFileCell:rgCell[5].Clk
Clk => RegisterFileCell:rgCell[6].Clk
Clk => RegisterFileCell:rgCell[7].Clk
Clk => RegisterFileCell:rgCell[8].Clk
Clk => RegisterFileCell:rgCell[9].Clk
Clk => RegisterFileCell:rgCell[10].Clk
Clk => RegisterFileCell:rgCell[11].Clk
Clk => RegisterFileCell:rgCell[12].Clk
Clk => RegisterFileCell:rgCell[13].Clk
Clk => RegisterFileCell:rgCell[14].Clk
Clk => RegisterFileCell:rgCell[15].Clk
Clk => RegisterFileCell:rgCell[16].Clk
Clk => RegisterFileCell:rgCell[17].Clk
Clk => RegisterFileCell:rgCell[18].Clk
Clk => RegisterFileCell:rgCell[19].Clk
Clk => RegisterFileCell:rgCell[20].Clk
Clk => RegisterFileCell:rgCell[21].Clk
Clk => RegisterFileCell:rgCell[22].Clk
Clk => RegisterFileCell:rgCell[23].Clk
Clk => RegisterFileCell:rgCell[24].Clk
Clk => RegisterFileCell:rgCell[25].Clk
Clk => RegisterFileCell:rgCell[26].Clk
Clk => RegisterFileCell:rgCell[27].Clk
Clk => RegisterFileCell:rgCell[28].Clk
Clk => RegisterFileCell:rgCell[29].Clk
Clk => RegisterFileCell:rgCell[30].Clk
Clk => RegisterFileCell:rgCell[31].Clk
ReadA => RegisterFileCell:rgCell[0].ReadA
ReadA => RegisterFileCell:rgCell[1].ReadA
ReadA => RegisterFileCell:rgCell[2].ReadA
ReadA => RegisterFileCell:rgCell[3].ReadA
ReadA => RegisterFileCell:rgCell[4].ReadA
ReadA => RegisterFileCell:rgCell[5].ReadA
ReadA => RegisterFileCell:rgCell[6].ReadA
ReadA => RegisterFileCell:rgCell[7].ReadA
ReadA => RegisterFileCell:rgCell[8].ReadA
ReadA => RegisterFileCell:rgCell[9].ReadA
ReadA => RegisterFileCell:rgCell[10].ReadA
ReadA => RegisterFileCell:rgCell[11].ReadA
ReadA => RegisterFileCell:rgCell[12].ReadA
ReadA => RegisterFileCell:rgCell[13].ReadA
ReadA => RegisterFileCell:rgCell[14].ReadA
ReadA => RegisterFileCell:rgCell[15].ReadA
ReadA => RegisterFileCell:rgCell[16].ReadA
ReadA => RegisterFileCell:rgCell[17].ReadA
ReadA => RegisterFileCell:rgCell[18].ReadA
ReadA => RegisterFileCell:rgCell[19].ReadA
ReadA => RegisterFileCell:rgCell[20].ReadA
ReadA => RegisterFileCell:rgCell[21].ReadA
ReadA => RegisterFileCell:rgCell[22].ReadA
ReadA => RegisterFileCell:rgCell[23].ReadA
ReadA => RegisterFileCell:rgCell[24].ReadA
ReadA => RegisterFileCell:rgCell[25].ReadA
ReadA => RegisterFileCell:rgCell[26].ReadA
ReadA => RegisterFileCell:rgCell[27].ReadA
ReadA => RegisterFileCell:rgCell[28].ReadA
ReadA => RegisterFileCell:rgCell[29].ReadA
ReadA => RegisterFileCell:rgCell[30].ReadA
ReadA => RegisterFileCell:rgCell[31].ReadA
ReadB => RegisterFileCell:rgCell[0].ReadB
ReadB => RegisterFileCell:rgCell[1].ReadB
ReadB => RegisterFileCell:rgCell[2].ReadB
ReadB => RegisterFileCell:rgCell[3].ReadB
ReadB => RegisterFileCell:rgCell[4].ReadB
ReadB => RegisterFileCell:rgCell[5].ReadB
ReadB => RegisterFileCell:rgCell[6].ReadB
ReadB => RegisterFileCell:rgCell[7].ReadB
ReadB => RegisterFileCell:rgCell[8].ReadB
ReadB => RegisterFileCell:rgCell[9].ReadB
ReadB => RegisterFileCell:rgCell[10].ReadB
ReadB => RegisterFileCell:rgCell[11].ReadB
ReadB => RegisterFileCell:rgCell[12].ReadB
ReadB => RegisterFileCell:rgCell[13].ReadB
ReadB => RegisterFileCell:rgCell[14].ReadB
ReadB => RegisterFileCell:rgCell[15].ReadB
ReadB => RegisterFileCell:rgCell[16].ReadB
ReadB => RegisterFileCell:rgCell[17].ReadB
ReadB => RegisterFileCell:rgCell[18].ReadB
ReadB => RegisterFileCell:rgCell[19].ReadB
ReadB => RegisterFileCell:rgCell[20].ReadB
ReadB => RegisterFileCell:rgCell[21].ReadB
ReadB => RegisterFileCell:rgCell[22].ReadB
ReadB => RegisterFileCell:rgCell[23].ReadB
ReadB => RegisterFileCell:rgCell[24].ReadB
ReadB => RegisterFileCell:rgCell[25].ReadB
ReadB => RegisterFileCell:rgCell[26].ReadB
ReadB => RegisterFileCell:rgCell[27].ReadB
ReadB => RegisterFileCell:rgCell[28].ReadB
ReadB => RegisterFileCell:rgCell[29].ReadB
ReadB => RegisterFileCell:rgCell[30].ReadB
ReadB => RegisterFileCell:rgCell[31].ReadB
WS => RegisterFileCell:rgCell[0].WS
WS => RegisterFileCell:rgCell[1].WS
WS => RegisterFileCell:rgCell[2].WS
WS => RegisterFileCell:rgCell[3].WS
WS => RegisterFileCell:rgCell[4].WS
WS => RegisterFileCell:rgCell[5].WS
WS => RegisterFileCell:rgCell[6].WS
WS => RegisterFileCell:rgCell[7].WS
WS => RegisterFileCell:rgCell[8].WS
WS => RegisterFileCell:rgCell[9].WS
WS => RegisterFileCell:rgCell[10].WS
WS => RegisterFileCell:rgCell[11].WS
WS => RegisterFileCell:rgCell[12].WS
WS => RegisterFileCell:rgCell[13].WS
WS => RegisterFileCell:rgCell[14].WS
WS => RegisterFileCell:rgCell[15].WS
WS => RegisterFileCell:rgCell[16].WS
WS => RegisterFileCell:rgCell[17].WS
WS => RegisterFileCell:rgCell[18].WS
WS => RegisterFileCell:rgCell[19].WS
WS => RegisterFileCell:rgCell[20].WS
WS => RegisterFileCell:rgCell[21].WS
WS => RegisterFileCell:rgCell[22].WS
WS => RegisterFileCell:rgCell[23].WS
WS => RegisterFileCell:rgCell[24].WS
WS => RegisterFileCell:rgCell[25].WS
WS => RegisterFileCell:rgCell[26].WS
WS => RegisterFileCell:rgCell[27].WS
WS => RegisterFileCell:rgCell[28].WS
WS => RegisterFileCell:rgCell[29].WS
WS => RegisterFileCell:rgCell[30].WS
WS => RegisterFileCell:rgCell[31].WS
In[0] => RegisterFileCell:rgCell[0].In
In[1] => RegisterFileCell:rgCell[1].In
In[2] => RegisterFileCell:rgCell[2].In
In[3] => RegisterFileCell:rgCell[3].In
In[4] => RegisterFileCell:rgCell[4].In
In[5] => RegisterFileCell:rgCell[5].In
In[6] => RegisterFileCell:rgCell[6].In
In[7] => RegisterFileCell:rgCell[7].In
In[8] => RegisterFileCell:rgCell[8].In
In[9] => RegisterFileCell:rgCell[9].In
In[10] => RegisterFileCell:rgCell[10].In
In[11] => RegisterFileCell:rgCell[11].In
In[12] => RegisterFileCell:rgCell[12].In
In[13] => RegisterFileCell:rgCell[13].In
In[14] => RegisterFileCell:rgCell[14].In
In[15] => RegisterFileCell:rgCell[15].In
In[16] => RegisterFileCell:rgCell[16].In
In[17] => RegisterFileCell:rgCell[17].In
In[18] => RegisterFileCell:rgCell[18].In
In[19] => RegisterFileCell:rgCell[19].In
In[20] => RegisterFileCell:rgCell[20].In
In[21] => RegisterFileCell:rgCell[21].In
In[22] => RegisterFileCell:rgCell[22].In
In[23] => RegisterFileCell:rgCell[23].In
In[24] => RegisterFileCell:rgCell[24].In
In[25] => RegisterFileCell:rgCell[25].In
In[26] => RegisterFileCell:rgCell[26].In
In[27] => RegisterFileCell:rgCell[27].In
In[28] => RegisterFileCell:rgCell[28].In
In[29] => RegisterFileCell:rgCell[29].In
In[30] => RegisterFileCell:rgCell[30].In
In[31] => RegisterFileCell:rgCell[31].In


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[0]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[0]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[1]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[1]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[2]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[2]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[3]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[3]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[4]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[4]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[5]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[5]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[6]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[6]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[7]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[7]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[8]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[8]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[9]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[9]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[10]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[10]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[11]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[11]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[12]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[12]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[13]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[13]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[14]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[14]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[15]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[15]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[16]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[16]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[17]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[17]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[18]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[18]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[19]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[19]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[20]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[20]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[21]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[21]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[22]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[22]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[23]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[23]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[24]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[24]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[25]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[25]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[26]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[26]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[27]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[27]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[28]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[28]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[29]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[29]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[30]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[30]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[31]
OutA <= buf0.DB_MAX_OUTPUT_PORT_TYPE
OutB <= buf1.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
ReadA => buf0.OE
ReadB => buf1.OE
WS => g0.IN0
WS => g1.IN1
In => g0.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff
Q <= D_Latch:ff1.Q
D => D.IN1
Clk => Clk.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|RegisterFileCell_NBIT:rgCell32[31]|RegisterFileCell:rgCell[31]|D_FlipFlop:dff|D_Latch:ff1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
D => g0.IN0
D => g2.IN0
E => g0.IN1
E => g2.IN1


|RegisterFile|Decoder5to32:decoder1
out[0] <= gate[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= gate[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= gate[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= gate[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= gate[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= gate[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= gate[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= gate[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= gate[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= gate[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= gate[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= gate[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= gate[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= gate[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= gate[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= gate[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= gate[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= gate[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= gate[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= gate[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= gate[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= gate[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= gate[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= gate[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= gate[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= gate[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= gate[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= gate[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= gate[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= gate[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= gate[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= gate[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN1
En => gate[0].IN1
En => gate[1].IN1
En => gate[2].IN1
En => gate[3].IN1
En => gate[4].IN1
En => gate[5].IN1
En => gate[6].IN1
En => gate[7].IN1
En => gate[8].IN1
En => gate[9].IN1
En => gate[10].IN1
En => gate[11].IN1
En => gate[12].IN1
En => gate[13].IN1
En => gate[14].IN1
En => gate[15].IN1
En => gate[16].IN1
En => gate[17].IN1
En => gate[18].IN1
En => gate[19].IN1
En => gate[20].IN1
En => gate[21].IN1
En => gate[22].IN1
En => gate[23].IN1
En => gate[24].IN1
En => gate[25].IN1
En => gate[26].IN1
En => gate[27].IN1
En => gate[28].IN1
En => gate[29].IN1
En => gate[30].IN1
En => gate[31].IN1


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode0
out[0] <= Decoder2to4:decode1[0].out[0]
out[1] <= Decoder2to4:decode1[0].out[1]
out[2] <= Decoder2to4:decode1[0].out[2]
out[3] <= Decoder2to4:decode1[0].out[3]
out[4] <= Decoder2to4:decode1[1].out[0]
out[5] <= Decoder2to4:decode1[1].out[1]
out[6] <= Decoder2to4:decode1[1].out[2]
out[7] <= Decoder2to4:decode1[1].out[3]
out[8] <= Decoder2to4:decode1[2].out[0]
out[9] <= Decoder2to4:decode1[2].out[1]
out[10] <= Decoder2to4:decode1[2].out[2]
out[11] <= Decoder2to4:decode1[2].out[3]
out[12] <= Decoder2to4:decode1[3].out[0]
out[13] <= Decoder2to4:decode1[3].out[1]
out[14] <= Decoder2to4:decode1[3].out[2]
out[15] <= Decoder2to4:decode1[3].out[3]
in[0] => Decoder2to4:decode1[0].in[0]
in[0] => Decoder2to4:decode1[1].in[0]
in[0] => Decoder2to4:decode1[2].in[0]
in[0] => Decoder2to4:decode1[3].in[0]
in[1] => Decoder2to4:decode1[0].in[1]
in[1] => Decoder2to4:decode1[1].in[1]
in[1] => Decoder2to4:decode1[2].in[1]
in[1] => Decoder2to4:decode1[3].in[1]
in[2] => in[2].IN1
in[3] => in[3].IN1
En => En.IN1


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode0|Decoder2to4:decode0
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode0|Decoder2to4:decode1[0]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode0|Decoder2to4:decode1[1]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode0|Decoder2to4:decode1[2]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode0|Decoder2to4:decode1[3]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode1
out[0] <= Decoder2to4:decode1[0].out[0]
out[1] <= Decoder2to4:decode1[0].out[1]
out[2] <= Decoder2to4:decode1[0].out[2]
out[3] <= Decoder2to4:decode1[0].out[3]
out[4] <= Decoder2to4:decode1[1].out[0]
out[5] <= Decoder2to4:decode1[1].out[1]
out[6] <= Decoder2to4:decode1[1].out[2]
out[7] <= Decoder2to4:decode1[1].out[3]
out[8] <= Decoder2to4:decode1[2].out[0]
out[9] <= Decoder2to4:decode1[2].out[1]
out[10] <= Decoder2to4:decode1[2].out[2]
out[11] <= Decoder2to4:decode1[2].out[3]
out[12] <= Decoder2to4:decode1[3].out[0]
out[13] <= Decoder2to4:decode1[3].out[1]
out[14] <= Decoder2to4:decode1[3].out[2]
out[15] <= Decoder2to4:decode1[3].out[3]
in[0] => Decoder2to4:decode1[0].in[0]
in[0] => Decoder2to4:decode1[1].in[0]
in[0] => Decoder2to4:decode1[2].in[0]
in[0] => Decoder2to4:decode1[3].in[0]
in[1] => Decoder2to4:decode1[0].in[1]
in[1] => Decoder2to4:decode1[1].in[1]
in[1] => Decoder2to4:decode1[2].in[1]
in[1] => Decoder2to4:decode1[3].in[1]
in[2] => in[2].IN1
in[3] => in[3].IN1
En => En.IN1


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode1|Decoder2to4:decode0
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode1|Decoder2to4:decode1[0]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode1|Decoder2to4:decode1[1]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode1|Decoder2to4:decode1[2]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder1|Decoder4to16:decode1|Decoder2to4:decode1[3]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2
out[0] <= gate[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= gate[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= gate[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= gate[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= gate[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= gate[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= gate[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= gate[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= gate[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= gate[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= gate[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= gate[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= gate[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= gate[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= gate[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= gate[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= gate[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= gate[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= gate[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= gate[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= gate[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= gate[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= gate[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= gate[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= gate[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= gate[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= gate[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= gate[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= gate[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= gate[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= gate[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= gate[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN1
En => gate[0].IN1
En => gate[1].IN1
En => gate[2].IN1
En => gate[3].IN1
En => gate[4].IN1
En => gate[5].IN1
En => gate[6].IN1
En => gate[7].IN1
En => gate[8].IN1
En => gate[9].IN1
En => gate[10].IN1
En => gate[11].IN1
En => gate[12].IN1
En => gate[13].IN1
En => gate[14].IN1
En => gate[15].IN1
En => gate[16].IN1
En => gate[17].IN1
En => gate[18].IN1
En => gate[19].IN1
En => gate[20].IN1
En => gate[21].IN1
En => gate[22].IN1
En => gate[23].IN1
En => gate[24].IN1
En => gate[25].IN1
En => gate[26].IN1
En => gate[27].IN1
En => gate[28].IN1
En => gate[29].IN1
En => gate[30].IN1
En => gate[31].IN1


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode0
out[0] <= Decoder2to4:decode1[0].out[0]
out[1] <= Decoder2to4:decode1[0].out[1]
out[2] <= Decoder2to4:decode1[0].out[2]
out[3] <= Decoder2to4:decode1[0].out[3]
out[4] <= Decoder2to4:decode1[1].out[0]
out[5] <= Decoder2to4:decode1[1].out[1]
out[6] <= Decoder2to4:decode1[1].out[2]
out[7] <= Decoder2to4:decode1[1].out[3]
out[8] <= Decoder2to4:decode1[2].out[0]
out[9] <= Decoder2to4:decode1[2].out[1]
out[10] <= Decoder2to4:decode1[2].out[2]
out[11] <= Decoder2to4:decode1[2].out[3]
out[12] <= Decoder2to4:decode1[3].out[0]
out[13] <= Decoder2to4:decode1[3].out[1]
out[14] <= Decoder2to4:decode1[3].out[2]
out[15] <= Decoder2to4:decode1[3].out[3]
in[0] => Decoder2to4:decode1[0].in[0]
in[0] => Decoder2to4:decode1[1].in[0]
in[0] => Decoder2to4:decode1[2].in[0]
in[0] => Decoder2to4:decode1[3].in[0]
in[1] => Decoder2to4:decode1[0].in[1]
in[1] => Decoder2to4:decode1[1].in[1]
in[1] => Decoder2to4:decode1[2].in[1]
in[1] => Decoder2to4:decode1[3].in[1]
in[2] => in[2].IN1
in[3] => in[3].IN1
En => En.IN1


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode0|Decoder2to4:decode0
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode0|Decoder2to4:decode1[0]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode0|Decoder2to4:decode1[1]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode0|Decoder2to4:decode1[2]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode0|Decoder2to4:decode1[3]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode1
out[0] <= Decoder2to4:decode1[0].out[0]
out[1] <= Decoder2to4:decode1[0].out[1]
out[2] <= Decoder2to4:decode1[0].out[2]
out[3] <= Decoder2to4:decode1[0].out[3]
out[4] <= Decoder2to4:decode1[1].out[0]
out[5] <= Decoder2to4:decode1[1].out[1]
out[6] <= Decoder2to4:decode1[1].out[2]
out[7] <= Decoder2to4:decode1[1].out[3]
out[8] <= Decoder2to4:decode1[2].out[0]
out[9] <= Decoder2to4:decode1[2].out[1]
out[10] <= Decoder2to4:decode1[2].out[2]
out[11] <= Decoder2to4:decode1[2].out[3]
out[12] <= Decoder2to4:decode1[3].out[0]
out[13] <= Decoder2to4:decode1[3].out[1]
out[14] <= Decoder2to4:decode1[3].out[2]
out[15] <= Decoder2to4:decode1[3].out[3]
in[0] => Decoder2to4:decode1[0].in[0]
in[0] => Decoder2to4:decode1[1].in[0]
in[0] => Decoder2to4:decode1[2].in[0]
in[0] => Decoder2to4:decode1[3].in[0]
in[1] => Decoder2to4:decode1[0].in[1]
in[1] => Decoder2to4:decode1[1].in[1]
in[1] => Decoder2to4:decode1[2].in[1]
in[1] => Decoder2to4:decode1[3].in[1]
in[2] => in[2].IN1
in[3] => in[3].IN1
En => En.IN1


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode1|Decoder2to4:decode0
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode1|Decoder2to4:decode1[0]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode1|Decoder2to4:decode1[1]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode1|Decoder2to4:decode1[2]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


|RegisterFile|Decoder5to32:decoder2|Decoder4to16:decode1|Decoder2to4:decode1[3]
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd0.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd0.IN1
En => WideAnd0.IN2
En => WideAnd1.IN2
En => WideAnd2.IN2
En => WideAnd3.IN2


