/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az975-801
+ date
Thu Feb 13 21:45:19 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1739483119
+ CACTUS_STARTTIME=1739483119
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.17.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.17.0
Compile date:      Feb 13 2025 (21:38:44)
Run date:          Feb 13 2025 (21:45:19+0000)
Run host:          fv-az975-801 (pid=130198)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az975-801
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364592KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=63c62c96-6bf6-2344-afff-a0548589f0ea, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1025-azure, OSVersion="#26~22.04.1-Ubuntu SMP Thu Jul 11 22:33:04 UTC 2024", HostName=fv-az975-801, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364592KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00130367 sec
      iterations=10000000... time=0.0125407 sec
      iterations=100000000... time=0.124002 sec
      iterations=900000000... time=1.11429 sec
      iterations=900000000... time=0.837709 sec
      result: 6.50811 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197818 sec
      iterations=10000000... time=0.0197635 sec
      iterations=100000000... time=0.196141 sec
      iterations=600000000... time=1.18414 sec
      result: 16.2142 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187408 sec
      iterations=10000000... time=0.0185525 sec
      iterations=100000000... time=0.185554 sec
      iterations=600000000... time=1.1146 sec
      result: 8.61292 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000124753 sec
      iterations=10000... time=0.001235 sec
      iterations=100000... time=0.0123667 sec
      iterations=1000000... time=0.123633 sec
      iterations=9000000... time=1.11297 sec
      result: 1.23663 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000591442 sec
      iterations=10000... time=0.00527521 sec
      iterations=100000... time=0.0548247 sec
      iterations=1000000... time=0.541435 sec
      iterations=2000000... time=1.08011 sec
      result: 5.40054 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.91e-07 sec
      iterations=10... time=4.228e-06 sec
      iterations=100... time=3.4274e-05 sec
      iterations=1000... time=0.000292194 sec
      iterations=10000... time=0.00261245 sec
      iterations=100000... time=0.0243747 sec
      iterations=1000000... time=0.243714 sec
      iterations=5000000... time=1.21849 sec
      result: 100.846 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.2052e-05 sec
      iterations=10... time=6.6273e-05 sec
      iterations=100... time=0.000523005 sec
      iterations=1000... time=0.00519393 sec
      iterations=10000... time=0.0498998 sec
      iterations=100000... time=0.489639 sec
      iterations=200000... time=0.997625 sec
      iterations=400000... time=1.95599 sec
      result: 80.4127 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.257e-06 sec
      iterations=10000... time=3.0316e-05 sec
      iterations=100000... time=0.000253712 sec
      iterations=1000000... time=0.00247481 sec
      iterations=10000000... time=0.0247798 sec
      iterations=100000000... time=0.248894 sec
      iterations=400000000... time=0.98963 sec
      iterations=800000000... time=1.98156 sec
      result: 0.309618 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=2.6801e-05 sec
      iterations=10000... time=0.000102241 sec
      iterations=100000... time=0.00102671 sec
      iterations=1000000... time=0.00998877 sec
      iterations=10000000... time=0.106628 sec
      iterations=100000000... time=1.0612 sec
      result: 1.3265 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.31e-07 sec
      iterations=10... time=3.798e-06 sec
      iterations=100... time=3.6047e-05 sec
      iterations=1000... time=0.00026901 sec
      iterations=10000... time=0.00261774 sec
      iterations=100000... time=0.0261235 sec
      iterations=1000000... time=0.260881 sec
      iterations=4000000... time=1.04371 sec
      result: 94.1867 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.3145e-05 sec
      iterations=10... time=6.0233e-05 sec
      iterations=100... time=0.000511693 sec
      iterations=1000... time=0.00474828 sec
      iterations=10000... time=0.0455661 sec
      iterations=100000... time=0.452429 sec
      iterations=200000... time=0.948698 sec
      iterations=400000... time=1.81129 sec
      result: 86.8367 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.6887e-05 sec
      iterations=10... time=0.000458735 sec
      iterations=100... time=0.00455321 sec
      iterations=1000... time=0.0453954 sec
      iterations=10000... time=0.447491 sec
      iterations=20000... time=0.870927 sec
      iterations=40000... time=1.77391 sec
      result: 0.0389648 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000172601 sec
      iterations=10... time=0.00159886 sec
      iterations=100... time=0.01646 sec
      iterations=1000... time=0.160866 sec
      iterations=7000... time=1.11077 sec
      result: 0.153698 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00399719 sec
      iterations=10... time=0.0403071 sec
      iterations=100... time=0.396332 sec
      iterations=300... time=1.23777 sec
      result: 0.378317 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00130498 sec
      iterations=10000000... time=0.0123877 sec
      iterations=100000000... time=0.123975 sec
      iterations=900000000... time=1.11423 sec
      iterations=900000000... time=0.836202 sec
      result: 6.47419 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196891 sec
      iterations=10000000... time=0.0197432 sec
      iterations=100000000... time=0.197402 sec
      iterations=600000000... time=1.18375 sec
      result: 16.2197 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00189818 sec
      iterations=10000000... time=0.0185853 sec
      iterations=100000000... time=0.185579 sec
      iterations=600000000... time=1.11478 sec
      result: 8.61155 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124356 sec
      iterations=10000... time=0.00123446 sec
      iterations=100000... time=0.0123781 sec
      iterations=1000000... time=0.123668 sec
      iterations=9000000... time=1.11321 sec
      result: 1.2369 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.00043467 sec
      iterations=10000... time=0.00425869 sec
      iterations=100000... time=0.0427136 sec
      iterations=1000000... time=0.429787 sec
      iterations=3000000... time=1.2813 sec
      result: 4.27101 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.655e-07 sec
      iterations=10... time=3.401e-06 sec
      iterations=100... time=3.6543e-05 sec
      iterations=1000... time=0.000325476 sec
      iterations=10000... time=0.00265499 sec
      iterations=100000... time=0.0244216 sec
      iterations=1000000... time=0.243825 sec
      iterations=5000000... time=1.22153 sec
      result: 100.595 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=7.955e-06 sec
      iterations=10... time=5.34945e-05 sec
      iterations=100... time=0.000490578 sec
      iterations=1000... time=0.00476795 sec
      iterations=10000... time=0.0473611 sec
      iterations=100000... time=0.469783 sec
      iterations=200000... time=0.939949 sec
      iterations=400000... time=1.88322 sec
      result: 83.5197 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.256e-06 sec
      iterations=10000... time=3.1108e-05 sec
      iterations=100000... time=0.000281179 sec
      iterations=1000000... time=0.00254678 sec
      iterations=10000000... time=0.0248746 sec
      iterations=100000000... time=0.247844 sec
      iterations=400000000... time=0.991052 sec
      iterations=800000000... time=1.98152 sec
      result: 0.309613 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.4808e-05 sec
      iterations=10000... time=9.7351e-05 sec
      iterations=100000... time=0.000955173 sec
      iterations=1000000... time=0.00944176 sec
      iterations=10000000... time=0.0955262 sec
      iterations=100000000... time=0.950307 sec
      iterations=200000000... time=1.90498 sec
      result: 1.19062 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.555e-07 sec
      iterations=10... time=3.5765e-06 sec
      iterations=100... time=3.43695e-05 sec
      iterations=1000... time=0.000307803 sec
      iterations=10000... time=0.00276249 sec
      iterations=100000... time=0.0269514 sec
      iterations=1000000... time=0.269713 sec
      iterations=4000000... time=1.07992 sec
      result: 91.0293 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0815e-05 sec
      iterations=10... time=6.6619e-05 sec
      iterations=100... time=0.000608498 sec
      iterations=1000... time=0.00456511 sec
      iterations=10000... time=0.0446037 sec
      iterations=100000... time=0.441445 sec
      iterations=200000... time=0.882293 sec
      iterations=400000... time=1.77044 sec
      result: 88.8405 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.0069e-05 sec
      iterations=10... time=0.000115581 sec
      iterations=100... time=0.00112636 sec
      iterations=1000... time=0.0112594 sec
      iterations=10000... time=0.116526 sec
      iterations=90000... time=1.07765 sec
      result: 0.144314 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.6366e-05 sec
      iterations=10... time=0.000418194 sec
      iterations=100... time=0.00413319 sec
      iterations=1000... time=0.0402381 sec
      iterations=10000... time=0.399401 sec
      iterations=30000... time=1.21931 sec
      result: 0.600067 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000899801 sec
      iterations=10... time=0.0119438 sec
      iterations=100... time=0.117393 sec
      iterations=900... time=1.06238 sec
      result: 1.32233 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Feb 13 21:46:19 UTC 2025
+ echo Done.
Done.
  Elapsed time: 60.8 s
