`timescale 1ns / 1ps

module tb_reg;

logic clk, res_n, D;
logic 		 F0, F1;

iniversal_shift_reg DUT universal_shift_reg (clk, res_n, en, Set, D, F, Q);;

initial begin
	clk = 0;
	res_n = 0;
	D = 0;
end

always
	#10 clk = !clk;

initial
	repeat(3) #10 res_n = !res_n;

initial
	#40 repeat(4) #80 D = !D;

initial
	#260 repeat(2) #40 res_n = !res_n;

initial
	#500 $stop;
      
endmodule