# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/wang/E5/ysyx-workbench/nvboard/alu/vsrc/subtracter.v /home/wang/E5/ysyx-workbench/nvboard/alu/vsrc/adder.v /home/wang/E5/ysyx-workbench/nvboard/alu/vsrc/top.v /home/wang/E5/ysyx-workbench/nvboard/alu/csrc/main.cpp /home/wang/E5/ysyx-workbench/nvboard/alu/build/auto_bind.cpp /home/wang/E5/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/wang/E5/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/wang/E5/ysyx-workbench/nvboard/alu/build/top"
T      3088   806142  1765881060   269160462  1765881060   269160462 "unhashed" "./build/obj_dir/Vtop.cpp"
T      3564   805867  1765881060   269055167  1765881060   269055167 "unhashed" "./build/obj_dir/Vtop.h"
T      2472   806900  1765881060   270243042  1765881060   270243042 "unhashed" "./build/obj_dir/Vtop.mk"
T       792   805657  1765881060   267243191  1765881060   267243191 "unhashed" "./build/obj_dir/Vtop__Syms.cpp"
T       913   805839  1765881060   268825178  1765881060   268825178 "unhashed" "./build/obj_dir/Vtop__Syms.h"
T       994   806148  1765881060   269484846  1765881060   269484846 "unhashed" "./build/obj_dir/Vtop___024root.h"
T      8276   806837  1765881060   269999820  1765881060   269999820 "unhashed" "./build/obj_dir/Vtop___024root__0.cpp"
T      6150   806825  1765881060   269789931  1765881060   269789931 "unhashed" "./build/obj_dir/Vtop___024root__0__Slow.cpp"
T       568   806382  1765881060   269590241  1765881060   269590241 "unhashed" "./build/obj_dir/Vtop___024root__Slow.cpp"
T       746   806146  1765881060   269234358  1765881060   269234358 "unhashed" "./build/obj_dir/Vtop__pch.h"
T       715   807191  1765881060   272219211  1765881060   272219211 "unhashed" "./build/obj_dir/Vtop__ver.d"
T         0        0  1765881060   272219211  1765881060   272219211 "unhashed" "./build/obj_dir/Vtop__verFiles.dat"
T      1609   806860  1765881060   270103115  1765881060   270103115 "unhashed" "./build/obj_dir/Vtop_classes.mk"
S       425   809609  1765851196   449595625  1765851196   449595625 "SgXt9AndejIGjSvH39t3tMbbmRKqQIAFuwfiejeI" "/home/wang/E5/ysyx-workbench/nvboard/alu/vsrc/adder.v"
S       697   809633  1765853535   400089200  1765853535   400089200 "htCKNbgDFMQVfLLpGuDobs1aUuach0PPQ7lvcx8B" "/home/wang/E5/ysyx-workbench/nvboard/alu/vsrc/subtracter.v"
S      1697   809608  1765880765    20063535  1765880765    20063535 "SnClUzA5LWkCb2BTjAbiKAVdCtd8YW3TK9kwVHQH" "/home/wang/E5/ysyx-workbench/nvboard/alu/vsrc/top.v"
S  18372328   137792  1765195096   188946708  1765195096   188946708 "unhashed" "/usr/local/bin/verilator_bin"
S      6463   309755  1765195096   457936153  1765195096   457936153 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/usr/local/share/verilator/include/verilated_std.sv"
S      3211   309737  1765195096   456764292  1765195096   456764292 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
