Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan 22 20:59:18 2024
| Host         : Callum-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Demo_HW_wrapper_timing_summary_routed.rpt -pb Demo_HW_wrapper_timing_summary_routed.pb -rpx Demo_HW_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Demo_HW_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.051        0.000                      0                40804        0.051        0.000                      0                40702        0.206        0.000                       0                 15032  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk                                                                                                                       {0.000 20.000}       40.000          25.000          
Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk                                                                                                                       {0.000 20.000}       40.000          25.000          
Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                          {0.000 16.666}       33.333          30.000          
Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                        {0.000 16.666}       33.333          30.000          
sys_clock                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_Demo_HW_clk_wiz_1_0                                                                                                                                   {0.000 5.000}        10.000          100.000         
  clk_out2_Demo_HW_clk_wiz_1_0                                                                                                                                   {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 0.769}        1.538           650.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.538}        3.077           325.000         
        iserdes_clkdiv                                                                                                                                           {0.000 6.154}        12.308          81.250          
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.538}        3.077           325.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 6.154}        12.308          81.250          
    mem_refclk                                                                                                                                                   {0.000 1.538}        3.077           325.000         
      oserdes_clk                                                                                                                                                {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv                                                                                                                                           {0.000 3.077}        6.154           162.500         
      oserdes_clk_1                                                                                                                                              {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 6.154}        12.308          81.250          
      oserdes_clk_2                                                                                                                                              {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 3.077}        6.154           162.500         
      oserdes_clk_3                                                                                                                                              {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 6.154}        12.308          81.250          
    pll_clk3_out                                                                                                                                                 {0.000 6.154}        12.308          81.250          
      clk_pll_i                                                                                                                                                  {0.000 6.154}        12.308          81.250          
    pll_clkfbout                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    sync_pulse                                                                                                                                                   {1.346 4.423}        49.231          20.312          
  clk_out3_Demo_HW_clk_wiz_1_0                                                                                                                                   {0.000 10.000}       20.000          50.000          
  clkfbout_Demo_HW_clk_wiz_1_0                                                                                                                                   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk                                                                                                                            35.682        0.000                      0                  123        0.095        0.000                      0                  123       18.750        0.000                       0                    65  
Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk                                                                                                                            37.082        0.000                      0                   82        0.124        0.000                      0                   82       19.500        0.000                       0                    60  
Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                               13.336        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   235  
Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                             11.648        0.000                      0                   47        0.270        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_Demo_HW_clk_wiz_1_0                                                                                                                                         1.051        0.000                      0                21877        0.051        0.000                      0                21877        3.750        0.000                       0                  7143  
  clk_out2_Demo_HW_clk_wiz_1_0                                                                                                                                         2.044        0.000                      0                  126        0.131        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.206        0.000                       0                     8  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.410        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                10.256        0.000                      0                   33        0.071        0.000                      0                   33        4.004        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.410        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                              10.124        0.000                      0                   33        0.071        0.000                      0                   33        4.004        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.916        0.000                      0                    1        0.336        0.000                      0                    1        0.913        0.000                       0                     8  
      oserdes_clk                                                                                                                                                      1.504        0.000                      0                    4        0.411        0.000                      0                    4        1.410        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 4.737        0.000                      0                   36        0.090        0.000                      0                   36        0.927        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.410        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                              10.879        0.000                      0                   48        0.094        0.000                      0                   48        4.004        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.497        0.000                      0                    4        0.413        0.000                      0                    4        1.410        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               4.711        0.000                      0                   36        0.092        0.000                      0                   36        0.927        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                                                                                                                                1.410        0.000                       0                    11  
        oserdes_clkdiv_3                                                                                                                                              10.622        0.000                      0                   40        0.086        0.000                      0                   40        4.004        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.154        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        3.210        0.000                      0                17732        0.052        0.000                      0                17732        4.004        0.000                       0                  7163  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.827        0.000                       0                     8  
  clk_out3_Demo_HW_clk_wiz_1_0                                                                                                                                        16.306        0.000                      0                  162        0.159        0.000                      0                  162        9.020        0.000                       0                    85  
  clkfbout_Demo_HW_clk_wiz_1_0                                                                                                                                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Demo_HW_clk_wiz_1_0                                                                                                                               Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk                                                                                                                       8.923        0.000                      0                    4                                                                        
clk_out3_Demo_HW_clk_wiz_1_0                                                                                                                               Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk                                                                                                                      13.756        0.000                      0                    6        0.186        0.000                      0                    6  
clk_out1_Demo_HW_clk_wiz_1_0                                                                                                                               Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk                                                                                                                       8.630        0.000                      0                    4                                                                        
Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk                                                                                                                 clk_out1_Demo_HW_clk_wiz_1_0                                                                                                                                    38.763        0.000                      0                    4                                                                        
Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk                                                                                                                 clk_out1_Demo_HW_clk_wiz_1_0                                                                                                                                    38.775        0.000                      0                    4                                                                        
clk_pll_i                                                                                                                                                  clk_out1_Demo_HW_clk_wiz_1_0                                                                                                                                    10.618        0.000                      0                   42                                                                        
clk_out3_Demo_HW_clk_wiz_1_0                                                                                                                               clk_out1_Demo_HW_clk_wiz_1_0                                                                                                                                     7.289        0.000                      0                    1        0.191        0.000                      0                    1  
clk_pll_i                                                                                                                                                  clk_out2_Demo_HW_clk_wiz_1_0                                                                                                                                    15.804        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk        8.840        0.000                      0                    8       47.453        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       10.356        0.000                      0                    8       46.631        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       1.310        0.000                      0                    1        0.933        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   2.179        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 2.179        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 2.179        0.000                      0                   15        0.086        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 2.179        0.000                      0                   11        0.095        0.000                      0                   11  
clk_out1_Demo_HW_clk_wiz_1_0                                                                                                                               clk_pll_i                                                                                                                                                        8.391        0.000                      0                   42                                                                        
clk_out2_Demo_HW_clk_wiz_1_0                                                                                                                               clk_pll_i                                                                                                                                                       17.024        0.000                      0                   12        0.107        0.000                      0                   12  
Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk                                                                                                                 clk_out3_Demo_HW_clk_wiz_1_0                                                                                                                                    12.028        0.000                      0                    5        2.790        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i                9.926        0.000                      0                    1        0.859        0.000                      0                    1  
**default**        clk_pll_i                                   1.211        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  To Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       35.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.682ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.361%)  route 2.875ns (77.639%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.800     8.515    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WE
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X38Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    44.197    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         44.197    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 35.682    

Slack (MET) :             35.682ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.361%)  route 2.875ns (77.639%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.800     8.515    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WE
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X38Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    44.197    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         44.197    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 35.682    

Slack (MET) :             35.682ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.361%)  route 2.875ns (77.639%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.800     8.515    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WE
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X38Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    44.197    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         44.197    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 35.682    

Slack (MET) :             35.682ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.361%)  route 2.875ns (77.639%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.800     8.515    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WE
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X38Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    44.197    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         44.197    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 35.682    

Slack (MET) :             35.682ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.361%)  route 2.875ns (77.639%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.800     8.515    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WE
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X38Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    44.197    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         44.197    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 35.682    

Slack (MET) :             35.682ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.361%)  route 2.875ns (77.639%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.800     8.515    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WE
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X38Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    44.197    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         44.197    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 35.682    

Slack (MET) :             35.682ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.361%)  route 2.875ns (77.639%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.800     8.515    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WE
    SLICE_X38Y33         RAMS32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMS32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X38Y33         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    44.197    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         44.197    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 35.682    

Slack (MET) :             35.682ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.361%)  route 2.875ns (77.639%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.800     8.515    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WE
    SLICE_X38Y33         RAMS32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMS32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X38Y33         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    44.197    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         44.197    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 35.682    

Slack (MET) :             35.821ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.274%)  route 3.064ns (78.726%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.990     8.704    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.205    44.525    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         44.525    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 35.821    

Slack (MET) :             35.821ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.274%)  route 3.064ns (78.726%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 44.245 - 40.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.908     2.908    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.004 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.808     4.812    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.268 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.841     6.109    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.233 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     6.666    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/wr_rst_busy
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_1__0/O
                         net (fo=1, routed)           0.801     7.591    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=21, routed)          0.990     8.704    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.673    44.245    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.520    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.205    44.525    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         44.525    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 35.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.627     1.866    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.276     2.283    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.901     2.337    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.458     1.879    
    SLICE_X38Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.188    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.627     1.866    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.276     2.283    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.901     2.337    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.458     1.879    
    SLICE_X38Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.188    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.627     1.866    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.276     2.283    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.901     2.337    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.458     1.879    
    SLICE_X38Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.188    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.627     1.866    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.276     2.283    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.901     2.337    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.458     1.879    
    SLICE_X38Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.188    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.627     1.866    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.276     2.283    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.901     2.337    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.458     1.879    
    SLICE_X38Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.188    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.627     1.866    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.276     2.283    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.901     2.337    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMD32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.458     1.879    
    SLICE_X38Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.188    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.627     1.866    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.276     2.283    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y33         RAMS32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.901     2.337    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMS32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.458     1.879    
    SLICE_X38Y33         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.188    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.627     1.866    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y33         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.276     2.283    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y33         RAMS32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.901     2.337    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y33         RAMS32                                       r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.458     1.879    
    SLICE_X38Y33         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.188    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.632     1.871    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X33Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.068    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X33Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.905     2.341    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X33Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.470     1.871    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.076     1.947    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.213     1.213    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.239 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.632     1.871    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/wr_clk
    SLICE_X33Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     2.068    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/s_level_out_d1_cdc_to
    SLICE_X33Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.905     2.341    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/wr_clk
    SLICE_X33Y35         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.470     1.871    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.075     1.946    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/I
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X33Y37   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X33Y37   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X33Y37   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X33Y37   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X33Y36   Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X33Y36   Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y36   Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y36   Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y36   Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X38Y33   Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  To Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.082ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.828ns (28.632%)  route 2.064ns (71.367%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.543ns = ( 44.543 - 40.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.807     5.163    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X35Y37         FDSE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDSE (Prop_fdse_C_Q)         0.456     5.619 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/Q
                         net (fo=5, routed)           0.832     6.450    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_reg_0[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_4/O
                         net (fo=1, routed)           0.433     7.008    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_4_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_2/O
                         net (fo=1, routed)           0.799     7.931    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/leaving_aempty
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     8.055    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty_i0
    SLICE_X35Y39         FDSE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.680    44.543    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X35Y39         FDSE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism              0.597    45.140    
                         clock uncertainty           -0.035    45.105    
    SLICE_X35Y39         FDSE (Setup_fdse_C_D)        0.032    45.137    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         45.137    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 37.082    

Slack (MET) :             37.327ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.802ns (34.425%)  route 1.528ns (65.575%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 44.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.807     5.163    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X34Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.478     5.641 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=11, routed)          0.901     6.542    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRC2
    SLICE_X38Y37         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.324     6.866 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.626     7.493    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[4]
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.679    44.542    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
                         clock pessimism              0.581    45.123    
                         clock uncertainty           -0.035    45.088    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)       -0.268    44.820    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         44.820    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                 37.327    

Slack (MET) :             37.350ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.797ns (34.603%)  route 1.506ns (65.397%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 44.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.807     5.163    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X34Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.478     5.641 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=11, routed)          0.861     6.502    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRA2
    SLICE_X38Y37         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.319     6.821 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.645     7.466    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[0]
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.679    44.542    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                         clock pessimism              0.581    45.123    
                         clock uncertainty           -0.035    45.088    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)       -0.271    44.817    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         44.817    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 37.350    

Slack (MET) :             37.440ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.799ns (36.385%)  route 1.397ns (63.615%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 44.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.807     5.163    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X34Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.478     5.641 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=11, routed)          0.859     6.500    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRB2
    SLICE_X38Y37         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.321     6.821 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.538     7.359    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[2]
    SLICE_X35Y38         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.679    44.542    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X35Y38         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                         clock pessimism              0.597    45.139    
                         clock uncertainty           -0.035    45.104    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)       -0.305    44.799    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         44.799    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                 37.440    

Slack (MET) :             37.694ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.580ns (28.655%)  route 1.444ns (71.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 44.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.809     5.165    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X35Y39         FDSE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDSE (Prop_fdse_C_Q)         0.456     5.621 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=3, routed)           0.936     6.557    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=13, routed)          0.508     7.189    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.679    44.542    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                         clock pessimism              0.581    45.123    
                         clock uncertainty           -0.035    45.088    
    SLICE_X32Y37         FDRE (Setup_fdre_C_CE)      -0.205    44.883    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         44.883    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 37.694    

Slack (MET) :             37.694ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.580ns (28.655%)  route 1.444ns (71.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 44.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.809     5.165    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X35Y39         FDSE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDSE (Prop_fdse_C_Q)         0.456     5.621 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=3, routed)           0.936     6.557    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=13, routed)          0.508     7.189    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.679    44.542    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
                         clock pessimism              0.581    45.123    
                         clock uncertainty           -0.035    45.088    
    SLICE_X32Y37         FDRE (Setup_fdre_C_CE)      -0.205    44.883    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         44.883    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 37.694    

Slack (MET) :             37.694ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.580ns (28.655%)  route 1.444ns (71.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 44.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.809     5.165    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X35Y39         FDSE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDSE (Prop_fdse_C_Q)         0.456     5.621 f  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=3, routed)           0.936     6.557    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=13, routed)          0.508     7.189    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.679    44.542    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X32Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
                         clock pessimism              0.581    45.123    
                         clock uncertainty           -0.035    45.088    
    SLICE_X32Y37         FDRE (Setup_fdre_C_CE)      -0.205    44.883    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         44.883    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 37.694    

Slack (MET) :             37.699ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.419ns (27.492%)  route 1.105ns (72.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 44.541 - 40.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.811     5.167    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X31Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.419     5.586 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.105     6.691    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X34Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.678    44.541    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X34Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
                         clock pessimism              0.581    45.122    
                         clock uncertainty           -0.035    45.087    
    SLICE_X34Y37         FDRE (Setup_fdre_C_R)       -0.697    44.390    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         44.390    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 37.699    

Slack (MET) :             37.699ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.419ns (27.492%)  route 1.105ns (72.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 44.541 - 40.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.811     5.167    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X31Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.419     5.586 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.105     6.691    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/SR[0]
    SLICE_X34Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.678    44.541    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X34Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.581    45.122    
                         clock uncertainty           -0.035    45.087    
    SLICE_X34Y37         FDRE (Setup_fdre_C_R)       -0.697    44.390    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         44.390    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 37.699    

Slack (MET) :             37.699ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.419ns (27.492%)  route 1.105ns (72.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 44.541 - 40.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.811     5.167    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X31Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.419     5.586 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.105     6.691    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/SR[0]
    SLICE_X34Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X20Y44         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.631    42.631    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.232    42.863 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.678    44.541    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X34Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.581    45.122    
                         clock uncertainty           -0.035    45.087    
    SLICE_X34Y37         FDRE (Setup_fdre_C_R)       -0.697    44.390    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         44.390    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 37.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.633     1.985    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     2.126 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.059     2.185    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.907     2.477    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.492     1.985    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.076     2.061    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.635     1.987    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/phy_tx_clk_core
    SLICE_X28Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141     2.128 r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.062     2.189    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/s_level_out_d1_cdc_to
    SLICE_X28Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.910     2.480    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/phy_tx_clk_core
    SLICE_X28Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.493     1.987    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.078     2.065    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.633     1.985    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     2.126 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.058     2.183    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.907     2.477    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.492     1.985    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.071     2.056    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.635     1.987    Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/phy_tx_clk_core
    SLICE_X28Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141     2.128 r  Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     2.193    Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/s_level_out_d1_cdc_to
    SLICE_X28Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.910     2.480    Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/phy_tx_clk_core
    SLICE_X28Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.493     1.987    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.075     2.062    Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.633     1.985    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     2.126 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065     2.191    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.907     2.477    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.492     1.985    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.075     2.060    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.633     1.985    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/phy_tx_clk_core
    SLICE_X34Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     2.149 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     2.205    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/s_level_out_d1_cdc_to
    SLICE_X34Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.907     2.477    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/phy_tx_clk_core
    SLICE_X34Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.492     1.985    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.060     2.045    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.633     1.985    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/phy_tx_clk_core
    SLICE_X34Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     2.149 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     2.205    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/s_level_out_d1_cdc_to
    SLICE_X34Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.907     2.477    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/phy_tx_clk_core
    SLICE_X34Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.492     1.985    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.053     2.038    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.634     1.986    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X30Y38         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.148     2.134 r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.059     2.193    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/s_level_out_bus_d1_cdc_to_0
    SLICE_X30Y38         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.908     2.478    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X30Y38         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                         clock pessimism             -0.492     1.986    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.022     2.008    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.635     1.987    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X31Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     2.128 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.116     2.244    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X31Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.909     2.479    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X31Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.492     1.987    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.071     2.058    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.635     1.987    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X31Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.128     2.115 r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.054     2.169    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/s_level_out_bus_d1_cdc_to_3
    SLICE_X31Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.474     1.474    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     1.571 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.909     2.479    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X31Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                         clock pessimism             -0.492     1.987    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)        -0.008     1.979    Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X30Y38   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X30Y38   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X31Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X30Y38   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y40   Demo_HW_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C



---------------------------------------------------------------------------------------------------
From Clock:  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.336ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.988ns  (logic 0.733ns (24.529%)  route 2.255ns (75.471%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222    18.889    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.985 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.619    20.604    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.459    21.063 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.856    21.919    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.043 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.925    22.968    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.150    23.118 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.475    23.593    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    35.235    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.326 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.507    36.834    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.405    37.239    
                         clock uncertainty           -0.035    37.203    
    SLICE_X29Y69         FDCE (Setup_fdce_C_D)       -0.275    36.928    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -23.593    
  -------------------------------------------------------------------
                         slack                                 13.336    

Slack (MET) :             13.418ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.898ns  (logic 0.733ns (25.295%)  route 2.165ns (74.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222    18.889    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.985 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.619    20.604    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.459    21.063 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.856    21.919    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.043 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.927    22.970    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y69         LUT5 (Prop_lut5_I4_O)        0.150    23.120 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    23.502    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    35.235    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.326 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.507    36.834    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.405    37.239    
                         clock uncertainty           -0.035    37.203    
    SLICE_X29Y69         FDCE (Setup_fdce_C_D)       -0.283    36.920    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.920    
                         arrival time                         -23.502    
  -------------------------------------------------------------------
                         slack                                 13.418    

Slack (MET) :             13.653ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.704ns (25.733%)  route 2.032ns (74.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 20.160 - 16.667 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222     2.222    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.318 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.620     3.939    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y75         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.456     4.395 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.075     5.470    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[5]
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.264     5.858    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.982 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.692     6.674    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    18.569    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.660 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500    20.160    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.405    20.565    
                         clock uncertainty           -0.035    20.530    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.202    20.328    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.328    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                 13.653    

Slack (MET) :             14.233ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.397ns  (logic 0.707ns (29.491%)  route 1.690ns (70.509%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222    18.889    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.985 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.619    20.604    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.459    21.063 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.856    21.919    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.043 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.835    22.878    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.124    23.002 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.002    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    35.235    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.326 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.507    36.834    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.405    37.239    
                         clock uncertainty           -0.035    37.203    
    SLICE_X29Y69         FDCE (Setup_fdce_C_D)        0.031    37.234    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -23.002    
  -------------------------------------------------------------------
                         slack                                 14.233    

Slack (MET) :             14.248ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.426ns  (logic 0.736ns (30.334%)  route 1.690ns (69.666%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222    18.889    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.985 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.619    20.604    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.459    21.063 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.856    21.919    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.043 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.835    22.878    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.153    23.031 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.031    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    35.235    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.326 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.507    36.834    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.405    37.239    
                         clock uncertainty           -0.035    37.203    
    SLICE_X29Y69         FDCE (Setup_fdce_C_D)        0.075    37.278    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                         -23.031    
  -------------------------------------------------------------------
                         slack                                 14.248    

Slack (MET) :             14.255ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.388ns  (logic 0.707ns (29.606%)  route 1.681ns (70.394%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.830 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222    18.889    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.985 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.619    20.604    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.459    21.063 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.645    21.709    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.124    21.833 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.036    22.868    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X31Y72         LUT6 (Prop_lut6_I1_O)        0.124    22.992 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.992    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X31Y72         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    35.235    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.326 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.503    36.830    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y72         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.422    37.252    
                         clock uncertainty           -0.035    37.216    
    SLICE_X31Y72         FDCE (Setup_fdce_C_D)        0.031    37.247    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.247    
                         arrival time                         -22.992    
  -------------------------------------------------------------------
                         slack                                 14.255    

Slack (MET) :             14.350ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.296ns  (logic 0.707ns (30.790%)  route 1.589ns (69.210%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 36.833 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222    18.889    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.985 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.619    20.604    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.459    21.063 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.856    21.919    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.043 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.734    22.776    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.900 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.900    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X31Y70         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    35.235    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.326 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.506    36.833    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y70         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.422    37.255    
                         clock uncertainty           -0.035    37.219    
    SLICE_X31Y70         FDCE (Setup_fdce_C_D)        0.031    37.250    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                         -22.900    
  -------------------------------------------------------------------
                         slack                                 14.350    

Slack (MET) :             14.421ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.210ns  (logic 0.707ns (31.985%)  route 1.503ns (68.015%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222    18.889    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.985 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.619    20.604    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.459    21.063 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.856    21.919    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.043 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.648    22.691    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.124    22.815 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.815    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    35.235    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.326 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.507    36.834    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.405    37.239    
                         clock uncertainty           -0.035    37.203    
    SLICE_X29Y69         FDCE (Setup_fdce_C_D)        0.032    37.235    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.235    
                         arrival time                         -22.815    
  -------------------------------------------------------------------
                         slack                                 14.421    

Slack (MET) :             14.422ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.224ns  (logic 0.707ns (31.787%)  route 1.517ns (68.213%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 36.833 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222    18.889    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.985 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.619    20.604    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.459    21.063 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.856    21.919    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.043 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.662    22.704    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.828 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.828    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X31Y70         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    35.235    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.326 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.506    36.833    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y70         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.422    37.255    
                         clock uncertainty           -0.035    37.219    
    SLICE_X31Y70         FDCE (Setup_fdce_C_D)        0.031    37.250    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                         -22.828    
  -------------------------------------------------------------------
                         slack                                 14.422    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.253ns  (logic 0.736ns (32.665%)  route 1.517ns (67.335%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 36.833 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.222    18.889    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.985 f  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.619    20.604    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y74         FDRE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.459    21.063 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.856    21.919    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.043 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.662    22.704    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y70         LUT4 (Prop_lut4_I3_O)        0.153    22.857 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.857    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X31Y70         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.902    35.235    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.326 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.506    36.833    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y70         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.422    37.255    
                         clock uncertainty           -0.035    37.219    
    SLICE_X31Y70         FDCE (Setup_fdce_C_D)        0.075    37.294    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.294    
                         arrival time                         -22.857    
  -------------------------------------------------------------------
                         slack                                 14.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.476    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.673    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X31Y78         FDPE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.828     1.890    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDPE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.414     1.476    
    SLICE_X31Y78         FDPE (Hold_fdpe_C_D)         0.075     1.551    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.476    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X32Y78         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.065     1.682    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X32Y78         FDPE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.828     1.890    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X32Y78         FDPE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.414     1.476    
    SLICE_X32Y78         FDPE (Hold_fdpe_C_D)         0.075     1.551    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.476    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDPE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDPE (Prop_fdpe_C_Q)         0.128     1.604 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.721    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y78         SRL16E                                       r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.828     1.890    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y78         SRL16E                                       r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.401     1.489    
    SLICE_X30Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.552    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.476    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDPE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDPE (Prop_fdpe_C_Q)         0.128     1.604 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.720    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X30Y78         SRL16E                                       r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.828     1.890    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y78         SRL16E                                       r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.401     1.489    
    SLICE_X30Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.551    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.556     1.473    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/Q
                         net (fo=4, routed)           0.125     1.739    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][6]
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.045     1.784 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[5]
    SLICE_X34Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.824     1.886    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X34Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                         clock pessimism             -0.400     1.486    
    SLICE_X34Y73         FDCE (Hold_fdce_C_D)         0.121     1.607    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.568     1.485    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.122     1.748    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X15Y65         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.838     1.900    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y65         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                         clock pessimism             -0.400     1.500    
    SLICE_X15Y65         FDCE (Hold_fdce_C_D)         0.070     1.570    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.025%)  route 0.119ns (38.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.560     1.477    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y78         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.119     1.737    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12_n_0
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.782    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X32Y78         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.828     1.890    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X32Y78         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.379     1.511    
    SLICE_X32Y78         FDCE (Hold_fdce_C_D)         0.091     1.602    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.668%)  route 0.122ns (46.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.563     1.480    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y68         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.122     1.743    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X28Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.830     1.892    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y69         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.399     1.493    
    SLICE_X28Y69         FDCE (Hold_fdce_C_D)         0.066     1.559    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.565     1.482    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y65         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDCE (Prop_fdce_C_Q)         0.148     1.630 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.075     1.705    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X31Y65         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.834     1.896    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y65         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.401     1.495    
    SLICE_X31Y65         FDCE (Hold_fdce_C_D)         0.022     1.517    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.509%)  route 0.107ns (36.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.476    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X32Y78         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.107     1.724    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X31Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.000     1.769    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X31Y78         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.033     1.033    Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.062 r  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.828     1.890    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -0.400     1.490    
    SLICE_X31Y78         FDCE (Hold_fdce_C_D)         0.091     1.581    Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  Demo_HW_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X31Y74   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y73   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y75   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y74   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y74   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y74   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y75   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y75   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y74   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y57   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y58   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y59   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y74   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y74   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y70   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y70   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y70   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y74   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y74   Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y69   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y69   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y69   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y53   Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.648ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.418ns  (logic 0.962ns (21.773%)  route 3.456ns (78.227%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 34.264 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.923    21.226    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.350 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.985    22.335    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.931    34.264    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.053    34.317    
                         clock uncertainty           -0.035    34.281    
    SLICE_X32Y66         FDCE (Setup_fdce_C_CE)      -0.298    33.983    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.983    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                 11.648    

Slack (MET) :             11.648ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.418ns  (logic 0.962ns (21.773%)  route 3.456ns (78.227%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 34.264 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.923    21.226    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.350 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.985    22.335    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.931    34.264    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.053    34.317    
                         clock uncertainty           -0.035    34.281    
    SLICE_X32Y66         FDCE (Setup_fdce_C_CE)      -0.298    33.983    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.983    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                 11.648    

Slack (MET) :             11.648ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.418ns  (logic 0.962ns (21.773%)  route 3.456ns (78.227%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 34.264 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.923    21.226    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.350 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.985    22.335    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.931    34.264    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.053    34.317    
                         clock uncertainty           -0.035    34.281    
    SLICE_X32Y66         FDCE (Setup_fdce_C_CE)      -0.298    33.983    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         33.983    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                 11.648    

Slack (MET) :             11.648ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.418ns  (logic 0.962ns (21.773%)  route 3.456ns (78.227%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 34.264 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.923    21.226    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.350 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.985    22.335    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.931    34.264    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.053    34.317    
                         clock uncertainty           -0.035    34.281    
    SLICE_X32Y66         FDCE (Setup_fdce_C_CE)      -0.298    33.983    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.983    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                 11.648    

Slack (MET) :             11.648ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.418ns  (logic 0.962ns (21.773%)  route 3.456ns (78.227%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 34.264 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.923    21.226    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.350 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.985    22.335    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.931    34.264    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y66         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.053    34.317    
                         clock uncertainty           -0.035    34.281    
    SLICE_X32Y66         FDCE (Setup_fdce_C_CE)      -0.298    33.983    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.983    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                 11.648    

Slack (MET) :             11.894ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.440ns  (logic 0.962ns (21.669%)  route 3.478ns (78.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 34.531 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.923    21.226    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.350 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.006    22.357    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y65         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.198    34.531    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y65         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.053    34.584    
                         clock uncertainty           -0.035    34.549    
    SLICE_X33Y65         FDCE (Setup_fdce_C_CE)      -0.298    34.251    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.251    
                         arrival time                         -22.357    
  -------------------------------------------------------------------
                         slack                                 11.894    

Slack (MET) :             11.894ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.440ns  (logic 0.962ns (21.669%)  route 3.478ns (78.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 34.531 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.923    21.226    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.350 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.006    22.357    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y65         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.198    34.531    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y65         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.053    34.584    
                         clock uncertainty           -0.035    34.549    
    SLICE_X32Y65         FDCE (Setup_fdce_C_CE)      -0.298    34.251    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.251    
                         arrival time                         -22.357    
  -------------------------------------------------------------------
                         slack                                 11.894    

Slack (MET) :             11.997ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.983ns  (logic 0.962ns (24.150%)  route 3.021ns (75.850%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 34.178 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.923    21.226    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.350 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.550    21.901    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y70         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.845    34.178    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y70         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.053    34.231    
                         clock uncertainty           -0.035    34.196    
    SLICE_X33Y70         FDCE (Setup_fdce_C_CE)      -0.298    33.898    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.898    
                         arrival time                         -21.901    
  -------------------------------------------------------------------
                         slack                                 11.997    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.616ns  (logic 0.962ns (20.839%)  route 3.654ns (79.161%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 34.960 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.005    21.309    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X30Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.433 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.101    22.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X14Y64         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.627    34.960    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y64         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.053    35.013    
                         clock uncertainty           -0.035    34.978    
    SLICE_X14Y64         FDCE (Setup_fdce_C_CE)      -0.295    34.683    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.683    
                         arrival time                         -22.534    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.616ns  (logic 0.962ns (20.839%)  route 3.654ns (79.161%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 34.960 - 33.333 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 17.917 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.251    17.917    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.362    18.279 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.670    18.949    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.150    19.099 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.878    19.977    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.326    20.303 f  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.005    21.309    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X30Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.433 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.101    22.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X14Y64         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.627    34.960    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y64         FDCE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.053    35.013    
                         clock uncertainty           -0.035    34.978    
    SLICE_X14Y64         FDCE (Setup_fdce_C_CE)      -0.295    34.683    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.683    
                         arrival time                         -22.534    
  -------------------------------------------------------------------
                         slack                                 12.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.272%)  route 0.168ns (51.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.497ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.437     0.437    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDCE (Prop_fdce_C_Q)         0.112     0.549 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     0.717    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     0.762 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.762    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X29Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.497     0.497    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.060     0.437    
    SLICE_X29Y73         FDCE (Hold_fdce_C_D)         0.055     0.492    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.157ns (46.081%)  route 0.184ns (53.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.373     0.373    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDCE (Prop_fdce_C_Q)         0.112     0.485 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.184     0.669    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X28Y74         LUT3 (Prop_lut3_I2_O)        0.045     0.714 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.714    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X28Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.423     0.423    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.050     0.373    
    SLICE_X28Y74         FDCE (Hold_fdce_C_D)         0.055     0.428    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.201ns (38.847%)  route 0.316ns (61.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.497ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.437     0.437    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDCE (Prop_fdce_C_Q)         0.099     0.536 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.316     0.853    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.102     0.955 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     0.955    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X29Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.497     0.497    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.060     0.437    
    SLICE_X29Y73         FDCE (Hold_fdce_C_D)         0.071     0.508    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.157ns (34.958%)  route 0.292ns (65.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 17.274 - 16.667 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 17.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.574    17.240    Demo_HW_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y76         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.112    17.352 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.124    17.477    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X31Y76         LUT5 (Prop_lut5_I3_O)        0.045    17.522 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.168    17.689    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.608    17.274    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.029    17.245    
    SLICE_X30Y74         FDCE (Hold_fdce_C_CE)       -0.073    17.172    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.172    
                         arrival time                          17.689    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.157ns (34.958%)  route 0.292ns (65.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 17.274 - 16.667 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 17.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.574    17.240    Demo_HW_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y76         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.112    17.352 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.124    17.477    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X31Y76         LUT5 (Prop_lut5_I3_O)        0.045    17.522 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.168    17.689    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.608    17.274    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.029    17.245    
    SLICE_X30Y74         FDCE (Hold_fdce_C_CE)       -0.073    17.172    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.172    
                         arrival time                          17.689    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.157ns (34.958%)  route 0.292ns (65.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 17.274 - 16.667 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 17.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.574    17.240    Demo_HW_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y76         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.112    17.352 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.124    17.477    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X31Y76         LUT5 (Prop_lut5_I3_O)        0.045    17.522 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.168    17.689    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.608    17.274    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.029    17.245    
    SLICE_X30Y74         FDCE (Hold_fdce_C_CE)       -0.073    17.172    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.172    
                         arrival time                          17.689    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.157ns (34.958%)  route 0.292ns (65.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 17.274 - 16.667 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 17.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.574    17.240    Demo_HW_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y76         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.112    17.352 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.124    17.477    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X31Y76         LUT5 (Prop_lut5_I3_O)        0.045    17.522 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.168    17.689    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.608    17.274    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.029    17.245    
    SLICE_X30Y74         FDCE (Hold_fdce_C_CE)       -0.073    17.172    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.172    
                         arrival time                          17.689    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.633ns  (logic 0.157ns (24.820%)  route 0.476ns (75.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns = ( 16.971 - 16.667 ) 
    Source Clock Delay      (SCD):    0.263ns = ( 16.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.263    16.929    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.112    17.041 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.312    17.353    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y73         LUT1 (Prop_lut1_I0_O)        0.045    17.398 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.164    17.562    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X31Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.305    16.971    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y73         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.042    16.929    
    SLICE_X31Y73         FDCE (Hold_fdce_C_D)         0.034    16.963    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -16.963    
                         arrival time                          17.562    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.603ns  (logic 0.157ns (26.046%)  route 0.446ns (73.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 17.172 - 16.667 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 17.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.574    17.240    Demo_HW_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y76         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.112    17.352 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.124    17.477    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X31Y76         LUT5 (Prop_lut5_I3_O)        0.045    17.522 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.321    17.843    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y75         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.506    17.172    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y75         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.029    17.143    
    SLICE_X30Y75         FDCE (Hold_fdce_C_CE)       -0.073    17.070    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.070    
                         arrival time                          17.843    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.603ns  (logic 0.157ns (26.046%)  route 0.446ns (73.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 17.172 - 16.667 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 17.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.574    17.240    Demo_HW_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y76         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.112    17.352 f  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.124    17.477    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X31Y76         LUT5 (Prop_lut5_I3_O)        0.045    17.522 r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.321    17.843    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y75         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.506    17.172    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y75         FDCE                                         r  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.029    17.143    
    SLICE_X30Y75         FDCE (Hold_fdce_C_CE)       -0.073    17.070    Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.070    
                         arrival time                          17.843    
  -------------------------------------------------------------------
                         slack                                  0.773    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Demo_HW_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y73  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y73  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y75  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y75  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y75  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y76  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y76  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y76  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y76  Demo_HW_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y66  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y75  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y75  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y74  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y75  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y75  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X29Y73  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X29Y73  Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Demo_HW_clk_wiz_1_0
  To Clock:  clk_out1_Demo_HW_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 3.919ns (47.810%)  route 4.278ns (52.190%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          0.836     4.786    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I4_O)        0.313     5.099 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_4__2/O
                         net (fo=6, routed)           2.232     7.331    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[9]
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.555     8.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.381    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 3.919ns (48.621%)  route 4.141ns (51.379%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          0.991     4.941    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.313     5.254 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_5__2/O
                         net (fo=6, routed)           1.940     7.194    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[8]
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.555     8.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.381    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 3.919ns (48.654%)  route 4.136ns (51.346%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          1.163     5.113    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I4_O)        0.313     5.426 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_11__0/O
                         net (fo=6, routed)           1.762     7.189    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[2]
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.555     8.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.381    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 3.919ns (48.744%)  route 4.121ns (51.256%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          1.103     5.053    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I4_O)        0.313     5.366 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_2__150/O
                         net (fo=5, routed)           1.808     7.174    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.555     8.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     8.381    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 3.919ns (49.040%)  route 4.072ns (50.960%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          1.166     5.116    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I4_O)        0.313     5.429 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_10__0/O
                         net (fo=6, routed)           1.696     7.125    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native_0[3]
    RAMB36_X0Y14         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.552     8.531    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Clk
    RAMB36_X0Y14         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.019    
                         clock uncertainty           -0.074     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.378    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 3.919ns (49.307%)  route 4.029ns (50.693%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          0.961     4.911    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.313     5.224 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_7__1/O
                         net (fo=6, routed)           1.858     7.082    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[6]
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.555     8.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.381    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 3.919ns (49.369%)  route 4.019ns (50.631%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          1.166     5.116    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I4_O)        0.313     5.429 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_10__0/O
                         net (fo=6, routed)           1.643     7.072    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[3]
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.555     8.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.381    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 3.919ns (49.454%)  route 4.006ns (50.546%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          0.994     4.944    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.313     5.257 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_3__6/O
                         net (fo=6, routed)           1.801     7.058    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[10]
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.555     8.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.381    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 3.919ns (49.655%)  route 3.973ns (50.345%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          0.957     4.907    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X41Y58         LUT5 (Prop_lut5_I4_O)        0.313     5.220 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_8__1/O
                         net (fo=6, routed)           1.806     7.026    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[5]
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.555     8.534    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.381    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 3.919ns (49.731%)  route 3.961ns (50.269%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.674    -0.866    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.588 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[15]
                         net (fo=1, routed)           1.210     2.798    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[1]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     2.922    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.472    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     3.586    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     3.700    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.950 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          1.163     5.113    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_missed_fetch_reg_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I4_O)        0.313     5.426 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_11__0/O
                         net (fo=6, routed)           1.588     7.014    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native_0[2]
    RAMB36_X0Y14         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.552     8.531    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Clk
    RAMB36_X0Y14         RAMB36E1                                     r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.019    
                         clock uncertainty           -0.074     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.378    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  1.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.246ns (56.283%)  route 0.191ns (43.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.563    -0.601    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X54Y58         FDRE                                         r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1071]/Q
                         net (fo=2, routed)           0.191    -0.262    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1144]_0[7]
    SLICE_X50Y61         LUT3 (Prop_lut3_I1_O)        0.098    -0.164 r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1071]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1071]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.833    -0.840    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X50Y61         FDRE                                         r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1071]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.121    -0.215    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1071]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.765%)  route 0.220ns (54.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.557    -0.607    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X51Y69         FDRE                                         r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[184]/Q
                         net (fo=1, routed)           0.220    -0.246    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg_n_0_[184]
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.045    -0.201 r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[184]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[184]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.824    -0.849    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X52Y69         FDRE                                         r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.092    -0.253    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.378%)  route 0.223ns (57.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.565    -0.599    Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y56         FDRE                                         r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]/Q
                         net (fo=3, routed)           0.223    -0.212    Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[29]
    SLICE_X52Y53         FDRE                                         r  Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.834    -0.839    Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X52Y53         FDRE                                         r  Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.070    -0.265    Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.048%)  route 0.200ns (48.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.630    -0.534    Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y40         FDRE                                         r  Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.370 f  Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=7, routed)           0.200    -0.169    Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0][1]
    SLICE_X53Y41         LUT3 (Prop_lut3_I1_O)        0.045    -0.124 r  Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000    -0.124    Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_7
    SLICE_X53Y41         FDRE                                         r  Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.903    -0.770    Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X53Y41         FDRE                                         r  Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.091    -0.179    Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[94].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.788%)  route 0.211ns (56.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.656    -0.508    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X78Y49         FDRE                                         r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][22]/Q
                         net (fo=2, routed)           0.211    -0.133    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[94].srl_nx1/w_accum_mesg[0]
    SLICE_X78Y56         SRLC32E                                      r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[94].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.872    -0.801    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[94].srl_nx1/aclk
    SLICE_X78Y56         SRLC32E                                      r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[94].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.504    -0.297    
    SLICE_X78Y56         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.188    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[94].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.099%)  route 0.195ns (56.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.563    -0.601    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X54Y58         FDRE                                         r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1073]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1073]/Q
                         net (fo=2, routed)           0.195    -0.258    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1144]_0[9]
    SLICE_X51Y61         FDRE                                         r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.833    -0.840    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X51Y61         FDRE                                         r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1073]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.022    -0.314    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1073]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.429%)  route 0.242ns (56.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.557    -0.607    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X51Y69         FDRE                                         r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[183]/Q
                         net (fo=1, routed)           0.242    -0.224    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg_n_0_[183]
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.045    -0.179 r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[183]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[183]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.824    -0.849    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X52Y69         FDRE                                         r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[183]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.107    -0.238    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[183]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.566%)  route 0.231ns (55.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.630    -0.534    Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y44         FDRE                                         r  Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  Demo_HW_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.231    -0.161    Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[98]
    SLICE_X51Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.116 r  Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.116    Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X51Y42         FDRE                                         r  Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.904    -0.769    Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y42         FDRE                                         r  Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.092    -0.177    Demo_HW_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.348%)  route 0.275ns (62.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.562    -0.602    Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X54Y61         FDRE                                         r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1074]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Demo_HW_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1074]/Q
                         net (fo=1, routed)           0.275    -0.163    Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIC1
    SLICE_X50Y63         RAMD32                                       r  Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.830    -0.843    Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X50Y63         RAMD32                                       r  Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
                         clock pessimism              0.504    -0.339    
    SLICE_X50Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.225    Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.950%)  route 0.227ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.556    -0.608    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X56Y70         FDRE                                         r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[25]/Q
                         net (fo=2, routed)           0.227    -0.217    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[0]_1[25]
    SLICE_X51Y71         FDRE                                         r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.823    -0.850    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X51Y71         FDRE                                         r  Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][25]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.066    -0.280    Demo_HW_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][25]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Demo_HW_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9      Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9      Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15     Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15     Demo_HW_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y63     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y64     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y64     Demo_HW_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Demo_HW_clk_wiz_1_0
  To Clock:  clk_out2_Demo_HW_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.718ns (29.422%)  route 1.722ns (70.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.801     1.507    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.492     3.471    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.577     4.048    
                         clock uncertainty           -0.067     3.980    
    SLICE_X32Y128        FDRE (Setup_fdre_C_R)       -0.429     3.551    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.718ns (29.422%)  route 1.722ns (70.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.801     1.507    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.492     3.471    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.577     4.048    
                         clock uncertainty           -0.067     3.980    
    SLICE_X32Y128        FDRE (Setup_fdre_C_R)       -0.429     3.551    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.718ns (29.422%)  route 1.722ns (70.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.801     1.507    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.492     3.471    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.577     4.048    
                         clock uncertainty           -0.067     3.980    
    SLICE_X32Y128        FDRE (Setup_fdre_C_R)       -0.429     3.551    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.718ns (29.422%)  route 1.722ns (70.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.801     1.507    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.492     3.471    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.577     4.048    
                         clock uncertainty           -0.067     3.980    
    SLICE_X32Y128        FDRE (Setup_fdre_C_R)       -0.429     3.551    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.718ns (29.422%)  route 1.722ns (70.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.801     1.507    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.492     3.471    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.577     4.048    
                         clock uncertainty           -0.067     3.980    
    SLICE_X32Y128        FDRE (Setup_fdre_C_R)       -0.429     3.551    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.718ns (29.475%)  route 1.718ns (70.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.796     1.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.492     3.471    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y128        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.577     4.048    
                         clock uncertainty           -0.067     3.980    
    SLICE_X33Y128        FDRE (Setup_fdre_C_R)       -0.429     3.551    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.718ns (31.350%)  route 1.572ns (68.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.651     1.357    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.490     3.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.577     4.046    
                         clock uncertainty           -0.067     3.978    
    SLICE_X32Y127        FDRE (Setup_fdre_C_R)       -0.429     3.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.718ns (31.350%)  route 1.572ns (68.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.651     1.357    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.490     3.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.577     4.046    
                         clock uncertainty           -0.067     3.978    
    SLICE_X32Y127        FDRE (Setup_fdre_C_R)       -0.429     3.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.718ns (31.350%)  route 1.572ns (68.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.651     1.357    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.490     3.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.577     4.046    
                         clock uncertainty           -0.067     3.978    
    SLICE_X32Y127        FDRE (Setup_fdre_C_R)       -0.429     3.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@5.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.718ns (31.350%)  route 1.572ns (68.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.607    -0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.922     0.407    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y126        LUT2 (Prop_lut2_I0_O)        0.299     0.706 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.651     1.357    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.490     3.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.577     4.046    
                         clock uncertainty           -0.067     3.978    
    SLICE_X32Y127        FDRE (Setup_fdre_C_R)       -0.429     3.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                  2.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.553    -0.611    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.065    -0.405    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.821    -0.852    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism              0.241    -0.611    
    SLICE_X32Y126        FDRE (Hold_fdre_C_D)         0.075    -0.536    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.370    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[1]
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.820    -0.853    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X32Y125        FDRE (Hold_fdre_C_D)         0.066    -0.533    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.555    -0.609    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.098    -0.370    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg__0[1]
    SLICE_X33Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000    -0.325    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X33Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.822    -0.850    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y127        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.254    -0.596    
    SLICE_X33Y127        FDRE (Hold_fdre_C_D)         0.091    -0.505    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.558    -0.606    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/CLK
    SLICE_X65Y114        FDPE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/Q
                         net (fo=1, routed)           0.122    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][11]
    SLICE_X64Y114        FDPE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.829    -0.844    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/CLK
    SLICE_X64Y114        FDPE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X64Y114        FDPE (Hold_fdpe_C_D)         0.070    -0.523    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.137    -0.311    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.820    -0.853    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X31Y124        FDRE (Hold_fdre_C_D)         0.076    -0.502    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/Q
                         net (fo=1, routed)           0.137    -0.311    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[6]
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.820    -0.853    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X31Y124        FDRE (Hold_fdre_C_D)         0.075    -0.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.557    -0.607    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/CLK
    SLICE_X62Y116        FDPE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDPE (Prop_fdpe_C_Q)         0.164    -0.443 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/Q
                         net (fo=1, routed)           0.113    -0.330    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][2]
    SLICE_X63Y116        FDPE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.826    -0.847    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/CLK
    SLICE_X63Y116        FDPE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X63Y116        FDPE (Hold_fdpe_C_D)         0.070    -0.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.311    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[7]
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.820    -0.853    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X31Y124        FDRE (Hold_fdre_C_D)         0.071    -0.507    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.109%)  route 0.109ns (45.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.376    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[5]
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.820    -0.853    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X32Y125        FDRE (Hold_fdre_C_D)         0.018    -0.581    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.000%)  route 0.159ns (53.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.159    -0.312    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.820    -0.853    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X32Y125        FDRE (Hold_fdre_C_D)         0.075    -0.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Demo_HW_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   Demo_HW_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X34Y125    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y125    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y125    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y125    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y126    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X34Y125    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y125    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y125    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y125    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X62Y116    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X62Y116    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X62Y116    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X63Y116    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y128    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y128    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y128    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y128    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y128    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y128    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y124    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y125    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.769 }
Period(ns):         1.538
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.538       0.288      PHASER_OUT_PHY_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.538       0.288      PHASER_OUT_PHY_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.538       0.288      PHASER_OUT_PHY_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.538       0.288      PHASER_OUT_PHY_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.538       0.289      PHASER_REF_X1Y1      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.538       0.289      PLLE2_ADV_X1Y1       Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.538       0.963      PHASER_REF_X1Y1      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.538       158.462    PLLE2_ADV_X1Y1       Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.769       0.207      PHASER_REF_X1Y1      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.769       0.207      PHASER_REF_X1Y1      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.769       0.206      PHASER_OUT_PHY_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.769       0.206      PHASER_OUT_PHY_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.769       0.206      PHASER_IN_PHY_X1Y4   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.769       0.206      PHASER_IN_PHY_X1Y4   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.769       0.206      PHASER_OUT_PHY_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.769       0.206      PHASER_OUT_PHY_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.769       0.206      PHASER_OUT_PHY_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.769       0.206      PHASER_OUT_PHY_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.769       0.206      PHASER_IN_PHY_X1Y6   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.769       0.206      PHASER_IN_PHY_X1Y6   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y52  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y52  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y54  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y54  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y55  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y55  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y56  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y56  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y59  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y59  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       10.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.256ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     2.169    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.594 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.123    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    13.379    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                 10.256    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     2.169    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.594 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.122    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    13.379    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     2.169    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.594 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.122    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    13.379    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     2.169    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.594 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.122    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    13.379    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.300ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     2.174    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.128    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    13.428    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                 10.300    

Slack (MET) :             10.301ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     2.174    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.127    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    13.428    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                 10.301    

Slack (MET) :             10.301ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     2.174    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.127    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.522    13.428    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                 10.301    

Slack (MET) :             10.301ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     2.174    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.127    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    13.428    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                 10.301    

Slack (MET) :             10.308ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     2.167    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.592 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.121    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    13.429    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.429    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 10.308    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 13.316 - 12.308 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620    -0.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.523 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     2.167    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.592 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    11.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.153 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.316 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.316    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    14.003    
                         clock uncertainty           -0.054    13.950    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    13.429    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.429    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 10.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.186 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.186    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     1.115    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     1.291    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.421 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.631    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     1.092    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     1.291    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.421 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.631    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     1.092    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     1.291    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.421 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.632    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     1.092    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     1.291    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.421 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.632    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     1.092    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     1.289    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.419 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.629    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     1.082    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     1.289    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.419 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.629    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     1.082    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     1.289    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.419 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.630    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     1.082    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     1.289    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.419 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.630    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     1.082    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.038 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.288    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.418 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.628    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.846 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.942 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     1.128    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     1.080    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.308      7.308      IN_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y52  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y54  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y55  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y56  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y59  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y60  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y61  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y62  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y75  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y75  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y76  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y76  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y77  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y77  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y79  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y79  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.077       1.410      ILOGIC_X1Y80  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.077       1.410      ILOGIC_X1Y80  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       10.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.124ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.425ns (38.317%)  route 0.684ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.133    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.558 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.684     3.242    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    13.366    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                 10.124    

Slack (MET) :             10.279ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.133    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.558 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.087    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    13.366    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 10.279    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.133    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.558 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.086    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    13.366    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 10.280    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.133    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.558 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.086    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    13.366    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 10.280    

Slack (MET) :             10.306ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.133    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.558 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.087    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.544    13.393    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 10.306    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.133    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.558 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.086    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.544    13.393    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 10.307    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.133    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.558 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.086    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.544    13.393    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 10.307    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.133    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.558 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.086    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.544    13.393    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 10.307    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.131    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.556 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.085    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    13.413    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.413    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.304 - 12.308 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     1.510 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.683 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.131    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.556 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.084    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    13.141 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.304 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.304    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.990    
                         clock uncertainty           -0.054    13.937    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    13.413    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.413    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 10.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.178    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     1.107    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.277    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.407 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.617    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     1.084    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.277    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.407 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.617    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     1.084    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.277    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.407 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.618    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     1.084    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.277    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.407 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.618    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     1.084    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.275    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.405 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.615    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     1.074    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.275    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.405 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.615    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     1.074    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.275    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.405 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.616    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     1.074    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.275    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.405 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.616    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     1.074    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     1.030 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.120 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     1.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.614    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     0.837 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.933 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.933    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.120    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     1.072    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.308      7.308      IN_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y75  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y76  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y77  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y79  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y80  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y83  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y84  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.308      10.641     ILOGIC_X1Y85  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (mem_refclk rise@3.077ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 2.273 - 3.077 ) 
    Source Clock Delay      (SCD):    -0.165ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.165    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     0.457 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     0.928    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.488 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.650    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.674 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.035    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.056 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     1.601    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.684 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     2.273    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.639     2.912    
                         clock uncertainty           -0.057     2.855    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     2.844    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          2.844    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  1.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195    -0.353    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313    -0.040 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     0.106    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215    -0.570    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.217    -0.353    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123    -0.230    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.077       1.602      PHY_CONTROL_X1Y1     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.077       1.828      PLLE2_ADV_X1Y1       Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.077       156.923    PLLE2_ADV_X1Y1       Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.538       0.913      PHY_CONTROL_X1Y1     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.538       0.913      PHY_CONTROL_X1Y1     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.538       0.913      PHY_CONTROL_X1Y1     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.538       0.913      PHY_CONTROL_X1Y1     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.538       0.975      PHASER_OUT_PHY_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.538       0.975      PHASER_OUT_PHY_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.538       0.975      PHASER_OUT_PHY_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.538       0.975      PHASER_OUT_PHY_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.538       0.975      PHASER_IN_PHY_X1Y4   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.538       0.975      PHASER_IN_PHY_X1Y4   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.538       0.975      PHASER_OUT_PHY_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.538       0.975      PHASER_OUT_PHY_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk rise@3.077ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 5.843 - 3.077 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     3.108 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.670 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.146    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.488 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.650    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.674 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.035    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.056 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     1.601    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.684 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     4.682 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     5.436 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     5.843    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.750     6.592    
                         clock uncertainty           -0.057     6.535    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.885     5.650    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk rise@3.077ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 5.843 - 3.077 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     3.108 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.658 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     4.127    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.488 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.650    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.674 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.035    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.056 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     1.601    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.684 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     4.682 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     5.436 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     5.843    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.750     6.592    
                         clock uncertainty           -0.057     6.535    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.834     5.701    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk rise@3.077ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 5.843 - 3.077 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     3.108 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.658 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     4.127    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.488 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.650    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.674 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.035    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.056 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     1.601    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.684 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     4.682 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     5.436 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     5.843    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.750     6.592    
                         clock uncertainty           -0.057     6.535    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.834     5.701    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk rise@3.077ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 5.843 - 3.077 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     3.108 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.670 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.146    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.488 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.650    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.674 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.035    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.056 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     1.601    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.684 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     4.682 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     5.436 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     5.843    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.750     6.592    
                         clock uncertainty           -0.057     6.535    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.788     5.747    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     2.428 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.774 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.925    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     2.302 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     2.480    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.127     2.606    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.093     2.513    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     2.428 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.774 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.926    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     2.302 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     2.480    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.127     2.606    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.093     2.513    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     2.428 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.779 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     2.302 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     2.480    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.127     2.606    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.113     2.493    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     2.428 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.779 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     2.302 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     2.480    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.127     2.606    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.113     2.493    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y52  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y53  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y54  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y55  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y56  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y59  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y60  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y61  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y62  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y57  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        4.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 8.315 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408     8.315    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.027    
                         clock uncertainty           -0.057     8.970    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.345    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 8.315 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408     8.315    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.027    
                         clock uncertainty           -0.057     8.970    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.345    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 8.315 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408     8.315    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.027    
                         clock uncertainty           -0.057     8.970    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.345    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 8.315 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.607    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408     8.315    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.027    
                         clock uncertainty           -0.057     8.970    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.345    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 8.317 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y55         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410     8.317    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.029    
                         clock uncertainty           -0.057     8.972    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.347    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 8.317 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y55         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410     8.317    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.029    
                         clock uncertainty           -0.057     8.972    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.347    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 8.317 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y55         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410     8.317    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.029    
                         clock uncertainty           -0.057     8.972    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.347    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 8.317 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y56         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410     8.317    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.029    
                         clock uncertainty           -0.057     8.972    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.347    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 8.317 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y56         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410     8.317    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.029    
                         clock uncertainty           -0.057     8.972    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.347    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 8.317 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y56         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410     8.317    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.029    
                         clock uncertainty           -0.057     8.972    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.347    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     2.005 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.155    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.884    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.046    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.065    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     2.005 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.155    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.884    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.046    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.065    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     2.005 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.155    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.884    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.046    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.065    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     2.005 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.156    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.884    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.046    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.065    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y62         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.885    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.047    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.066    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y62         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.885    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.047    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.066    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y62         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.885    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.047    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.066    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y52         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.884    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.046    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.065    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y52         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.884    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.046    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.065    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y52         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.884    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.046    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.065    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.154       1.154      OUT_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y52   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y53   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y54   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y55   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y56   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y59   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y60   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y61   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y62   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y63  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y69  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y70  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y64  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y65  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y66  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y67  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y68  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y71  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y72  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       10.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y70         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y70         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y70         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y71         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y71         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y71         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.880ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 14.446 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.467     3.596    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.446    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.158    
                         clock uncertainty           -0.057    15.101    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.476    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                 10.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.998 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.148    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.035    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.054    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.998 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.148    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.035    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.054    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.998 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.148    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.035    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.054    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.998 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.149    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.035    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.054    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.151    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.872    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.036    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.055    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.151    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.872    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.036    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.055    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.151    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.872    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.036    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.055    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     2.152    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.872    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.036    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.055    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.151    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y64         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.035    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.054    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.151    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y64         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.035    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.054    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.308      7.308      OUT_FIFO_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y63   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y69   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y70   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y64   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y65   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y66   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y67   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y68   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y71   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 5.836 - 3.077 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     3.108 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.670 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.146    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.488 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.650    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.674 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.035    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.056 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     1.601    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.684 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     4.682 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     5.436 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.836    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.750     6.585    
                         clock uncertainty           -0.057     6.528    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.885     5.643    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.643    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 5.836 - 3.077 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     3.108 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.658 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     4.127    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.488 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.650    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.674 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.035    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.056 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     1.601    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.684 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     4.682 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     5.436 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.836    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.750     6.585    
                         clock uncertainty           -0.057     6.528    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834     5.694    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 5.836 - 3.077 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     3.108 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.658 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     4.127    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.488 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.650    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.674 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.035    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.056 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     1.601    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.684 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     4.682 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     5.436 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.836    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.750     6.585    
                         clock uncertainty           -0.057     6.528    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.834     5.694    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 5.836 - 3.077 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     3.108 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.670 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.146    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.488 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.650    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.674 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.035    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.056 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     1.601    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.684 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     4.682 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     5.436 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.836    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.750     6.585    
                         clock uncertainty           -0.057     6.528    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.788     5.740    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.740    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     2.428 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.774 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.925    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     2.302 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.478    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.127     2.604    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.093     2.511    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     2.428 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.774 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.926    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     2.302 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.478    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.127     2.604    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     2.511    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     2.428 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.779 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     2.302 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.478    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.127     2.604    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.113     2.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     2.428 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.779 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     2.302 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.478    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.127     2.604    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.113     2.491    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y75  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y76  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y77  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y79  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y80  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y83  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y84  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y85  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y86  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y81  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        4.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.674ns (57.744%)  route 0.493ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 8.314 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.493     3.633    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y75         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407     8.314    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.026    
                         clock uncertainty           -0.057     8.969    
    OLOGIC_X1Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.344    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.022    
                         clock uncertainty           -0.057     8.965    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.340    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.022    
                         clock uncertainty           -0.057     8.965    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.340    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.022    
                         clock uncertainty           -0.057     8.965    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.340    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.607    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.022    
                         clock uncertainty           -0.057     8.965    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.340    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 8.312 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y79         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.312    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.024    
                         clock uncertainty           -0.057     8.967    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.342    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 8.312 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y79         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.312    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.024    
                         clock uncertainty           -0.057     8.967    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.342    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 8.312 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y79         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.312    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.024    
                         clock uncertainty           -0.057     8.967    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.342    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 8.312 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y80         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.312    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.024    
                         clock uncertainty           -0.057     8.967    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.342    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 8.312 - 6.154 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.465 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.465    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     3.139 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y80         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.312    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.713     9.024    
                         clock uncertainty           -0.057     8.967    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.342    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  4.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     2.005 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.155    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.044    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     2.005 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.155    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.044    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     2.005 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.155    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.044    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     2.005 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.156    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.044    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y86         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.883    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.045    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.064    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y86         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.883    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.045    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.064    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y86         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.883    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.045    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.064    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y76         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.044    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y76         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.044    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.867 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.867    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     2.008 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.158    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y76         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.044    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.154       1.154      OUT_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y75   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y76   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y77   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y79   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y80   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y83   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y84   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y85   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.154       4.487      OLOGIC_X1Y86   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y93  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y94  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y89  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y90  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y91  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y92  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y95  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y99  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y97  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.077       1.410      OLOGIC_X1Y98  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack       10.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.674ns (47.255%)  route 0.752ns (52.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 14.473 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[1]
                         net (fo=1, routed)           0.752     3.881    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[21]
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    14.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.185    
                         clock uncertainty           -0.057    15.128    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.674ns (47.255%)  route 0.752ns (52.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 14.473 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[3]
                         net (fo=1, routed)           0.752     3.881    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[23]
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    14.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.185    
                         clock uncertainty           -0.057    15.128    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.623ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.674ns (47.288%)  route 0.751ns (52.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 14.473 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[2]
                         net (fo=1, routed)           0.751     3.880    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[22]
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    14.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.185    
                         clock uncertainty           -0.057    15.128    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 10.623    

Slack (MET) :             10.696ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.674ns (49.831%)  route 0.679ns (50.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 14.473 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[0]
                         net (fo=1, routed)           0.679     3.807    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    14.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.185    
                         clock uncertainty           -0.057    15.128    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.503    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                 10.696    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.469 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    14.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.181    
                         clock uncertainty           -0.057    15.124    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.499    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.469 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[33]
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    14.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.181    
                         clock uncertainty           -0.057    15.124    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.499    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.469 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[35]
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    14.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.181    
                         clock uncertainty           -0.057    15.124    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.499    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.469 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    14.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.181    
                         clock uncertainty           -0.057    15.124    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.499    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.469 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    14.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.181    
                         clock uncertainty           -0.057    15.124    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.499    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.469 - 12.308 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.297 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.454 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.454    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     3.128 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     3.597    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    14.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    15.181    
                         clock uncertainty           -0.057    15.124    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.499    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 10.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.998 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.148    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.879    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.043    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.062    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.998 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.148    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.879    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.043    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.062    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.998 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.148    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.879    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.043    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.062    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.998 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.149    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.879    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.043    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.062    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.151    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.880    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.044    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.151    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[30]
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.880    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.044    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.151    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[31]
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.880    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.044    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     2.001 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     2.152    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[28]
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.880    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.044    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[1])
                                                      0.143     2.003 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[1]
                         net (fo=1, routed)           0.150     2.153    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y97         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.880    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.044    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.860 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.143     2.003 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[2]
                         net (fo=1, routed)           0.150     2.153    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y97         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.880    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.044    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.063    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.308      7.308      OUT_FIFO_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y93   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y94   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y89   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y90   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y91   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y92   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y95   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y99   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.308      10.641     OLOGIC_X1Y97   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         12.308      10.152     BUFHCE_X1Y12     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.308      11.059     MMCME2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         12.308      11.059     PLLE2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.308      87.692     MMCME2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       12.308      147.692    PLLE2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.934ns (10.559%)  route 7.911ns (89.441%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 13.089 - 12.308 ) 
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.630     1.452    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X49Y90         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     1.908 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=297, routed)         6.683     8.591    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0
    SLICE_X83Y54         LUT3 (Prop_lut3_I1_O)        0.152     8.743 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[20]_i_1/O
                         net (fo=3, routed)           0.613     9.356    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[131]_0[20]
    SLICE_X85Y55         LUT5 (Prop_lut5_I0_O)        0.326     9.682 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_4/O
                         net (fo=1, routed)           0.615    10.297    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/DIB0
    SLICE_X88Y57         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.608    13.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/WCLK
    SLICE_X88Y57         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/RAMB/CLK
                         clock pessimism              0.657    13.746    
                         clock uncertainty           -0.053    13.693    
    SLICE_X88Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    13.508    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 0.715ns (8.075%)  route 8.139ns (91.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.779ns = ( 13.087 - 12.308 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.727     1.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X82Y91         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         7.337     9.305    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_rdy
    SLICE_X82Y57         LUT5 (Prop_lut5_I3_O)        0.296     9.601 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_data_r1[69]_i_1/O
                         net (fo=1, routed)           0.802    10.403    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data[69]
    SLICE_X82Y57         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.606    13.087    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X82Y57         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[69]/C
                         clock pessimism              0.729    13.816    
                         clock uncertainty           -0.053    13.763    
    SLICE_X82Y57         FDRE (Setup_fdre_C_D)       -0.081    13.682    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[69]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 0.715ns (8.147%)  route 8.062ns (91.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.780ns = ( 13.088 - 12.308 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.727     1.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X82Y91         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         7.587     9.555    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_rdy
    SLICE_X82Y55         LUT5 (Prop_lut5_I3_O)        0.296     9.851 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_data_r1[117]_i_1/O
                         net (fo=1, routed)           0.475    10.326    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data[117]
    SLICE_X85Y55         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.607    13.088    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X85Y55         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[117]/C
                         clock pessimism              0.729    13.817    
                         clock uncertainty           -0.053    13.764    
    SLICE_X85Y55         FDRE (Setup_fdre_C_D)       -0.081    13.683    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[117]
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 0.715ns (8.344%)  route 7.854ns (91.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 13.089 - 12.308 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.727     1.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X82Y91         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         7.239     9.207    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0
    SLICE_X88Y53         LUT5 (Prop_lut5_I1_O)        0.296     9.503 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_5/O
                         net (fo=1, routed)           0.616    10.119    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/DIC1
    SLICE_X88Y57         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.608    13.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/WCLK
    SLICE_X88Y57         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/RAMC_D1/CLK
                         clock pessimism              0.729    13.818    
                         clock uncertainty           -0.053    13.765    
    SLICE_X88Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    13.516    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.516    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 0.715ns (8.227%)  route 7.976ns (91.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.780ns = ( 13.088 - 12.308 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.727     1.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X82Y91         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         7.372     9.340    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_rdy
    SLICE_X83Y54         LUT5 (Prop_lut5_I3_O)        0.296     9.636 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_data_r1[20]_i_1/O
                         net (fo=1, routed)           0.604    10.240    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data[20]
    SLICE_X85Y55         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.607    13.088    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X85Y55         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[20]/C
                         clock pessimism              0.729    13.817    
                         clock uncertainty           -0.053    13.764    
    SLICE_X85Y55         FDRE (Setup_fdre_C_D)       -0.061    13.703    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 0.715ns (8.271%)  route 7.930ns (91.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.782ns = ( 13.090 - 12.308 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.727     1.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X82Y91         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         7.606     9.574    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_rdy
    SLICE_X87Y53         LUT5 (Prop_lut5_I3_O)        0.296     9.870 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_data_r1[19]_i_1/O
                         net (fo=1, routed)           0.324    10.194    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data[19]
    SLICE_X89Y53         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.609    13.090    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X89Y53         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[19]/C
                         clock pessimism              0.729    13.819    
                         clock uncertainty           -0.053    13.766    
    SLICE_X89Y53         FDRE (Setup_fdre_C_D)       -0.067    13.699    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 0.715ns (8.462%)  route 7.735ns (91.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 13.086 - 12.308 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.727     1.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X82Y91         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         7.029     8.997    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0
    SLICE_X79Y58         LUT5 (Prop_lut5_I1_O)        0.296     9.293 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_2/O
                         net (fo=1, routed)           0.706     9.999    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/DIA1
    SLICE_X84Y59         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.605    13.086    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/WCLK
    SLICE_X84Y59         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.729    13.815    
                         clock uncertainty           -0.053    13.762    
    SLICE_X84Y59         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    13.504    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.504    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.715ns (8.458%)  route 7.738ns (91.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 13.086 - 12.308 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.727     1.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X82Y91         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         7.034     9.002    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0
    SLICE_X79Y58         LUT5 (Prop_lut5_I1_O)        0.296     9.298 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_4/O
                         net (fo=1, routed)           0.705    10.003    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/DIB1
    SLICE_X84Y59         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.605    13.086    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/WCLK
    SLICE_X84Y59         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.729    13.815    
                         clock uncertainty           -0.053    13.762    
    SLICE_X84Y59         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    13.534    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 0.715ns (8.301%)  route 7.899ns (91.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.782ns = ( 13.090 - 12.308 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.727     1.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X82Y91         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         7.301     9.269    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_rdy
    SLICE_X87Y55         LUT5 (Prop_lut5_I3_O)        0.296     9.565 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/app_wdf_data_r1[22]_i_1/O
                         net (fo=1, routed)           0.598    10.163    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data[22]
    SLICE_X87Y54         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.609    13.090    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X87Y54         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[22]/C
                         clock pessimism              0.729    13.819    
                         clock uncertainty           -0.053    13.766    
    SLICE_X87Y54         FDRE (Setup_fdre_C_D)       -0.067    13.699    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 0.704ns (8.084%)  route 8.005ns (91.916%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.770ns = ( 13.078 - 12.308 ) 
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.630     1.452    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X49Y90         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     1.908 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=297, routed)         3.052     4.960    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0
    SLICE_X77Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.084 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_2/O
                         net (fo=144, routed)         4.954    10.037    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_mi_data
    SLICE_X81Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.161 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].LUT6_data_inst/O
                         net (fo=1, routed)           0.000    10.161    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/M_AXI_WDATA_cmb_2
    SLICE_X81Y61         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.597    13.078    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X81Y61         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/C
                         clock pessimism              0.657    13.735    
                         clock uncertainty           -0.053    13.682    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.029    13.711    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  3.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.914%)  route 0.236ns (53.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.237ns
    Source Clock Delay      (SCD):    0.179ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.603     0.179    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X84Y102        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.164     0.343 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[1]/Q
                         net (fo=1, routed)           0.236     0.579    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[1]
    SLICE_X84Y96         LUT3 (Prop_lut3_I1_O)        0.045     0.624 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[18]_i_1/O
                         net (fo=1, routed)           0.000     0.624    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[24]_0[4]
    SLICE_X84Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.876     0.237    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/CLK
    SLICE_X84Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[18]/C
                         clock pessimism              0.215     0.452    
    SLICE_X84Y96         FDRE (Hold_fdre_C_D)         0.121     0.573    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.509%)  route 0.245ns (63.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.195ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566     0.142    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X43Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     0.283 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv/Q
                         net (fo=1, routed)           0.245     0.528    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0
    SLICE_X46Y101        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.833     0.195    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X46Y101        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]/C
                         clock pessimism              0.215     0.410    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.063     0.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.124%)  route 0.249ns (63.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.195ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.563     0.139    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X52Y98         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.280 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv/Q
                         net (fo=1, routed)           0.249     0.529    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0
    SLICE_X46Y100        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.833     0.195    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X46Y100        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]/C
                         clock pessimism              0.215     0.410    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.059     0.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.317%)  route 0.243ns (56.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.141ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.565     0.141    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X67Y100        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     0.282 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r_reg/Q
                         net (fo=9, routed)           0.243     0.525    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r
    SLICE_X71Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.570 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_i_1/O
                         net (fo=1, routed)           0.000     0.570    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_i_1_n_0
    SLICE_X71Y98         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.839     0.200    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X71Y98         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_reg/C
                         clock pessimism              0.215     0.415    
    SLICE_X71Y98         FDRE (Hold_fdre_C_D)         0.091     0.506    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.960%)  route 0.236ns (59.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.601     0.177    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X80Y99         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     0.341 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg[1]/Q
                         net (fo=9, routed)           0.236     0.577    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg_n_0_[1]
    SLICE_X80Y100        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.870     0.232    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X80Y100        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_r_reg[1]/C
                         clock pessimism              0.215     0.447    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.063     0.510    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.516%)  route 0.268ns (65.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.137ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.561     0.137    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X52Y100        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     0.278 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv/Q
                         net (fo=1, routed)           0.268     0.545    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0
    SLICE_X51Y101        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.832     0.193    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X51Y101        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r_reg[4]/C
                         clock pessimism              0.210     0.403    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.072     0.475    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.396%)  route 0.257ns (64.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.192ns
    Source Clock Delay      (SCD):    0.141ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.565     0.141    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/CLK
    SLICE_X41Y92         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     0.282 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[19]/Q
                         net (fo=2, routed)           0.257     0.539    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg_n_0_[19]
    SLICE_X53Y92         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.831     0.192    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/CLK
    SLICE_X53Y92         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_reg[19]/C
                         clock pessimism              0.210     0.402    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.066     0.468    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.567     0.143    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X69Y97         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y97         FDRE (Prop_fdre_C_Q)         0.141     0.284 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/Q
                         net (fo=20, routed)          0.189     0.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/ADDRD3
    SLICE_X70Y97         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.839     0.200    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/WCLK
    SLICE_X70Y97         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMA/CLK
                         clock pessimism             -0.041     0.159    
    SLICE_X70Y97         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.399    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.567     0.143    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X69Y97         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y97         FDRE (Prop_fdre_C_Q)         0.141     0.284 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/Q
                         net (fo=20, routed)          0.189     0.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/ADDRD3
    SLICE_X70Y97         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.839     0.200    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/WCLK
    SLICE_X70Y97         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMA_D1/CLK
                         clock pessimism             -0.041     0.159    
    SLICE_X70Y97         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.399    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.567     0.143    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X69Y97         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y97         FDRE (Prop_fdre_C_Q)         0.141     0.284 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/Q
                         net (fo=20, routed)          0.189     0.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/ADDRD3
    SLICE_X70Y97         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.839     0.200    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/WCLK
    SLICE_X70Y97         RAMD32                                       r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMB/CLK
                         clock pessimism             -0.041     0.159    
    SLICE_X70Y97         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.399    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y7     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.308      7.308      IN_FIFO_X1Y4      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y4     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y5     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.308      7.308      IN_FIFO_X1Y6      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y6     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         12.308      9.358      PHY_CONTROL_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.308      9.948      IDELAY_X1Y52      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.308      9.948      IDELAY_X1Y54      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.308      9.948      IDELAY_X1Y55      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.308      87.692     MMCME2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.308      201.052    MMCME2_ADV_X1Y1   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y6     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y7     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y4      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y4     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y5     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y6      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y7     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y4      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y4     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y5     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y7     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y7     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y4      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y4      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y4     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y4     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y5     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y6      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y6      Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y6     Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.346 4.423 }
Period(ns):         49.231
Sources:            { Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         49.231      47.982     PLLE2_ADV_X1Y1       Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       49.231      110.769    PLLE2_ADV_X1Y1       Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.077       1.827      PHASER_OUT_PHY_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.077       1.827      PHASER_IN_PHY_X1Y4   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.077       1.827      PHASER_OUT_PHY_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.077       1.827      PHASER_OUT_PHY_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.077       1.827      PHASER_IN_PHY_X1Y6   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.077       1.827      PHASER_OUT_PHY_X1Y6  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.077       1.827      PHASER_OUT_PHY_X1Y7  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.077       1.827      PHASER_IN_PHY_X1Y4   Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.077       1.827      PHASER_OUT_PHY_X1Y4  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.077       1.827      PHASER_OUT_PHY_X1Y5  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Demo_HW_clk_wiz_1_0
  To Clock:  clk_out3_Demo_HW_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       16.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.434ns (39.541%)  route 2.193ns (60.459%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/Q
                         net (fo=6, routed)           0.844     0.577    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[0]
    SLICE_X22Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.701 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.693     1.394    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.518 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.656     2.174    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     2.904 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.904    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_0
    SLICE_X33Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.684    18.663    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X33Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.568    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.062    19.210    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         19.210    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.365ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.375ns (38.541%)  route 2.193ns (61.459%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/Q
                         net (fo=6, routed)           0.844     0.577    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[0]
    SLICE_X22Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.701 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.693     1.394    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.518 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.656     2.174    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     2.845 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.845    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_1
    SLICE_X33Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.684    18.663    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X33Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.568    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.062    19.210    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         19.210    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                 16.365    

Slack (MET) :             16.488ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.252ns (36.346%)  route 2.193ns (63.654%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/Q
                         net (fo=6, routed)           0.844     0.577    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[0]
    SLICE_X22Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.701 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.693     1.394    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.518 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.656     2.174    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     2.722 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.722    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_2
    SLICE_X33Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.684    18.663    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X33Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.568    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.062    19.210    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                         19.210    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                 16.488    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.716ns (24.223%)  route 2.240ns (75.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.682     0.378    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.297     0.675 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=72, routed)          1.558     2.233    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Reset
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.688    18.667    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/C
                         clock pessimism              0.568    19.235    
                         clock uncertainty           -0.084    19.152    
    SLICE_X18Y41         FDRE (Setup_fdre_C_R)       -0.429    18.723    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.716ns (24.223%)  route 2.240ns (75.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.682     0.378    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.297     0.675 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=72, routed)          1.558     2.233    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Reset
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.688    18.667    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[2]/C
                         clock pessimism              0.568    19.235    
                         clock uncertainty           -0.084    19.152    
    SLICE_X18Y41         FDRE (Setup_fdre_C_R)       -0.429    18.723    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.716ns (24.223%)  route 2.240ns (75.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.682     0.378    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.297     0.675 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=72, routed)          1.558     2.233    Demo_HW_i/mii_to_rmii_0/U0/Reset
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.688    18.667    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[0]/C
                         clock pessimism              0.568    19.235    
                         clock uncertainty           -0.084    19.152    
    SLICE_X18Y41         FDRE (Setup_fdre_C_R)       -0.429    18.723    Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.716ns (24.223%)  route 2.240ns (75.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.682     0.378    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.297     0.675 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=72, routed)          1.558     2.233    Demo_HW_i/mii_to_rmii_0/U0/Reset
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.688    18.667    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/C
                         clock pessimism              0.568    19.235    
                         clock uncertainty           -0.084    19.152    
    SLICE_X18Y41         FDRE (Setup_fdre_C_R)       -0.429    18.723    Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.653ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.730ns (24.874%)  route 2.205ns (75.126%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/Q
                         net (fo=6, routed)           0.844     0.577    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[0]
    SLICE_X22Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.701 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.979     1.680    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X32Y40         LUT5 (Prop_lut5_I1_O)        0.150     1.830 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_1/O
                         net (fo=1, routed)           0.382     2.212    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D_0
    SLICE_X32Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.684    18.663    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X32Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/C
                         clock pessimism              0.568    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.283    18.865    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                 16.653    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.075ns (32.898%)  route 2.193ns (67.102%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/Q
                         net (fo=6, routed)           0.844     0.577    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[0]
    SLICE_X22Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.701 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.693     1.394    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.518 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.656     2.174    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     2.545 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.545    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_3
    SLICE_X33Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.684    18.663    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X33Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/C
                         clock pessimism              0.568    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.062    19.210    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I
  -------------------------------------------------------------------
                         required time                         19.210    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                 16.665    

Slack (MET) :             16.769ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.716ns (26.753%)  route 1.960ns (73.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X22Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  Demo_HW_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.682     0.378    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0[0]
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.297     0.675 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=72, routed)          1.279     1.954    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Reset
    SLICE_X18Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.688    18.667    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X18Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]/C
                         clock pessimism              0.568    19.235    
                         clock uncertainty           -0.084    19.152    
    SLICE_X18Y42         FDRE (Setup_fdre_C_R)       -0.429    18.723    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 16.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/rmii2phy_txd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.640    -0.524    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X22Y44         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.278    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX_n_2
    SLICE_X20Y44         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2phy_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.916    -0.757    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X20Y44         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2phy_txd_reg[0]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.071    -0.437    Demo_HW_i/mii_to_rmii_0/U0/rmii2phy_txd_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.556%)  route 0.127ns (47.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.639    -0.525    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.256    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/L[2]
    SLICE_X23Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.915    -0.758    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X23Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.071    -0.416    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.510%)  route 0.169ns (54.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.637    -0.527    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X29Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/Q
                         net (fo=1, routed)           0.169    -0.217    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_In[0]
    SLICE_X30Y40         SRL16E                                       r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.911    -0.762    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X30Y40         SRL16E                                       r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism              0.272    -0.491    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.383    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.639    -0.525    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/Q
                         net (fo=1, routed)           0.116    -0.267    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1
    SLICE_X22Y44         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.916    -0.757    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X22Y44         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d2_reg/C
                         clock pessimism              0.250    -0.508    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.071    -0.437    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d2_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.639    -0.525    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X22Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.270    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Q[1]
    SLICE_X22Y43         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.916    -0.757    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X22Y43         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[1]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.066    -0.442    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.639    -0.525    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X23Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/Q
                         net (fo=1, routed)           0.053    -0.343    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/phy2Rmii_crs_dv_d1
    SLICE_X23Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.915    -0.758    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X23Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/C
                         clock pessimism              0.234    -0.525    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)        -0.007    -0.532    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.639    -0.525    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[1]/Q
                         net (fo=2, routed)           0.108    -0.276    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/fifo_ldr_cs[1]
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/fifo_ldr_ns[0]
    SLICE_X22Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.915    -0.758    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X22Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[0]/C
                         clock pessimism              0.247    -0.512    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.091    -0.421    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.036%)  route 0.135ns (48.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.637    -0.527    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X32Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[1]/Q
                         net (fo=8, routed)           0.135    -0.250    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/rx_out_mux_sel
    SLICE_X31Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.910    -0.763    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X31Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_dv_reg/C
                         clock pessimism              0.252    -0.512    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.070    -0.442    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_dv_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.639    -0.525    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.263    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]_0[0]
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.915    -0.758    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X18Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.070    -0.455    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.639    -0.525    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X18Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Demo_HW_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[1]/Q
                         net (fo=1, routed)           0.121    -0.263    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]_0[1]
    SLICE_X18Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.915    -0.758    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X18Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.070    -0.455    Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Demo_HW_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   Demo_HW_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y39     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y42     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y42     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y40     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y39     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y39     Demo_HW_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Demo_HW_clk_wiz_1_0
  To Clock:  clkfbout_Demo_HW_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Demo_HW_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   Demo_HW_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Demo_HW_clk_wiz_1_0
  To Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.923ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.811ns  (logic 0.478ns (58.919%)  route 0.333ns (41.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.333     0.811    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y32         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)       -0.266     9.734    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  8.923    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.966ns  (logic 0.518ns (53.640%)  route 0.448ns (46.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.448     0.966    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X36Y32         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)       -0.093     9.907    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             8.985ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.968ns  (logic 0.518ns (53.528%)  route 0.450ns (46.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.450     0.968    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X34Y31         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)       -0.047     9.953    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  8.985    

Slack (MET) :             9.122ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.835ns  (logic 0.518ns (62.005%)  route 0.317ns (37.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.317     0.835    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X34Y31         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)       -0.043     9.957    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  9.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Demo_HW_clk_wiz_1_0
  To Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.756ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        10.806ns  (logic 0.419ns (3.878%)  route 10.387ns (96.122%))
  Logic Levels:           0  
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 44.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.813    19.273    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    19.692 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)          10.387    30.079    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.678    44.250    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    44.250    
                         clock uncertainty           -0.182    44.067    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)       -0.233    43.834    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         43.834    
                         arrival time                         -30.079    
  -------------------------------------------------------------------
                         slack                                 13.756    

Slack (MET) :             15.812ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        8.901ns  (logic 0.456ns (5.123%)  route 8.445ns (94.877%))
  Logic Levels:           0  
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 44.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.813    19.273    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           8.445    28.175    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_er
    SLICE_X33Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.678    44.250    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X33Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    44.250    
                         clock uncertainty           -0.182    44.067    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)       -0.081    43.986    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         43.986    
                         arrival time                         -28.175    
  -------------------------------------------------------------------
                         slack                                 15.812    

Slack (MET) :             15.815ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        8.898ns  (logic 0.456ns (5.125%)  route 8.442ns (94.875%))
  Logic Levels:           0  
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 44.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.813    19.273    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           8.442    28.171    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.678    44.250    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    44.250    
                         clock uncertainty           -0.182    44.067    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)       -0.081    43.986    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         43.986    
                         arrival time                         -28.171    
  -------------------------------------------------------------------
                         slack                                 15.815    

Slack (MET) :             16.088ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        8.475ns  (logic 0.419ns (4.944%)  route 8.056ns (95.056%))
  Logic Levels:           0  
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 44.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.813    19.273    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    19.692 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           8.056    27.748    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.678    44.250    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    44.250    
                         clock uncertainty           -0.182    44.067    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)       -0.231    43.836    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         43.836    
                         arrival time                         -27.748    
  -------------------------------------------------------------------
                         slack                                 16.088    

Slack (MET) :             16.099ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        8.453ns  (logic 0.419ns (4.957%)  route 8.034ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 44.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.813    19.273    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    19.692 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           8.034    27.727    Demo_HW_i/axi_ethernetlite_0/U0/phy_dv
    SLICE_X33Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.678    44.250    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X33Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    44.250    
                         clock uncertainty           -0.182    44.067    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)       -0.242    43.825    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         43.825    
                         arrival time                         -27.727    
  -------------------------------------------------------------------
                         slack                                 16.099    

Slack (MET) :             16.204ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        8.523ns  (logic 0.456ns (5.350%)  route 8.067ns (94.650%))
  Logic Levels:           0  
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 44.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.813    19.273    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           8.067    27.796    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X32Y40         FDRE                         0.000    40.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           2.481    42.481    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.572 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.678    44.250    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    44.250    
                         clock uncertainty           -0.182    44.067    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)       -0.067    44.000    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         44.000    
                         arrival time                         -27.796    
  -------------------------------------------------------------------
                         slack                                 16.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.128ns (3.934%)  route 3.125ns (96.066%))
  Logic Levels:           0  
  Clock Path Skew:        2.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.636    -0.528    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           3.125     2.726    Demo_HW_i/axi_ethernetlite_0/U0/phy_dv
    SLICE_X33Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.905     2.341    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X33Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     2.341    
                         clock uncertainty            0.182     2.524    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.016     2.540    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.141ns (4.247%)  route 3.179ns (95.753%))
  Logic Levels:           0  
  Clock Path Skew:        2.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.636    -0.528    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           3.179     2.792    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.905     2.341    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     2.341    
                         clock uncertainty            0.182     2.524    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.070     2.594    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.141ns (4.243%)  route 3.182ns (95.757%))
  Logic Levels:           0  
  Clock Path Skew:        2.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.636    -0.528    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           3.182     2.796    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_er
    SLICE_X33Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.905     2.341    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X33Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     2.341    
                         clock uncertainty            0.182     2.524    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.066     2.590    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.128ns (3.894%)  route 3.159ns (96.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.636    -0.528    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           3.159     2.759    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.905     2.341    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     2.341    
                         clock uncertainty            0.182     2.524    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.019     2.543    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.141ns (4.214%)  route 3.205ns (95.786%))
  Logic Levels:           0  
  Clock Path Skew:        2.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.636    -0.528    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           3.205     2.818    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.905     2.341    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     2.341    
                         clock uncertainty            0.182     2.524    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.066     2.590    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.128ns (2.967%)  route 4.187ns (97.033%))
  Logic Levels:           0  
  Clock Path Skew:        2.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.636    -0.528    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y39         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           4.187     3.787    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X32Y40         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.408     1.408    Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.437 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.905     2.341    Demo_HW_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y36         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     2.341    
                         clock uncertainty            0.182     2.524    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.017     2.541    Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  1.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Demo_HW_clk_wiz_1_0
  To Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.630ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.086ns  (logic 0.419ns (38.589%)  route 0.667ns (61.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.667     1.086    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X36Y38         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y38         FDRE (Setup_fdre_C_D)       -0.284     9.716    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.970%)  route 0.492ns (54.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.492     0.911    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)       -0.265     9.735    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  8.824    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.907%)  route 0.583ns (56.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.583     1.039    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)       -0.095     9.905    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.559%)  route 0.483ns (51.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.483     0.939    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X36Y39         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)       -0.093     9.907    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                  8.968    





---------------------------------------------------------------------------------------------------
From Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk
  To Clock:  clk_out1_Demo_HW_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       38.763ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.763ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.208%)  route 0.598ns (58.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.598     1.017    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X38Y32         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)       -0.220    39.780    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.780    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 38.763    

Slack (MET) :             38.874ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.773%)  route 0.440ns (51.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.440     0.859    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X39Y31         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)       -0.267    39.733    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.733    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 38.874    

Slack (MET) :             38.890ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.149%)  route 0.626ns (57.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.626     1.082    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X38Y32         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)       -0.028    39.972    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.972    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 38.890    

Slack (MET) :             38.913ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y32         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)       -0.043    39.957    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 38.913    





---------------------------------------------------------------------------------------------------
From Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  To Clock:  clk_out1_Demo_HW_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       38.775ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.775ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.959ns  (logic 0.419ns (43.695%)  route 0.540ns (56.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.540     0.959    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X36Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)       -0.266    39.734    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 38.775    

Slack (MET) :             38.822ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.027%)  route 0.629ns (57.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.629     1.085    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X36Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)       -0.093    39.907    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 38.822    

Slack (MET) :             39.064ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     0.718    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y38         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)       -0.218    39.782    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 39.064    

Slack (MET) :             39.142ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.763ns  (logic 0.456ns (59.754%)  route 0.307ns (40.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38                                      0.000     0.000 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.307     0.763    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X36Y37         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)       -0.095    39.905    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 39.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_Demo_HW_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       10.618ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.618ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.412ns  (logic 0.419ns (29.664%)  route 0.993ns (70.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.993     1.412    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X32Y95         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)       -0.278    12.030    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 10.618    

Slack (MET) :             10.649ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.382ns  (logic 0.419ns (30.312%)  route 0.963ns (69.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113                                     0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.963     1.382    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X48Y112        FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X48Y112        FDRE (Setup_fdre_C_D)       -0.277    12.031    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                 10.649    

Slack (MET) :             10.773ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.481ns  (logic 0.456ns (30.785%)  route 1.025ns (69.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.025     1.481    Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X70Y72         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X70Y72         FDRE (Setup_fdre_C_D)       -0.054    12.254    Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 10.773    

Slack (MET) :             10.810ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.393ns  (logic 0.456ns (32.736%)  route 0.937ns (67.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.937     1.393    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X32Y96         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)       -0.105    12.203    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                 10.810    

Slack (MET) :             10.817ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.213ns  (logic 0.419ns (34.555%)  route 0.794ns (65.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.794     1.213    Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X35Y78         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X35Y78         FDRE (Setup_fdre_C_D)       -0.278    12.030    Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 10.817    

Slack (MET) :             10.847ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.366ns  (logic 0.456ns (33.384%)  route 0.910ns (66.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X71Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.910     1.366    Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X71Y72         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X71Y72         FDRE (Setup_fdre_C_D)       -0.095    12.213    Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 10.847    

Slack (MET) :             10.853ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.226ns  (logic 0.478ns (38.977%)  route 0.748ns (61.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.748     1.226    Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X34Y78         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)       -0.229    12.079    Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                 10.853    

Slack (MET) :             10.869ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.161ns  (logic 0.419ns (36.093%)  route 0.742ns (63.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.742     1.161    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X32Y96         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)       -0.278    12.030    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 10.869    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.315ns  (logic 0.518ns (39.386%)  route 0.797ns (60.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.797     1.315    Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X67Y74         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X67Y74         FDRE (Setup_fdre_C_D)       -0.105    12.203    Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.928ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.116%)  route 0.806ns (60.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.806     1.324    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X30Y86         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)       -0.056    12.252    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                 10.928    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Demo_HW_clk_wiz_1_0
  To Clock:  clk_out1_Demo_HW_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@10.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.419ns (20.453%)  route 1.630ns (79.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 8.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.817    -0.723    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/Q
                         net (fo=1, routed)           1.630     1.326    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/phy_crs
    SLICE_X29Y41         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        1.686     8.665    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X29Y41         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/C
                         clock pessimism              0.395     9.061    
                         clock uncertainty           -0.204     8.857    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)       -0.242     8.615    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  7.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Demo_HW_clk_wiz_1_0 rise@0.000ns - clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.128ns (17.497%)  route 0.604ns (82.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.639    -0.525    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y41         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/Q
                         net (fo=1, routed)           0.604     0.207    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/phy_crs
    SLICE_X29Y41         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out1_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7141, routed)        0.912    -0.761    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X29Y41         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.204    -0.001    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.017     0.016    Demo_HW_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out2_Demo_HW_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       15.804ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.804ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.093ns  (logic 0.518ns (12.655%)  route 3.575ns (87.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110                                     0.000     0.000 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X62Y110        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          3.575     4.093    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X32Y126        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y126        FDRE (Setup_fdre_C_D)       -0.103    19.897    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.897    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                 15.804    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       47.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 3.867ns (47.360%)  route 4.298ns (52.640%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 2.810 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          4.298     6.207    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.803 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.803    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.618 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.618    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    16.118    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.768 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    18.194    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.802    
                         clock uncertainty           -0.179    18.623    
    ILOGIC_X1Y52         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.458    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.458    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.022ns  (logic 3.867ns (48.205%)  route 4.155ns (51.795%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 2.809 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          4.155     6.064    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.660 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.660    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.475 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.475    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    16.118    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.768 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    18.193    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.801    
                         clock uncertainty           -0.179    18.622    
    ILOGIC_X1Y54         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.457    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.457    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             9.135ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 3.867ns (49.145%)  route 4.002ns (50.855%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 2.809 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          4.002     5.911    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.507 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.507    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.322 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.322    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    16.118    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.768 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    18.193    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.801    
                         clock uncertainty           -0.179    18.622    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.457    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.457    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  9.135    

Slack (MET) :             9.152ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 3.867ns (49.249%)  route 3.985ns (50.751%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 2.809 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.985     5.894    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.490 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.490    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.305    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    16.118    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.768 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    18.193    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.801    
                         clock uncertainty           -0.179    18.622    
    ILOGIC_X1Y55         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.457    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.457    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  9.152    

Slack (MET) :             9.588ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 3.867ns (52.131%)  route 3.551ns (47.869%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 2.811 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.551     5.460    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.056    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.871 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    16.118    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.768 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    18.195    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.803    
                         clock uncertainty           -0.179    18.624    
    ILOGIC_X1Y59         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.459    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.459    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  9.588    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.867ns (52.351%)  route 3.520ns (47.649%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 2.813 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.520     5.429    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.025 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.025    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.840 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.840    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    16.118    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.768 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    18.197    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.805    
                         clock uncertainty           -0.179    18.626    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.461    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 3.867ns (53.297%)  route 3.389ns (46.703%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 2.813 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.389     5.298    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.894 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.894    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.709 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.709    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    16.118    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.768 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    18.197    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.805    
                         clock uncertainty           -0.179    18.626    
    ILOGIC_X1Y61         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.461    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.773ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 3.867ns (53.450%)  route 3.368ns (46.550%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 2.813 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.368     5.277    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.873 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.873    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.688 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.688    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    16.118    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.768 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    18.197    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.805    
                         clock uncertainty           -0.179    18.626    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.461    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  9.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.453ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.661ns  (logic 1.068ns (40.138%)  route 1.593ns (59.862%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.593    63.414    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    64.098 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.098    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.341 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.341    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    14.825    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.231 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    16.416    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y62         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.653    
                         clock uncertainty            0.179    16.832    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.888    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.888    
                         arrival time                          64.341    
  -------------------------------------------------------------------
                         slack                                 47.453    

Slack (MET) :             47.476ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.684ns  (logic 1.068ns (39.798%)  route 1.616ns (60.202%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.616    63.437    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    64.121 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.121    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.364 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.364    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    14.825    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.231 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    16.416    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y61         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.653    
                         clock uncertainty            0.179    16.832    
    ILOGIC_X1Y61         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.888    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.888    
                         arrival time                          64.364    
  -------------------------------------------------------------------
                         slack                                 47.476    

Slack (MET) :             47.520ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.728ns  (logic 1.068ns (39.153%)  route 1.660ns (60.847%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.660    63.481    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    64.165 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.165    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.408 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.408    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    14.825    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.231 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    16.416    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y60         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.653    
                         clock uncertainty            0.179    16.832    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.888    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.888    
                         arrival time                          64.408    
  -------------------------------------------------------------------
                         slack                                 47.520    

Slack (MET) :             47.555ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.762ns  (logic 1.068ns (38.669%)  route 1.694ns (61.331%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.694    63.515    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    64.199 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.199    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.442    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    14.825    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.231 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    16.415    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y59         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.652    
                         clock uncertainty            0.179    16.831    
    ILOGIC_X1Y59         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.887    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.887    
                         arrival time                          64.442    
  -------------------------------------------------------------------
                         slack                                 47.555    

Slack (MET) :             47.733ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.938ns  (logic 1.068ns (36.352%)  route 1.870ns (63.648%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.870    63.691    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    64.375 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.375    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.618 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.618    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    14.825    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.231 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    16.413    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y55         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.650    
                         clock uncertainty            0.179    16.829    
    ILOGIC_X1Y55         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.885    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.885    
                         arrival time                          64.618    
  -------------------------------------------------------------------
                         slack                                 47.733    

Slack (MET) :             47.747ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.952ns  (logic 1.068ns (36.184%)  route 1.884ns (63.816%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.884    63.705    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    64.389 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.632 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.632    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    14.825    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.231 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    16.413    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y56         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.650    
                         clock uncertainty            0.179    16.829    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.885    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.885    
                         arrival time                          64.632    
  -------------------------------------------------------------------
                         slack                                 47.747    

Slack (MET) :             47.815ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        3.021ns  (logic 1.068ns (35.354%)  route 1.953ns (64.646%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.953    63.774    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    64.458 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.458    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.701 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.701    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    14.825    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.231 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    16.414    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y54         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.651    
                         clock uncertainty            0.179    16.830    
    ILOGIC_X1Y54         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.886    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.886    
                         arrival time                          64.701    
  -------------------------------------------------------------------
                         slack                                 47.815    

Slack (MET) :             47.875ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        3.080ns  (logic 1.068ns (34.674%)  route 2.012ns (65.326%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.012    63.833    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    64.517 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.517    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.760 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.760    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    14.825    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.231 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    16.414    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y52         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.651    
                         clock uncertainty            0.179    16.830    
    ILOGIC_X1Y52         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.886    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.886    
                         arrival time                          64.760    
  -------------------------------------------------------------------
                         slack                                 47.875    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       46.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.356ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.867ns (58.417%)  route 2.753ns (41.583%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 2.781 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.753     4.662    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.258 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.258    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.073 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.073    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    16.106    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.756 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    18.165    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y75         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.773    
                         clock uncertainty           -0.179    18.594    
    ILOGIC_X1Y75         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.429    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                 10.356    

Slack (MET) :             10.507ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 3.867ns (59.780%)  route 2.602ns (40.220%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 2.781 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.602     4.511    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.107 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.107    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.922 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.922    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    16.106    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.756 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    18.165    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y76         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.773    
                         clock uncertainty           -0.179    18.594    
    ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.429    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                 10.507    

Slack (MET) :             10.626ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 3.867ns (60.912%)  route 2.482ns (39.088%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 2.780 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.482     4.391    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.987 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.987    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.802 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.802    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    16.106    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.756 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    18.164    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y77         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.772    
                         clock uncertainty           -0.179    18.593    
    ILOGIC_X1Y77         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.428    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 10.626    

Slack (MET) :             10.959ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 3.867ns (64.277%)  route 2.149ns (35.723%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 2.780 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.149     4.058    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.654 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.654    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.469 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    16.106    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.756 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    18.164    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y80         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.772    
                         clock uncertainty           -0.179    18.593    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.428    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                 10.959    

Slack (MET) :             11.109ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 3.867ns (65.931%)  route 1.998ns (34.069%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 2.780 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.998     3.908    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.504 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.504    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.319 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.319    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    16.106    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.756 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    18.164    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y79         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.772    
                         clock uncertainty           -0.179    18.593    
    ILOGIC_X1Y79         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.428    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 11.109    

Slack (MET) :             11.203ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 3.867ns (66.957%)  route 1.908ns (33.043%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 2.784 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.908     3.818    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.414 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.414    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.229 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.229    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    16.106    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.756 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    18.168    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y84         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.776    
                         clock uncertainty           -0.179    18.597    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.432    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                 11.203    

Slack (MET) :             11.428ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.867ns (69.694%)  route 1.682ns (30.306%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 2.782 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.682     3.591    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.187 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.187    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.002 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.002    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    16.106    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.756 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    18.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y83         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.774    
                         clock uncertainty           -0.179    18.595    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.430    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 11.428    

Slack (MET) :             11.594ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 3.867ns (71.809%)  route 1.518ns (28.191%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 2.784 - 1.538 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.631     1.453    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.456     1.909 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.518     3.427    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.023 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.023    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.838 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    E3                                                0.000    16.923 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.923    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.334 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.496    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    12.172 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.812    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.903 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    15.447    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.530 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    16.106    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    17.756 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    18.168    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y85         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.776    
                         clock uncertainty           -0.179    18.597    
    ILOGIC_X1Y85         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    18.432    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 11.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.631ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.824ns  (logic 1.068ns (58.550%)  route 0.756ns (41.450%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.756    62.577    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.261 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.261    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.504 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.504    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.816    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.222 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.402    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y85         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.639    
                         clock uncertainty            0.179    16.818    
    ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.874    
                         arrival time                          63.504    
  -------------------------------------------------------------------
                         slack                                 46.631    

Slack (MET) :             46.711ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.904ns  (logic 1.068ns (56.107%)  route 0.836ns (43.893%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.836    62.657    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.341 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.341    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.584 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.584    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.816    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.222 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    16.401    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y83         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.638    
                         clock uncertainty            0.179    16.817    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.873    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.873    
                         arrival time                          63.584    
  -------------------------------------------------------------------
                         slack                                 46.711    

Slack (MET) :             46.763ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.956ns  (logic 1.068ns (54.592%)  route 0.888ns (45.408%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.888    62.710    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.394 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.394    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.637 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.637    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.816    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.222 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.402    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y84         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.639    
                         clock uncertainty            0.179    16.818    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.874    
                         arrival time                          63.637    
  -------------------------------------------------------------------
                         slack                                 46.763    

Slack (MET) :             46.862ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.052ns  (logic 1.068ns (52.042%)  route 0.984ns (47.958%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.984    62.805    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.489 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.489    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.732 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.732    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.816    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.222 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    16.399    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y79         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.636    
                         clock uncertainty            0.179    16.815    
    ILOGIC_X1Y79         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.871    
                         arrival time                          63.732    
  -------------------------------------------------------------------
                         slack                                 46.862    

Slack (MET) :             46.927ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.117ns  (logic 1.068ns (50.446%)  route 1.049ns (49.554%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.049    62.870    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.554 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.554    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.797 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.797    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.816    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.222 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    16.399    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y80         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.636    
                         clock uncertainty            0.179    16.815    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.871    
                         arrival time                          63.797    
  -------------------------------------------------------------------
                         slack                                 46.927    

Slack (MET) :             47.040ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.232ns  (logic 1.068ns (47.860%)  route 1.164ns (52.140%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.164    62.985    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.669 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.669    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.912 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.912    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.816    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.222 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    16.400    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y77         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.637    
                         clock uncertainty            0.179    16.816    
    ILOGIC_X1Y77         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.872    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.872    
                         arrival time                          63.912    
  -------------------------------------------------------------------
                         slack                                 47.040    

Slack (MET) :             47.110ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.302ns  (logic 1.068ns (46.401%)  route 1.234ns (53.599%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.234    63.055    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.739 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.739    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.982 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.982    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.816    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.222 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    16.400    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y76         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.637    
                         clock uncertainty            0.179    16.816    
    ILOGIC_X1Y76         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.872    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.872    
                         arrival time                          63.982    
  -------------------------------------------------------------------
                         slack                                 47.110    

Slack (MET) :             47.175ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.366ns  (logic 1.068ns (45.146%)  route 1.298ns (54.854%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.125ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  sys_clock (IN)
                         net (fo=0)                   0.000    61.538    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    61.788 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    62.228    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    59.850 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    60.349    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    60.375 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    60.940    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.990 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.384    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.404 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.673    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.590 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    61.089    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.115 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.566    61.680    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X68Y96         FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141    61.821 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.298    63.119    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.803 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.803    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.046 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.046    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.385    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.822 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.302    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    13.139 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.683    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.712 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    14.546    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.599 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.816    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    16.222 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    16.399    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y75         ISERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.636    
                         clock uncertainty            0.179    16.815    
    ILOGIC_X1Y75         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.871    
                         arrival time                          64.046    
  -------------------------------------------------------------------
                         slack                                 47.175    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.346ns fall@4.423ns period=49.231ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.731ns  (mem_refclk rise@6.154ns - sync_pulse fall@4.423ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.350 - 6.154 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 3.637 - 4.423 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      4.423     4.423 f  
    E3                                                0.000     4.423 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.423    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     5.905 f  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.138    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     0.068 f  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     1.787    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.883 f  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     3.549    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.637 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     4.258    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     5.350    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.607     5.957    
                         clock uncertainty           -0.207     5.750    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     5.568    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.568    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  1.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.346ns fall@4.423ns period=49.231ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.346ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.346ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.165ns
    Source Clock Delay      (SCD):    -1.393ns = ( -0.047 - 1.346 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.346     1.346 r  
    E3                                                0.000     1.346 r  sys_clock (IN)
                         net (fo=0)                   0.000     1.346    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     2.757 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     3.919    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -3.405 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -1.765    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.674 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    -0.130    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    -0.047 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     0.542    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.165    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.607    -0.772    
                         clock uncertainty            0.207    -0.565    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174    -0.391    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.933    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@3.077ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 7.907 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     5.723 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.723    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.907    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.704     8.610    
                         clock uncertainty           -0.057     8.553    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     7.902    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@3.077ns)
  Data Path Delay:        0.960ns  (logic 0.270ns (28.126%)  route 0.690ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 8.315 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.655 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.690     6.345    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408     8.315    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.704     9.018    
                         clock uncertainty           -0.057     8.961    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     8.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@3.077ns)
  Data Path Delay:        0.960ns  (logic 0.270ns (28.126%)  route 0.690ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 8.315 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.655 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.690     6.345    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408     8.315    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.704     9.018    
                         clock uncertainty           -0.057     8.961    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     8.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@3.077ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 8.315 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.655 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.131    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408     8.315    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.704     9.018    
                         clock uncertainty           -0.057     8.961    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     8.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@3.077ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 8.315 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.655 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.131    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408     8.315    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.704     9.018    
                         clock uncertainty           -0.057     8.961    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     8.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.517ns (16.785%)  route 2.563ns (83.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 8.319 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.563     5.388    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412     8.319    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.704     9.022    
                         clock uncertainty           -0.057     8.965    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.116    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.517ns (17.590%)  route 2.422ns (82.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 8.319 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.422     5.248    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412     8.319    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.704     9.022    
                         clock uncertainty           -0.057     8.965    
    OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.116    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.517ns (18.541%)  route 2.271ns (81.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 8.319 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.271     5.097    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412     8.319    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.704     9.022    
                         clock uncertainty           -0.057     8.965    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.116    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.517ns (19.600%)  route 2.121ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 8.317 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.121     4.946    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410     8.317    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.704     9.020    
                         clock uncertainty           -0.057     8.963    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.114    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@6.154ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.517ns (20.788%)  route 1.970ns (79.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 8.317 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.970     4.795    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410     8.317    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.704     9.020    
                         clock uncertainty           -0.057     8.963    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.114    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  3.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.956 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.956    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.705    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.167     1.872    
    OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.861    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.272ns (29.251%)  route 0.658ns (70.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.658     2.714    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y62         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.885    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.052    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.611    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.272ns (29.239%)  route 0.658ns (70.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.658     2.714    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y60         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.884    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y60         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.051    
    OLOGIC_X1Y60         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.610    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.921 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.883    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.050    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.962    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.921 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.883    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.050    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.962    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.272ns (27.859%)  route 0.704ns (72.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.704     2.760    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y61         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.885    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y61         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.052    
    OLOGIC_X1Y61         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.611    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.272ns (27.362%)  route 0.722ns (72.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.722     2.778    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.883    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.050    
    OLOGIC_X1Y59         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.609    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.137ns (36.056%)  route 0.243ns (63.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.921 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.243     2.164    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.883    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.050    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.962    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.137ns (36.056%)  route 0.243ns (63.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.921 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.243     2.164    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.883    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.050    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.962    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.272ns (25.559%)  route 0.792ns (74.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.792     2.848    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.883    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.050    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.609    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        2.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@9.231ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 14.050 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.231    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    10.713 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.946    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     4.875 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     6.595    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.691 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     8.357    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.445 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     9.048    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    11.528 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    11.866 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.866    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    14.050    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.703    14.753    
                         clock uncertainty           -0.057    14.696    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    14.045    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.851ns  (logic 0.517ns (18.131%)  route 2.334ns (81.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 14.450 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.334    11.303    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y63         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.153    
                         clock uncertainty           -0.057    15.096    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.247    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.711ns  (logic 0.517ns (19.074%)  route 2.194ns (80.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 14.450 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.194    11.162    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y64         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.153    
                         clock uncertainty           -0.057    15.096    
    OLOGIC_X1Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.247    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.560ns  (logic 0.517ns (20.197%)  route 2.043ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 14.450 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.043    11.011    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.153    
                         clock uncertainty           -0.057    15.096    
    OLOGIC_X1Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.247    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.409ns  (logic 0.517ns (21.461%)  route 1.892ns (78.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 14.450 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.892    10.860    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.153    
                         clock uncertainty           -0.057    15.096    
    OLOGIC_X1Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.247    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.401ns  (logic 0.517ns (21.536%)  route 1.884ns (78.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.142ns = ( 14.449 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.884    10.852    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.449    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.152    
                         clock uncertainty           -0.057    15.095    
    OLOGIC_X1Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.246    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.262ns  (logic 0.517ns (22.854%)  route 1.745ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.142ns = ( 14.449 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.745    10.713    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.449    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.152    
                         clock uncertainty           -0.057    15.095    
    OLOGIC_X1Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.246    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.258ns  (logic 0.517ns (22.893%)  route 1.741ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 14.448 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.741    10.709    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    14.448    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.151    
                         clock uncertainty           -0.057    15.094    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.245    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.114ns  (logic 0.517ns (24.457%)  route 1.597ns (75.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.142ns = ( 14.449 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.597    10.565    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y72         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.449    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y72         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.152    
                         clock uncertainty           -0.057    15.095    
    OLOGIC_X1Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.246    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.108ns  (logic 0.517ns (24.531%)  route 1.591ns (75.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 14.448 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.591    10.559    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    14.448    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.151    
                         clock uncertainty           -0.057    15.094    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.245    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  3.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.949    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.696    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.169     1.865    
    OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.854    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.272ns (28.943%)  route 0.668ns (71.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.668     2.717    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.870    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.039    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.272ns (28.759%)  route 0.674ns (71.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.674     2.723    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.870    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.039    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.272ns (28.612%)  route 0.679ns (71.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.679     2.727    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y71         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.870    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.039    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.272ns (27.104%)  route 0.732ns (72.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.732     2.780    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.870    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.039    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.272ns (26.826%)  route 0.742ns (73.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.742     2.791    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y72         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y72         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.040    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.599    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.272ns (25.485%)  route 0.795ns (74.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.795     2.844    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.870    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.039    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.272ns (25.250%)  route 0.805ns (74.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.805     2.854    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.872    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.041    
    OLOGIC_X1Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.600    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.057%)  route 0.859ns (75.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.859     2.907    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.872    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.041    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.600    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.049%)  route 0.859ns (75.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.859     2.908    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.871    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.040    
    OLOGIC_X1Y66         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.599    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        2.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 7.907 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     5.723 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.723    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.907    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.704     8.610    
                         clock uncertainty           -0.057     8.553    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     7.902    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.655 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.131    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.704     9.013    
                         clock uncertainty           -0.057     8.956    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     8.571    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.655 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.131    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.704     9.013    
                         clock uncertainty           -0.057     8.956    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     8.571    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.655 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.131    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.704     9.013    
                         clock uncertainty           -0.057     8.956    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     8.571    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    E3                                                0.000     3.077 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.077    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.559 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.792    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.279 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.441    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.537 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     2.203    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.291 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.905    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     5.385 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.655 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.131    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.704     9.013    
                         clock uncertainty           -0.057     8.956    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     8.571    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.517ns (16.836%)  route 2.554ns (83.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 8.313 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.554     5.379    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y86         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.313    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.704     9.016    
                         clock uncertainty           -0.057     8.959    
    OLOGIC_X1Y86         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.110    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.517ns (17.631%)  route 2.415ns (82.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 8.313 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.415     5.241    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y85         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.313    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y85         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.704     9.016    
                         clock uncertainty           -0.057     8.959    
    OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.110    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.517ns (18.570%)  route 2.267ns (81.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 8.313 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.267     5.092    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y84         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.313    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.704     9.016    
                         clock uncertainty           -0.057     8.959    
    OLOGIC_X1Y84         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.110    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.517ns (19.615%)  route 2.119ns (80.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.119     4.944    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.704     9.013    
                         clock uncertainty           -0.057     8.956    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.107    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.517ns (22.032%)  route 1.830ns (77.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 8.310 - 6.154 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 5.385 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     2.308 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.825 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.830     4.655    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.565 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.727    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.403 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.042    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.133 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544     4.678    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.761 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.343    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.759 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.907 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.310    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.704     9.013    
                         clock uncertainty           -0.057     8.956    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     8.107    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                  3.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.272ns (29.880%)  route 0.638ns (70.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.638     2.694    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.049    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.956 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.956    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.705    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.167     1.872    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.861    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.921 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.881    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.048    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.960    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.921 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.881    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.048    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.960    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.921 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.881    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.048    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.960    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.921 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.881    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.048    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.960    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.272ns (28.069%)  route 0.697ns (71.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.697     2.753    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y79         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.881    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.048    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.607    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.272ns (27.943%)  route 0.701ns (72.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.701     2.757    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y76         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.049    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.272ns (27.800%)  route 0.706ns (72.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.706     2.762    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y75         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.882    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.049    
    OLOGIC_X1Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.272ns (26.348%)  route 0.760ns (73.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.784 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.056 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.760     2.816    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y80         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.617 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.705 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.881    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.048    
    OLOGIC_X1Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.607    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        2.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@9.231ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 14.050 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.231    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    10.713 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.946    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     4.875 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     6.595    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.691 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     8.357    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.445 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     9.048    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    11.528 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    11.866 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.866    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    14.050    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.703    14.753    
                         clock uncertainty           -0.057    14.696    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    14.045    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@6.154ns)
  Data Path Delay:        3.495ns  (logic 0.517ns (14.793%)  route 2.978ns (85.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 14.473 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.978    11.946    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    14.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.176    
                         clock uncertainty           -0.057    15.119    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.270    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@6.154ns)
  Data Path Delay:        3.356ns  (logic 0.517ns (15.404%)  route 2.839ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 14.472 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.839    11.808    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    14.472    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.175    
                         clock uncertainty           -0.057    15.118    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.269    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@6.154ns)
  Data Path Delay:        3.208ns  (logic 0.517ns (16.116%)  route 2.691ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 14.472 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.691    11.659    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    14.472    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.175    
                         clock uncertainty           -0.057    15.118    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.269    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@6.154ns)
  Data Path Delay:        2.919ns  (logic 0.517ns (17.712%)  route 2.402ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.469 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.402    11.370    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    14.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.172    
                         clock uncertainty           -0.057    15.115    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@6.154ns)
  Data Path Delay:        2.771ns  (logic 0.517ns (18.660%)  route 2.254ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.469 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.254    11.222    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    14.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.172    
                         clock uncertainty           -0.057    15.115    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@6.154ns)
  Data Path Delay:        2.622ns  (logic 0.517ns (19.715%)  route 2.105ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.469 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.105    11.074    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    14.469    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.172    
                         clock uncertainty           -0.057    15.115    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.266    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@6.154ns)
  Data Path Delay:        2.474ns  (logic 0.517ns (20.897%)  route 1.957ns (79.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 14.471 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.957    10.925    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    14.471    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.174    
                         clock uncertainty           -0.057    15.117    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.268    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@6.154ns)
  Data Path Delay:        2.326ns  (logic 0.517ns (22.229%)  route 1.809ns (77.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 14.471 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.809    10.777    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    14.471    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.174    
                         clock uncertainty           -0.057    15.117    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.268    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@12.308ns - oserdes_clk_3 rise@6.154ns)
  Data Path Delay:        2.177ns  (logic 0.517ns (23.743%)  route 1.660ns (76.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 14.473 - 12.308 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 11.528 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      6.154     6.154 r  
    E3                                                0.000     6.154 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.154    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.636 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.869    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.798 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.518    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.614 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666     5.280    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.368 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.971    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     8.451 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.968 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.660    10.629    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.487    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    13.902 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    14.050 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    14.473    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    15.176    
                         clock uncertainty           -0.057    15.119    
    OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.270    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  3.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.949    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.696    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.169     1.865    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.854    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.272ns (26.952%)  route 0.737ns (73.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.737     2.786    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.879    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.048    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.607    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.272ns (25.362%)  route 0.800ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.800     2.849    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.879    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.048    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.607    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.272ns (23.949%)  route 0.864ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.864     2.913    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.878    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.047    
    OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.606    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.272ns (22.685%)  route 0.927ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.927     2.976    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.878    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.047    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.606    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.272ns (21.547%)  route 0.990ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.990     3.039    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.878    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.047    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.606    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.272ns (20.519%)  route 1.054ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.054     3.102    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.878    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.047    
    OLOGIC_X1Y94         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.606    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.272ns (19.584%)  route 1.117ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.117     3.166    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.878    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.047    
    OLOGIC_X1Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.606    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.272ns (18.036%)  route 1.236ns (81.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.236     3.285    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.880    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.049    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.272ns (17.310%)  route 1.299ns (82.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     1.777 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.049 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.299     3.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     1.608 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.696 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.880    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.049    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.608    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Demo_HW_clk_wiz_1_0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        8.391ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.504ns  (logic 0.518ns (34.449%)  route 0.986ns (65.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113                                     0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X46Y113        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.986     1.504    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X36Y113        FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y113        FDRE (Setup_fdre_C_D)       -0.105     9.895    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.421ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.304ns  (logic 0.478ns (36.660%)  route 0.826ns (63.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113                                     0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X46Y113        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.826     1.304    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X40Y112        FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)       -0.275     9.725    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  8.421    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.451%)  route 0.994ns (68.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.994     1.450    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X31Y92         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)       -0.105     9.895    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.356ns  (logic 0.518ns (38.191%)  route 0.838ns (61.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113                                     0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X46Y113        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.838     1.356    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X37Y114        FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y114        FDRE (Setup_fdre_C_D)       -0.103     9.897    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.040%)  route 0.845ns (64.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.845     1.301    Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X64Y73         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.105     9.895    Demo_HW_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.608ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.126ns  (logic 0.478ns (42.448%)  route 0.648ns (57.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113                                     0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X46Y113        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.648     1.126    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X36Y114        FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y114        FDRE (Setup_fdre_C_D)       -0.266     9.734    Demo_HW_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  8.608    

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.243ns  (logic 0.456ns (36.679%)  route 0.787ns (63.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.787     1.243    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X28Y97         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.103     9.897    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.423%)  route 0.644ns (60.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.644     1.063    Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X40Y78         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y78         FDRE (Setup_fdre_C_D)       -0.275     9.725    Demo_HW_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.231%)  route 0.622ns (59.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.622     1.041    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X32Y92         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)       -0.243     9.757    Demo_HW_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.618%)  route 0.588ns (58.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71                                      0.000     0.000 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X75Y72         FDRE                                         r  Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X75Y72         FDRE (Setup_fdre_C_D)       -0.275     9.725    Demo_HW_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  8.718    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Demo_HW_clk_wiz_1_0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.024ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.823ns  (logic 0.456ns (9.455%)  route 4.367ns (90.545%))
  Logic Levels:           0  
  Clock Path Skew:        2.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           4.367     3.888    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X31Y120        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.496    20.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y120        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.480    21.149    
                         clock uncertainty           -0.190    20.959    
    SLICE_X31Y120        FDRE (Setup_fdre_C_D)       -0.047    20.912    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         20.912    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                 17.024    

Slack (MET) :             17.504ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.169ns  (logic 0.419ns (10.050%)  route 3.750ns (89.950%))
  Logic Levels:           0  
  Clock Path Skew:        2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.750     3.234    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X29Y120        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.497    20.669    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y120        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.480    21.150    
                         clock uncertainty           -0.190    20.960    
    SLICE_X29Y120        FDRE (Setup_fdre_C_D)       -0.222    20.738    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                 17.504    

Slack (MET) :             17.510ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.520%)  route 3.879ns (89.480%))
  Logic Levels:           0  
  Clock Path Skew:        2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           3.879     3.400    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X29Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.494    20.666    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.480    21.147    
                         clock uncertainty           -0.190    20.957    
    SLICE_X29Y122        FDRE (Setup_fdre_C_D)       -0.047    20.910    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         20.910    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                 17.510    

Slack (MET) :             17.516ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.363ns  (logic 0.456ns (10.453%)  route 3.907ns (89.547%))
  Logic Levels:           0  
  Clock Path Skew:        2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.907     3.427    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X30Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.497    20.669    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.480    21.150    
                         clock uncertainty           -0.190    20.960    
    SLICE_X30Y118        FDRE (Setup_fdre_C_D)       -0.016    20.944    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         20.944    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                 17.516    

Slack (MET) :             17.530ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.347ns  (logic 0.456ns (10.490%)  route 3.891ns (89.510%))
  Logic Levels:           0  
  Clock Path Skew:        2.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           3.891     3.412    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X30Y121        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.495    20.667    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y121        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.480    21.148    
                         clock uncertainty           -0.190    20.958    
    SLICE_X30Y121        FDRE (Setup_fdre_C_D)       -0.016    20.942    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         20.942    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                 17.530    

Slack (MET) :             17.552ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.115ns  (logic 0.419ns (10.181%)  route 3.696ns (89.819%))
  Logic Levels:           0  
  Clock Path Skew:        2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           3.696     3.180    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X32Y123        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.492    20.664    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y123        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.480    21.145    
                         clock uncertainty           -0.190    20.955    
    SLICE_X32Y123        FDRE (Setup_fdre_C_D)       -0.222    20.733    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         20.733    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                 17.552    

Slack (MET) :             17.619ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.228ns  (logic 0.456ns (10.784%)  route 3.772ns (89.216%))
  Logic Levels:           0  
  Clock Path Skew:        2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           3.772     3.293    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X31Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.497    20.669    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.480    21.150    
                         clock uncertainty           -0.190    20.960    
    SLICE_X31Y118        FDRE (Setup_fdre_C_D)       -0.047    20.913    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         20.913    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                 17.619    

Slack (MET) :             17.638ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.210ns  (logic 0.456ns (10.830%)  route 3.754ns (89.170%))
  Logic Levels:           0  
  Clock Path Skew:        2.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.754     3.275    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X28Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.498    20.670    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X28Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.480    21.151    
                         clock uncertainty           -0.190    20.961    
    SLICE_X28Y118        FDRE (Setup_fdre_C_D)       -0.047    20.914    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         20.914    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                 17.638    

Slack (MET) :             17.670ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.001ns  (logic 0.419ns (10.471%)  route 3.582ns (89.529%))
  Logic Levels:           0  
  Clock Path Skew:        2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           3.582     3.066    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X28Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.494    20.666    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X28Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.480    21.147    
                         clock uncertainty           -0.190    20.957    
    SLICE_X28Y122        FDRE (Setup_fdre_C_D)       -0.220    20.737    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         20.737    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                 17.670    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.159ns  (logic 0.456ns (10.963%)  route 3.703ns (89.037%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.665ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.605    -0.935    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.703     3.224    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X31Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    18.524    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.607 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    19.812    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    19.893 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    20.692    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    17.442 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    19.081    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.172 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.493    20.665    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.480    21.146    
                         clock uncertainty           -0.190    20.956    
    SLICE_X31Y122        FDRE (Setup_fdre_C_D)       -0.047    20.909    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.909    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                 17.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.141ns (8.413%)  route 1.535ns (91.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.183ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.535     1.064    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X29Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.822     0.183    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.509     0.692    
                         clock uncertainty            0.190     0.881    
    SLICE_X29Y124        FDRE (Hold_fdre_C_D)         0.075     0.956    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.128ns (7.947%)  route 1.483ns (92.053%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.483     0.998    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X30Y123        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.822     0.184    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y123        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.509     0.693    
                         clock uncertainty            0.190     0.882    
    SLICE_X30Y123        FDRE (Hold_fdre_C_D)         0.007     0.889    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.141ns (8.331%)  route 1.551ns (91.669%))
  Logic Levels:           0  
  Clock Path Skew:        1.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.190ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.551     1.080    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X28Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.828     0.190    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X28Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.509     0.699    
                         clock uncertainty            0.190     0.888    
    SLICE_X28Y118        FDRE (Hold_fdre_C_D)         0.075     0.963    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.141ns (8.268%)  route 1.564ns (91.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.190ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.564     1.093    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X31Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.828     0.190    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.509     0.699    
                         clock uncertainty            0.190     0.888    
    SLICE_X31Y118        FDRE (Hold_fdre_C_D)         0.075     0.963    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.141ns (8.354%)  route 1.547ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.187ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.547     1.076    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X30Y121        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.826     0.187    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y121        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.509     0.696    
                         clock uncertainty            0.190     0.885    
    SLICE_X30Y121        FDRE (Hold_fdre_C_D)         0.060     0.945    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.141ns (8.291%)  route 1.560ns (91.709%))
  Logic Levels:           0  
  Clock Path Skew:        1.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.190ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.560     1.088    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X30Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.828     0.190    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y118        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.509     0.699    
                         clock uncertainty            0.190     0.888    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.060     0.948    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.128ns (7.704%)  route 1.533ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.533     1.049    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X28Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.824     0.186    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X28Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.509     0.695    
                         clock uncertainty            0.190     0.884    
    SLICE_X28Y122        FDRE (Hold_fdre_C_D)         0.022     0.906    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.128ns (7.695%)  route 1.535ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.535     1.051    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X32Y123        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.822     0.184    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y123        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.509     0.693    
                         clock uncertainty            0.190     0.882    
    SLICE_X32Y123        FDRE (Hold_fdre_C_D)         0.021     0.903    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.141ns (8.176%)  route 1.583ns (91.824%))
  Logic Levels:           0  
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y124        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.583     1.112    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X31Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.824     0.186    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y122        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.509     0.695    
                         clock uncertainty            0.190     0.884    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.075     0.959    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_Demo_HW_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.128ns (7.628%)  route 1.550ns (92.372%))
  Logic Levels:           0  
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.188ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.552    -0.612    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.550     1.066    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X29Y120        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.826     0.188    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y120        FDRE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.509     0.697    
                         clock uncertainty            0.190     0.886    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.021     0.907    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
  To Clock:  clk_out3_Demo_HW_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       12.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.028ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.058%)  route 0.602ns (58.942%))
  Logic Levels:           0  
  Clock Path Skew:        -6.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.814     5.170    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.419     5.589 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/Q
                         net (fo=1, routed)           0.602     6.190    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_txd[3]
    SLICE_X22Y44         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.689    18.668    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X22Y44         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000    18.668    
                         clock uncertainty           -0.182    18.486    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)       -0.268    18.218    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.218    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                 12.028    

Slack (MET) :             12.152ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.372%)  route 0.646ns (58.628%))
  Logic Levels:           0  
  Clock Path Skew:        -6.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.814     5.170    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/Q
                         net (fo=1, routed)           0.646     6.272    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_txd[2]
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.688    18.667    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000    18.667    
                         clock uncertainty           -0.182    18.485    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)       -0.061    18.424    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.424    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                 12.152    

Slack (MET) :             12.164ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.606%)  route 0.614ns (57.394%))
  Logic Levels:           0  
  Clock Path Skew:        -6.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.814     5.170    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/Q
                         net (fo=1, routed)           0.614     6.240    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_tx_en
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.688    18.667    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000    18.667    
                         clock uncertainty           -0.182    18.485    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)       -0.081    18.404    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 12.164    

Slack (MET) :             12.325ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.178%)  route 0.471ns (50.822%))
  Logic Levels:           0  
  Clock Path Skew:        -6.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.814     5.170    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/Q
                         net (fo=1, routed)           0.471     6.097    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_txd[1]
    SLICE_X23Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.687    18.666    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000    18.666    
                         clock uncertainty           -0.182    18.484    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)       -0.062    18.422    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.422    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 12.325    

Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@20.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.178%)  route 0.471ns (50.822%))
  Logic Levels:           0  
  Clock Path Skew:        -6.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           3.085     3.085    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.271     3.356 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.814     5.170    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/Q
                         net (fo=1, routed)           0.471     6.097    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_txd[0]
    SLICE_X23Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          1.687    18.666    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000    18.666    
                         clock uncertainty           -0.182    18.484    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)       -0.047    18.437    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 12.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        -2.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.636     1.988    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/Q
                         net (fo=1, routed)           0.160     2.289    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_txd[0]
    SLICE_X23Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.915    -0.758    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.182    -0.576    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.075    -0.501    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.794ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        -2.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.636     1.988    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/Q
                         net (fo=1, routed)           0.160     2.289    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_txd[1]
    SLICE_X23Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.915    -0.758    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y40         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.182    -0.576    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.071    -0.505    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.855ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.038%)  route 0.220ns (60.962%))
  Logic Levels:           0  
  Clock Path Skew:        -2.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.636     1.988    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/Q
                         net (fo=1, routed)           0.220     2.349    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_txd[2]
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.915    -0.758    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.182    -0.576    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.070    -0.506    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.860ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.920%)  route 0.221ns (61.080%))
  Logic Levels:           0  
  Clock Path Skew:        -2.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.636     1.988    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/Q
                         net (fo=1, routed)           0.221     2.350    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_tx_en
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.915    -0.758    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X23Y42         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.182    -0.576    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.066    -0.510    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.942ns  (arrival time - required time)
  Source:                 Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Demo_HW_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_Demo_HW_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Demo_HW_clk_wiz_1_0 rise@0.000ns - Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.361%)  route 0.245ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        -2.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X20Y44         FDRE                         0.000     0.000 r  Demo_HW_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.272     1.272    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.352 r  Demo_HW_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.636     1.988    Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X27Y40         FDRE                                         r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.128     2.116 r  Demo_HW_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/Q
                         net (fo=1, routed)           0.245     2.360    Demo_HW_i/mii_to_rmii_0/U0/mac2rmii_txd[3]
    SLICE_X22Y44         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Demo_HW_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out3_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=84, routed)          0.916    -0.757    Demo_HW_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X22Y44         FDRE                                         r  Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.182    -0.575    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)        -0.007    -0.582    Demo_HW_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  2.942    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        9.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.859ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.926ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.518ns (26.206%)  route 1.459ns (73.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.763ns = ( 13.071 - 12.308 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.666    -0.874    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.616     1.438    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X60Y105        FDPE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDPE (Prop_fdpe_C_Q)         0.518     1.956 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/Q
                         net (fo=24, routed)          1.459     3.415    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_0
    SLICE_X81Y102        FDCE                                         f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    E3                                                0.000    12.308 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.308    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.719 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.881    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.557 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.196    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.287 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.544    10.832    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.915 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    12.120    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    12.201 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    13.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.750 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.389    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.480 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        1.591    13.071    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X81Y102        FDCE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.728    13.799    
                         clock uncertainty           -0.053    13.745    
    SLICE_X81Y102        FDCE (Recov_fdce_C_CLR)     -0.405    13.340    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         13.340    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  9.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.164ns (19.485%)  route 0.678ns (80.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.138ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.566    -0.598    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.562     0.138    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X60Y105        FDPE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDPE (Prop_fdpe_C_Q)         0.164     0.302 f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/Q
                         net (fo=24, routed)          0.678     0.980    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_0
    SLICE_X81Y102        FDCE                                         f  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Demo_HW_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Demo_HW_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Demo_HW_i/clk_wiz_1/inst/clk_in1_Demo_HW_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Demo_HW_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Demo_HW_i/clk_wiz_1/inst/clk_out2_Demo_HW_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Demo_HW_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.835    -0.838    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7161, routed)        0.870     0.232    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X81Y102        FDCE                                         r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.019     0.213    
    SLICE_X81Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.121    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.859    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.211ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.789ns  (logic 0.518ns (13.671%)  route 3.271ns (86.329%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110                                     0.000     0.000 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X62Y110        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          3.271     3.789    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  1.211    





