

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1801 clock pin(s) of sequential element(s)
0 instances converted, 1801 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance                    Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clkgen.G_pll_325.PLL.PLL_325.PLLInst_0     EPLLD1                 1801       f32c_soc_glue.R_simple_out[31]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

