// Seed: 1313431494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wand id_2;
  output wire id_1;
  wire id_5;
  assign id_2 = -1 * id_5;
  wire id_6;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4
);
  logic id_6;
  ;
endmodule
module module_3 (
    input uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input wire id_6,
    output tri id_7,
    input supply0 id_8,
    output wire id_9,
    output tri1 id_10,
    output tri0 id_11,
    output tri0 id_12,
    output uwire id_13
);
  wire id_15;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4,
      id_4
  );
endmodule
