

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s'
================================================================
* Date:           Wed Jul 27 22:58:29 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.800 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      396|    21888| 2.693 us | 0.149 ms |  396|  21888|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_574                  |product_dense_ap_fixed_ap_fixed_ap_fixed_s             |        4|        4| 27.200 ns | 27.200 ns |    1|    1| function |
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config31_s_fu_580  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config31_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |      395|    21887| 11 ~ 608 |          -|          -|    36|    no    |
        | + ReuseLoop  |      589|      589|        15|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   7376|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    4979|   3818|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    601|    -|
|Register         |        0|      -|    6137|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|   11116|  11891|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |      10|     22|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |                                Instance                               |                         Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config31_s_fu_580  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config31_s  |        0|      0|  1025|   512|    0|
    |myproject_axi_lshr_2304ns_12ns_2304_6_1_U118                           |myproject_axi_lshr_2304ns_12ns_2304_6_1                |        0|      0|  3692|  3216|    0|
    |myproject_axi_mux_83_32_1_1_U119                                       |myproject_axi_mux_83_32_1_1                            |        0|      0|     0|    89|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_574                  |product_dense_ap_fixed_ap_fixed_ap_fixed_s             |        0|      2|   262|     1|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                  |                                                       |        0|      2|  4979|  3818|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w31_V_U  |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s_w3bWr  |        1|  0|   0|    0|   576|   15|     1|         8640|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                              |        1|  0|   0|    0|   576|   15|     1|         8640|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+------+------------+------------+
    |acc_0_V_fu_912_p2          |     +    |      0|  0|    39|          32|          32|
    |add_ln245_fu_971_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln247_fu_982_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln250_fu_931_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln252_fu_942_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln521_fu_871_p2        |     +    |      0|  0|    27|          11|          20|
    |add_ln544_fu_801_p2        |     +    |      0|  0|    14|          10|           1|
    |i_fu_720_p2                |     +    |      0|  0|    15|           6|           1|
    |ir_fu_795_p2               |     +    |      0|  0|    14|           1|          10|
    |sub_ln532_16_fu_756_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_17_fu_762_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_18_fu_784_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_fu_750_p2        |     -    |      0|  0|    12|          12|          12|
    |and_ln215_11_fu_708_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_12_fu_714_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_fu_702_p2        |    and   |      0|  0|     2|           1|           1|
    |and_ln532_fu_862_p2        |    and   |      0|  0|  2304|        2304|        2304|
    |ap_block_state33           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_368           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_377           |    and   |      0|  0|     2|           1|           1|
    |icmp_ln206_fu_1011_p2      |   icmp   |      0|  0|    11|           6|           6|
    |icmp_ln215_16_fu_656_p2    |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln215_17_fu_676_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_18_fu_696_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_fu_646_p2       |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln237_fu_926_p2       |   icmp   |      0|  0|    18|          32|           3|
    |icmp_ln241_fu_966_p2       |   icmp   |      0|  0|    18|          32|           3|
    |icmp_ln514_fu_821_p2       |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln532_fu_744_p2       |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln544_fu_807_p2       |   icmp   |      0|  0|    13|          10|           7|
    |lshr_ln532_6_fu_856_p2     |   lshr   |      0|  0|  2171|           2|        2304|
    |ap_block_state1            |    or    |      0|  0|     2|           1|           1|
    |empty_219_fu_738_p2        |    or    |      0|  0|    12|          12|           5|
    |grp_fu_847_p0              |  select  |      0|  0|  2304|           1|        2304|
    |select_ln247_fu_987_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln252_fu_947_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln532_12_fu_776_p3  |  select  |      0|  0|    12|           1|          12|
    |select_ln532_fu_768_p3     |  select  |      0|  0|    12|           1|          12|
    |select_ln544_fu_813_p3     |  select  |      0|  0|    10|           1|          10|
    |ap_enable_pp0              |    xor   |      0|  0|     2|           1|           2|
    +---------------------------+----------+-------+---+------+------------+------------+
    |Total                      |          |      0|  0|  7376|        2796|        7127|
    +---------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  101|         21|    1|         21|
    |ap_done                                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14                |    9|          2|    1|          2|
    |ap_phi_mux_in_index_phi_fu_209_p4       |    9|          2|   10|         20|
    |ap_phi_mux_ir1_0_i_i_i21_phi_fu_198_p4  |    9|          2|   10|         20|
    |ap_phi_mux_storemerge_i_phi_fu_567_p4   |    9|          2|   32|         64|
    |ap_phi_mux_tmp_V_197_phi_fu_537_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_198_phi_fu_506_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_199_phi_fu_475_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_200_phi_fu_444_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_201_phi_fu_413_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_202_phi_fu_382_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_203_phi_fu_351_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_204_phi_fu_320_p16     |   15|          3|   32|         96|
    |data_V_V_blk_n                          |    9|          2|    1|          2|
    |i_0_i22_reg_182                         |    9|          2|    6|         12|
    |in_index_reg_205                        |    9|          2|   10|         20|
    |ir1_0_i_i_i21_reg_194                   |    9|          2|   10|         20|
    |pX_1                                    |    9|          2|   32|         64|
    |pY_1                                    |    9|          2|   32|         64|
    |phi_mul_reg_304                         |    9|          2|   20|         40|
    |real_start                              |    9|          2|    1|          2|
    |res_V_V_blk_n                           |    9|          2|    1|          2|
    |res_V_V_din                             |   44|          9|   32|        288|
    |sX_1                                    |    9|          2|   32|         64|
    |storemerge_i_reg_563                    |    9|          2|   32|         64|
    |tmp_V_197_reg_532                       |   15|          3|   32|         96|
    |tmp_V_19820_reg_216                     |    9|          2|   32|         64|
    |tmp_V_198_reg_501                       |   15|          3|   32|         96|
    |tmp_V_19918_reg_227                     |    9|          2|   32|         64|
    |tmp_V_199_reg_470                       |   15|          3|   32|         96|
    |tmp_V_20016_reg_238                     |    9|          2|   32|         64|
    |tmp_V_200_reg_439                       |   15|          3|   32|         96|
    |tmp_V_20114_reg_249                     |    9|          2|   32|         64|
    |tmp_V_201_reg_408                       |   15|          3|   32|         96|
    |tmp_V_20212_reg_260                     |    9|          2|   32|         64|
    |tmp_V_202_reg_377                       |   15|          3|   32|         96|
    |tmp_V_20310_reg_271                     |    9|          2|   32|         64|
    |tmp_V_203_reg_346                       |   15|          3|   32|         96|
    |tmp_V_2048_reg_282                      |    9|          2|   32|         64|
    |tmp_V_204_reg_315                       |   15|          3|   32|         96|
    |tmp_V_2056_reg_293                      |    9|          2|   32|         64|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  601|        126| 1032|       2819|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+------+----+------+-----------+
    |           Name           |  FF  | LUT| Bits | Const Bits|
    +--------------------------+------+----+------+-----------+
    |and_ln215_12_reg_1089     |     1|   0|     1|          0|
    |ap_CS_fsm                 |    20|   0|    20|          0|
    |ap_done_reg               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9   |     1|   0|     1|          0|
    |i_0_i22_reg_182           |     6|   0|     6|          0|
    |i_reg_1093                |     6|   0|     6|          0|
    |icmp_ln215_16_reg_1072    |     1|   0|     1|          0|
    |icmp_ln215_reg_1062       |     1|   0|     1|          0|
    |icmp_ln237_reg_1170       |     1|   0|     1|          0|
    |icmp_ln241_reg_1179       |     1|   0|     1|          0|
    |icmp_ln514_reg_1128       |     1|   0|     1|          0|
    |icmp_ln532_reg_1098       |     1|   0|     1|          0|
    |in_index_reg_205          |    10|   0|    10|          0|
    |ir1_0_i_i_i21_reg_194     |    10|   0|    10|          0|
    |ir_reg_1118               |    10|   0|    10|          0|
    |layer_in_V_11             |  2304|   0|  2304|          0|
    |lshr_ln532_reg_1147       |  2304|   0|  2304|          0|
    |pX_1                      |    32|   0|    32|          0|
    |pX_1_load_reg_1083        |    32|   0|    32|          0|
    |pY_1                      |    32|   0|    32|          0|
    |pY_1_load_reg_1077        |    32|   0|    32|          0|
    |p_0_reg_1157              |    31|   0|    31|          0|
    |phi_mul_reg_304           |    20|   0|    20|          0|
    |sX_1                      |    32|   0|    32|          0|
    |sX_1_load_reg_1057        |    32|   0|    32|          0|
    |sY_1                      |    32|   0|    32|          0|
    |sY_1_load_reg_1067        |    32|   0|    32|          0|
    |select_ln247_reg_1183     |    32|   0|    32|          0|
    |select_ln252_reg_1174     |    32|   0|    32|          0|
    |select_ln532_12_reg_1103  |    12|   0|    12|          0|
    |select_ln544_reg_1123     |    10|   0|    10|          0|
    |start_once_reg            |     1|   0|     1|          0|
    |storemerge_i_reg_563      |    32|   0|    32|          0|
    |sub_ln532_18_reg_1108     |    11|   0|    12|          1|
    |tmp_V_190_reg_1022        |    32|   0|    32|          0|
    |tmp_V_191_reg_1027        |    32|   0|    32|          0|
    |tmp_V_192_reg_1032        |    32|   0|    32|          0|
    |tmp_V_193_reg_1037        |    32|   0|    32|          0|
    |tmp_V_194_reg_1042        |    32|   0|    32|          0|
    |tmp_V_195_reg_1047        |    32|   0|    32|          0|
    |tmp_V_196_reg_1052        |    32|   0|    32|          0|
    |tmp_V_197_reg_532         |    32|   0|    32|          0|
    |tmp_V_19820_reg_216       |    32|   0|    32|          0|
    |tmp_V_198_reg_501         |    32|   0|    32|          0|
    |tmp_V_19918_reg_227       |    32|   0|    32|          0|
    |tmp_V_199_reg_470         |    32|   0|    32|          0|
    |tmp_V_20016_reg_238       |    32|   0|    32|          0|
    |tmp_V_200_reg_439         |    32|   0|    32|          0|
    |tmp_V_20114_reg_249       |    32|   0|    32|          0|
    |tmp_V_201_reg_408         |    32|   0|    32|          0|
    |tmp_V_20212_reg_260       |    32|   0|    32|          0|
    |tmp_V_202_reg_377         |    32|   0|    32|          0|
    |tmp_V_20310_reg_271       |    32|   0|    32|          0|
    |tmp_V_203_reg_346         |    32|   0|    32|          0|
    |tmp_V_2048_reg_282        |    32|   0|    32|          0|
    |tmp_V_204_reg_315         |    32|   0|    32|          0|
    |tmp_V_2056_reg_293        |    32|   0|    32|          0|
    |tmp_V_reg_1017            |    32|   0|    32|          0|
    |trunc_ln532_reg_1152      |    32|   0|    32|          0|
    |w31_V_load_reg_1142       |    15|   0|    15|          0|
    |icmp_ln514_reg_1128       |    64|  32|     1|          0|
    |sub_ln532_18_reg_1108     |    64|  32|    12|          1|
    |w31_V_load_reg_1142       |    64|  32|    15|          0|
    +--------------------------+------+----+------+-----------+
    |Total                     |  6137|  96|  5974|          2|
    +--------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config31> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+

