
*** Running vivado
    with args -log sistema_complessivo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_complessivo.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source sistema_complessivo.tcl -notrace
Command: synth_design -top sistema_complessivo -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2591.758 ; gain = 220.688 ; free physical = 7188 ; free virtual = 26663
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_complessivo' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/sistema_complessivo.vhd:46]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/new/debouncer.vhd:34' bound to instance 'deb_reset' of component 'debouncer' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/sistema_complessivo.vhd:82]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/new/debouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter button_noise_time bound to: 6500000 - type: integer 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/new/debouncer.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/new/debouncer.vhd:46]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/new/debouncer.vhd:34' bound to instance 'deb_start' of component 'debouncer' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/sistema_complessivo.vhd:83]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'divisore' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/divisore.vhd:37' bound to instance 'divisore_1' of component 'divisore' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/sistema_complessivo.vhd:85]
INFO: [Synth 8-638] synthesizing module 'divisore' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/divisore.vhd:49]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'registroAQ' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/registro.vhd:34' bound to instance 'reg_AQ' of component 'registroAQ' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/divisore.vhd:133]
INFO: [Synth 8-638] synthesizing module 'registroAQ' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/registro.vhd:52]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registroAQ' (2#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/registro.vhd:52]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'registroV' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/registroV.vhd:36' bound to instance 'reg_V' of component 'registroV' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/divisore.vhd:151]
INFO: [Synth 8-638] synthesizing module 'registroV' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/registroV.vhd:49]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registroV' (3#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/registroV.vhd:49]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'adder_subtracter' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/adder_subtracter.vhd:34' bound to instance 'sommatore' of component 'adder_subtracter' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/divisore.vhd:170]
INFO: [Synth 8-638] synthesizing module 'adder_subtracter' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/adder_subtracter.vhd:43]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ripple_curry_adder' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/ripple_curry_adder.vhd:34' bound to instance 'RA' of component 'ripple_curry_adder' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/adder_subtracter.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ripple_curry_adder' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/ripple_curry_adder.vhd:43]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FA' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/FA.vhd:34' bound to instance 'FA_first' of component 'FA' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/ripple_curry_adder.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/FA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FA' (4#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/FA.vhd:34' bound to instance 'FA_last' of component 'FA' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/ripple_curry_adder.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/FA.vhd:34' bound to instance 'FA_middle' of component 'FA' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/ripple_curry_adder.vhd:58]
INFO: [Synth 8-3491] module 'FA' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/FA.vhd:34' bound to instance 'FA_middle' of component 'FA' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/ripple_curry_adder.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ripple_curry_adder' (5#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/ripple_curry_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'adder_subtracter' (6#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Desktop/adder_subtracter.vhd:43]
INFO: [Synth 8-3491] module 'control_unit' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/control_unit.vhd:34' bound to instance 'cu' of component 'control_unit' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/divisore.vhd:181]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/control_unit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (7#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/control_unit.vhd:47]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contatore' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/new/contatore.vhd:37' bound to instance 'contat' of component 'contatore' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/divisore.vhd:196]
INFO: [Synth 8-638] synthesizing module 'contatore' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/new/contatore.vhd:46]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contatore' (8#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/new/contatore.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'divisore' (9#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/divisore.vhd:49]
INFO: [Synth 8-3491] module 'display_seven_segments' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:32' bound to instance 'display' of component 'display_seven_segments' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/sistema_complessivo.vhd:99]
INFO: [Synth 8-638] synthesizing module 'display_seven_segments' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:46]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'clock_filter' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd:32' bound to instance 'clk_filter' of component 'clock_filter' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:94]
INFO: [Synth 8-638] synthesizing module 'clock_filter' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd:44]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter' (10#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd:44]
INFO: [Synth 8-3491] module 'counter_mod8' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/counter_mod4.vhd:34' bound to instance 'counter_instance' of component 'counter_mod8' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:104]
INFO: [Synth 8-638] synthesizing module 'counter_mod8' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/counter_mod4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'counter_mod8' (11#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/counter_mod4.vhd:41]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:32' bound to instance 'cathodes_instance' of component 'cathodes_manager' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:112]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:39]
INFO: [Synth 8-226] default block is never used [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:78]
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:75]
WARNING: [Synth 8-614] signal 'dots' is read in the process but is not in the sensitivity list [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:75]
INFO: [Synth 8-226] default block is never used [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (12#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:39]
INFO: [Synth 8-3491] module 'anodes_manager' declared at '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:32' bound to instance 'anodes_instance' of component 'anodes_manager' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:119]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:39]
INFO: [Synth 8-226] default block is never used [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (13#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'display_seven_segments' (14#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sistema_complessivo' (15#1) [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/sources_1/new/sistema_complessivo.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2634.695 ; gain = 263.625 ; free physical = 7178 ; free virtual = 26654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2649.539 ; gain = 278.469 ; free physical = 7870 ; free virtual = 27346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2649.539 ; gain = 278.469 ; free physical = 7870 ; free virtual = 27346
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.539 ; gain = 0.000 ; free physical = 7865 ; free virtual = 27340
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_complessivo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_complessivo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.289 ; gain = 0.000 ; free physical = 7838 ; free virtual = 27315
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.289 ; gain = 0.000 ; free physical = 7838 ; free virtual = 27315
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7859 ; free virtual = 27344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7859 ; free virtual = 27345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7859 ; free virtual = 27345
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stato_corrente_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 q_start |                       0000000001 |                             0000
                      q0 |                       0000000010 |                             0001
                  shift1 |                       0000000100 |                             0010
                  shift2 |                       0000001000 |                             0011
                  q_wait |                       0000010000 |                             0100
                   check |                       0000100000 |                             0101
                 restore |                       0001000000 |                             0110
        complete_restore |                       0010000000 |                             0111
                   write |                       0100000000 |                             1000
                    load |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stato_corrente_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7846 ; free virtual = 27337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	  10 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7842 ; free virtual = 27332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7703 ; free virtual = 27215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7700 ; free virtual = 27213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7691 ; free virtual = 27204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7709 ; free virtual = 27218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7709 ; free virtual = 27218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7709 ; free virtual = 27218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7709 ; free virtual = 27218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7709 ; free virtual = 27218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7709 ; free virtual = 27218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    61|
|3     |LUT1   |     6|
|4     |LUT2   |    58|
|5     |LUT3   |    23|
|6     |LUT4   |    19|
|7     |LUT5   |    11|
|8     |LUT6   |    35|
|9     |FDRE   |   184|
|10    |IBUF   |    11|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7709 ; free virtual = 27218
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2820.289 ; gain = 278.469 ; free physical = 7767 ; free virtual = 27276
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2820.289 ; gain = 449.219 ; free physical = 7767 ; free virtual = 27276
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.289 ; gain = 0.000 ; free physical = 7845 ; free virtual = 27357
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.289 ; gain = 0.000 ; free physical = 7798 ; free virtual = 27312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2820.289 ; gain = 462.094 ; free physical = 7937 ; free virtual = 27450
INFO: [Common 17-1381] The checkpoint '/home/anto/Scrivania/P-ASDi/Esercizio11_divisore/Esercizio11_divisore.runs/synth_1/sistema_complessivo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_complessivo_utilization_synth.rpt -pb sistema_complessivo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 24 10:58:59 2022...
