{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718319863977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718319863980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:04:23 2024 " "Processing started: Thu Jun 13 16:04:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718319863980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319863980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319863980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718319864171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718319864171 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"case\";  expecting \"endmodule\" shuffle_memory_with_key.sv(67) " "Verilog HDL syntax error at shuffle_memory_with_key.sv(67) near text: \"case\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718319869439 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "INIT shuffle_memory_with_key.sv(71) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(71): identifier \"INIT\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 71 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"assert\" shuffle_memory_with_key.sv(71) " "Verilog HDL syntax error at shuffle_memory_with_key.sv(71) near text: \"begin\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "WAIT_STATE shuffle_memory_with_key.sv(77) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(77): identifier \"WAIT_STATE\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 77 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SET_I_ADDR shuffle_memory_with_key.sv(83) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(83): identifier \"SET_I_ADDR\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 83 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "READ_S_AT_I shuffle_memory_with_key.sv(87) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(87): identifier \"READ_S_AT_I\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 87 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "MATH shuffle_memory_with_key.sv(92) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(92): identifier \"MATH\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 92 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SET_J_ADDR shuffle_memory_with_key.sv(98) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(98): identifier \"SET_J_ADDR\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 98 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "READ_S_AT_J shuffle_memory_with_key.sv(103) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(103): identifier \"READ_S_AT_J\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 103 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "WRITE_I shuffle_memory_with_key.sv(109) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(109): identifier \"WRITE_I\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 109 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SET_I_WR_ADDR shuffle_memory_with_key.sv(115) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(115): identifier \"SET_I_WR_ADDR\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 115 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "WRITE_J shuffle_memory_with_key.sv(120) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(120): identifier \"WRITE_J\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 120 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "INCREMENT_CHECK shuffle_memory_with_key.sv(126) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(126): identifier \"INCREMENT_CHECK\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 126 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FINISH shuffle_memory_with_key.sv(135) " "Verilog HDL Declaration error at shuffle_memory_with_key.sv(135): identifier \"FINISH\" is already declared in the present scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 135 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH shuffle_memory_with_key.sv(6) " "Verilog HDL Declaration information at shuffle_memory_with_key.sv(6): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shuffle_memory_with_key shuffle_memory_with_key.sv(1) " "Ignored design unit \"shuffle_memory_with_key\" at shuffle_memory_with_key.sv(1) due to previous errors" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle_memory_with_key.sv 0 0 " "Found 0 design units, including 0 entities, in source file shuffle_memory_with_key.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319869440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START s_memory_init.sv(8) " "Verilog HDL Declaration information at s_memory_init.sv(8): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718319869441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH s_memory_init.sv(10) " "Verilog HDL Declaration information at s_memory_init.sv(10): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718319869441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/s_memory_init.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/s_memory_init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_init " "Found entity 1: s_memory_init" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718319869442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319869442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_s_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file shared_s_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shared_s_access " "Found entity 1: shared_s_access" {  } { { "shared_s_access.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_s_access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718319869443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319869443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/SevenSegmentDisplayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718319869443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319869443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718319869444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319869444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718319869445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319869445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decode_finish DECODE_FINISH decoder_core_control.sv(19) " "Verilog HDL Declaration information at decoder_core_control.sv(19): object \"decode_finish\" differs only in case from object \"DECODE_FINISH\" in the same scope" {  } { { "decoder_core_control.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/decoder_core_control.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718319869446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_core_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_core_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_core_control " "Found entity 1: decoder_core_control" {  } { { "decoder_core_control.sv" "" { Text "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/decoder_core_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718319869446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319869446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg " "Generated suppressed messages file C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319869460 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718319869493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 13 16:04:29 2024 " "Processing ended: Thu Jun 13 16:04:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718319869493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718319869493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718319869493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319869493 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 1  " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718319870073 ""}
