# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Projet_3.ip_user_files/ipstatic" \
"../../../../Projet_3.gen/sources_1/ip/MMCM/MMCM_clk_wiz.v" \
"../../../../Projet_3.gen/sources_1/ip/MMCM/MMCM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
