
<img src="github.png" alt="主页图片" width="90%">

![Profile Views](https://komarev.com/ghpvc/?username=sigeward-king&color=3776AB&style=flat&label=Profile%20Views)
![Python](https://img.shields.io/badge/Python-3776AB?style=flat&logo=python&logoColor=white)
![TypeScript](https://img.shields.io/badge/TypeScript-3178C6?style=flat&logo=typescript&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-1A6B8A?style=flat&logo=data:image/svg+xml)
![Verilog](https://img.shields.io/badge/Verilog-0A5F99?style=flat&logo=data:image/svg+xml)



## Hi there, I'm Sigeward! 👋

> *Master's student at Southeast University, Nanjing | Specializing in Integrated Circuit Design*

I focus on **Agent** and **LLM** research & engineering to accelerate digital circuit design and verification. Always open to collaboration opportunities!

## 🎯 Research Interests

- **Large Language Models (LLMs)**
- **AI Agents**
- **Digital Circuit Design & Verification**
- **EDA Tool Development**

## 📊 GitHub Stats
<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=sigeward-king&show_icons=true&theme=github_light&hide_border=true&include_all_commits=true" style="height: 150px; object-fit: contain;" alt="GitHub Stats" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=sigeward-king&layout=compact&theme=github_light&hide_border=true&langs_count=6&card_width=320" style="height: 150px; object-fit: contain;" alt="Top Languages" />
</div>

## 📝 Publications
*A New Era for Modern HDL: Empowering Agile Hardware Design and Verification with LLMs，Submissions in ASPLOS 2026*

---
<div align="center">
  <i>🌟 "Bridging the gap between AI and hardware design" 🌟</i>
</div>

