Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 13 16:08:55 2018
| Host         : Reiji-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   114 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      6 |            1 |
|      8 |           17 |
|     10 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           88 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2470 |          349 |
| No           | No                    | Yes                    |              16 |            1 |
| No           | Yes                   | No                     |             800 |          121 |
| Yes          | No                    | No                     |             958 |          124 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1320 |          151 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                          Enable Signal                                                                         |                                                                         Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/DSP/Synthesizer/cordic_0/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/phase_cr_a1                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                             |                                                                                                                                                                | design_1_i/DAC_Interface/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                           | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                 |                2 |              8 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                             | design_1_i/DAC_Interface/DAC_IF_0/inst/bitCounter[4]_i_2_n_0                                                                                                   | design_1_i/DAC_Interface/DAC_IF_0/inst/bitCounter[4]_i_1_n_0                                                                                                    |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                               |                1 |             12 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                             |                                                                                                                                                                |                                                                                                                                                                 |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                          | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[2]                                                                                                        | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                         | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/p_1_in[15]                                                                                   | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                          | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/p_1_in[0]                                                                                    | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/p_1_in[31]                                                                                   | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                         | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                         | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                         | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                         | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                         | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                         | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                         | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                          | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                         | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/p_1_in[23]                                                                                   | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                             | design_1_i/DAC_Interface/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]    | design_1_i/DAC_Interface/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                         |                2 |             16 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                             |                                                                                                                                                                | design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1_n_0                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                      |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk |                                                                                                                                                                | design_1_i/clk_wiz_0/inst/reset_high                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                     | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                        | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]          |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                4 |             20 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/bram_int_rdIndex[10]_i_1_n_0                                                                         |                2 |             22 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/bram_int_wrIndex[10]_i_1_n_0                                                                         |                2 |             22 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sel                                                                                                 | design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/index[10]_i_1_n_0                                                                                    |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DAC_Interface/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              | design_1_i/DAC_Interface/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                           |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                   | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                3 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                                 |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                                                 |                3 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                                                 |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                                 |                3 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                                 |                2 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                                 |                3 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                   | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                                 |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                                 |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                                                 |                9 |             32 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/sync                                                                                                     | design_1_i/DSP/DSP_reset_0/inst/nResetSysClk                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                 |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/cordic_0/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                  |                                                                                                                                                                 |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                          |                8 |             36 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phasePlusDeltaValid                                                                                 | design_1_i/DSP/DSP_reset_0/inst/nResetSysClk                                                                                                                    |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                 |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                 |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                            | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                7 |             64 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                             | design_1_i/DAC_Interface/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid             | design_1_i/DSP/DSP_reset_0/inst/nResetAudio256Clk                                                                                                               |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                              | design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                           |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                           |                                                                                                                                                                 |                5 |             64 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                             | design_1_i/DAC_Interface/DAC_IF_0/inst/bitCounter                                                                                                              | design_1_i/DSP/DSP_reset_0/inst/nResetAudio256Clk                                                                                                               |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                          | design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                             | design_1_i/DAC_Interface/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                 |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                  | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                               |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                 |                6 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                 |                5 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                 |                7 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                 |                7 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                 |                7 |             70 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                |                                                                                                                                                                 |               12 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1                             |                                                                                                                                                                |                                                                                                                                                                 |               10 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                            |               12 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                            |               12 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                          |               17 |            104 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/DSP/DSP_reset_0/inst/nResetSysClk                                                                                                                    |               47 |            362 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                |                                                                                                                                                                 |              336 |           2354 |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


