cscope 15 E:\vsProjects\ARM\NRF51\Examples\LEDs"               0000378968
	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\compiler_abstraction.h

30 #iâdeà
_COMPILER_ABSTRACTION_H


31 
	#_COMPILER_ABSTRACTION_H


	)

35 #ià
defšed
 ( 
__CC_ARM
 )

37 #iâdeà
__ASM


38 
	#__ASM
 
__asm


	)

41 #iâdeà
__INLINE


42 
	#__INLINE
 
__šlše


	)

45 
	#GET_SP
(è
	`__cu¼’t_¥
(è

	)

47 #–ià
defšed
 ( 
__ICCARM__
 )

49 #iâdeà
__ASM


50 
	#__ASM
 
__asm


	)

53 #iâdeà
__INLINE


54 
	#__INLINE
 
šlše


	)

57 
	#GET_SP
(è
	`__g‘_SP
(è

	)

59 #–ià
defšed
 ( 
__GNUC__
 )

61 #iâdeà
__ASM


62 
	#__ASM
 
__asm


	)

65 #iâdeà
__INLINE


66 
	#__INLINE
 
šlše


	)

69 
	#GET_SP
(è
	`gcc_cu¼’t_¥
(è

	)

71 
šlše
 
	$gcc_cu¼’t_¥
()

73 
¥
 
	`asm
("sp");

74  
¥
;

75 
	}
}

77 #–ià
defšed
 ( 
__TASKING__
 )

79 #iâdeà
__ASM


80 
	#__ASM
 
__asm


	)

83 #iâdeà
__INLINE


84 
	#__INLINE
 
šlše


	)

87 
	#GET_SP
(è
	`__g‘_MSP
(è

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\nrf.h

30 #iâdeà
NRF_H


31 
	#NRF_H


	)

33 #iâdeà
_WIN32


36 #ifdeà
NRF51


37 
	~"Äf51.h
"

38 
	~"Äf51_b™f›lds.h
"

39 
	~"Äf51_d•»ÿ‹d.h
"

44 
	~"compž”_ab¡¿ùiÚ.h
"

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\nrf51.h

55 #iâdeà
NRF51_H


56 
	#NRF51_H


	)

58 #ifdeà
__ýlu¥lus


67 
Re£t_IRQn
 = -15,

68 
NÚMaskabËIÁ_IRQn
 = -14,

69 
H¬dFauÉ_IRQn
 = -13,

70 
SVC®l_IRQn
 = -5,

71 
DebugMÚ™Ü_IRQn
 = -4,

72 
P’dSV_IRQn
 = -2,

73 
SysTick_IRQn
 = -1,

75 
POWER_CLOCK_IRQn
 = 0,

76 
RADIO_IRQn
 = 1,

77 
UART0_IRQn
 = 2,

78 
SPI0_TWI0_IRQn
 = 3,

79 
SPI1_TWI1_IRQn
 = 4,

80 
GPIOTE_IRQn
 = 6,

81 
ADC_IRQn
 = 7,

82 
TIMER0_IRQn
 = 8,

83 
TIMER1_IRQn
 = 9,

84 
TIMER2_IRQn
 = 10,

85 
RTC0_IRQn
 = 11,

86 
TEMP_IRQn
 = 12,

87 
RNG_IRQn
 = 13,

88 
ECB_IRQn
 = 14,

89 
CCM_AAR_IRQn
 = 15,

90 
WDT_IRQn
 = 16,

91 
RTC1_IRQn
 = 17,

92 
QDEC_IRQn
 = 18,

93 
LPCOMP_IRQn
 = 19,

94 
SWI0_IRQn
 = 20,

95 
SWI1_IRQn
 = 21,

96 
SWI2_IRQn
 = 22,

97 
SWI3_IRQn
 = 23,

98 
SWI4_IRQn
 = 24,

99 
SWI5_IRQn
 = 25

100 } 
	tIRQn_Ty³
;

113 
	#__CM0_REV
 0x0301

	)

114 
	#__MPU_PRESENT
 0

	)

115 
	#__NVIC_PRIO_BITS
 2

	)

116 
	#__V’dÜ_SysTickCÚfig
 0

	)

119 
	~<cÜe_cm0.h
>

120 
	~"sy¡em_Äf51.h
"

134 #ià
defšed
(
__CC_ARM
)

135 #´agm¨
push


136 #´agm¨
ªÚ_uniÚs


137 #–ià
defšed
(
__ICCARM__
)

138 #´agm¨
Ïnguage
=
ex‹nded


139 #–ià
defšed
(
__GNUC__
)

141 #–ià
defšed
(
__TMS470__
)

143 #–ià
defšed
(
__TASKING__
)

144 #´agm¨
w¬nšg
 586

146 #w¬nšg 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


151 
__IO
 
ušt32_t
 
CPU0
;

152 
__IO
 
ušt32_t
 
SPIS1
;

153 
__IO
 
ušt32_t
 
RADIO
;

154 
__IO
 
ušt32_t
 
ECB
;

155 
__IO
 
ušt32_t
 
CCM
;

156 
__IO
 
ušt32_t
 
AAR
;

157 } 
	tAMLI_RAMPRI_Ty³
;

160 
__O
 
ušt32_t
 
EN
;

161 
__O
 
ušt32_t
 
DIS
;

162 } 
	tPPI_TASKS_CHG_Ty³
;

165 
__IO
 
ušt32_t
 
EEP
;

166 
__IO
 
ušt32_t
 
TEP
;

167 } 
	tPPI_CH_Ty³
;

180 
__I
 
ušt32_t
 
RESERVED0
[30];

181 
__O
 
ušt32_t
 
TASKS_CONSTLAT
;

182 
__O
 
ušt32_t
 
TASKS_LOWPWR
;

183 
__I
 
ušt32_t
 
RESERVED1
[34];

184 
__IO
 
ušt32_t
 
EVENTS_POFWARN
;

185 
__I
 
ušt32_t
 
RESERVED2
[126];

186 
__IO
 
ušt32_t
 
INTENSET
;

187 
__IO
 
ušt32_t
 
INTENCLR
;

188 
__I
 
ušt32_t
 
RESERVED3
[61];

189 
__IO
 
ušt32_t
 
RESETREAS
;

190 
__I
 
ušt32_t
 
RESERVED4
[9];

191 
__I
 
ušt32_t
 
RAMSTATUS
;

192 
__I
 
ušt32_t
 
RESERVED5
[53];

193 
__O
 
ušt32_t
 
SYSTEMOFF
;

194 
__I
 
ušt32_t
 
RESERVED6
[3];

195 
__IO
 
ušt32_t
 
POFCON
;

196 
__I
 
ušt32_t
 
RESERVED7
[2];

197 
__IO
 
ušt32_t
 
GPREGRET
;

199 
__I
 
ušt32_t
 
RESERVED8
;

200 
__IO
 
ušt32_t
 
RAMON
;

201 
__I
 
ušt32_t
 
RESERVED9
[7];

202 
__IO
 
ušt32_t
 
RESET
;

204 
__I
 
ušt32_t
 
RESERVED10
[3];

205 
__IO
 
ušt32_t
 
RAMONB
;

206 
__I
 
ušt32_t
 
RESERVED11
[8];

207 
__IO
 
ušt32_t
 
DCDCEN
;

208 
__I
 
ušt32_t
 
RESERVED12
[291];

209 
__IO
 
ušt32_t
 
DCDCFORCE
;

210 } 
	tNRF_POWER_Ty³
;

223 
__O
 
ušt32_t
 
TASKS_HFCLKSTART
;

224 
__O
 
ušt32_t
 
TASKS_HFCLKSTOP
;

225 
__O
 
ušt32_t
 
TASKS_LFCLKSTART
;

226 
__O
 
ušt32_t
 
TASKS_LFCLKSTOP
;

227 
__O
 
ušt32_t
 
TASKS_CAL
;

228 
__O
 
ušt32_t
 
TASKS_CTSTART
;

229 
__O
 
ušt32_t
 
TASKS_CTSTOP
;

230 
__I
 
ušt32_t
 
RESERVED0
[57];

231 
__IO
 
ušt32_t
 
EVENTS_HFCLKSTARTED
;

232 
__IO
 
ušt32_t
 
EVENTS_LFCLKSTARTED
;

233 
__I
 
ušt32_t
 
RESERVED1
;

234 
__IO
 
ušt32_t
 
EVENTS_DONE
;

235 
__IO
 
ušt32_t
 
EVENTS_CTTO
;

236 
__I
 
ušt32_t
 
RESERVED2
[124];

237 
__IO
 
ušt32_t
 
INTENSET
;

238 
__IO
 
ušt32_t
 
INTENCLR
;

239 
__I
 
ušt32_t
 
RESERVED3
[63];

240 
__I
 
ušt32_t
 
HFCLKRUN
;

241 
__I
 
ušt32_t
 
HFCLKSTAT
;

242 
__I
 
ušt32_t
 
RESERVED4
;

243 
__I
 
ušt32_t
 
LFCLKRUN
;

244 
__I
 
ušt32_t
 
LFCLKSTAT
;

245 
__I
 
ušt32_t
 
LFCLKSRCCOPY
;

247 
__I
 
ušt32_t
 
RESERVED5
[62];

248 
__IO
 
ušt32_t
 
LFCLKSRC
;

249 
__I
 
ušt32_t
 
RESERVED6
[7];

250 
__IO
 
ušt32_t
 
CTIV
;

251 
__I
 
ušt32_t
 
RESERVED7
[5];

252 
__IO
 
ušt32_t
 
XTALFREQ
;

253 } 
	tNRF_CLOCK_Ty³
;

266 
__I
 
ušt32_t
 
RESERVED0
[330];

267 
__IO
 
ušt32_t
 
PERR0
;

268 
__IO
 
ušt32_t
 
RLENR0
;

269 
__I
 
ušt32_t
 
RESERVED1
[52];

270 
__IO
 
ušt32_t
 
PROTENSET0
;

271 
__IO
 
ušt32_t
 
PROTENSET1
;

272 
__IO
 
ušt32_t
 
DISABLEINDEBUG
;

273 
__IO
 
ušt32_t
 
PROTBLOCKSIZE
;

274 
__I
 
ušt32_t
 
RESERVED2
[255];

275 
__IO
 
ušt32_t
 
ENRBDREG
;

276 } 
	tNRF_MPU_Ty³
;

289 
__I
 
ušt32_t
 
RESERVED0
[448];

290 
__IO
 
ušt32_t
 
REPLACEADDR
[8];

291 
__I
 
ušt32_t
 
RESERVED1
[24];

292 
__IO
 
ušt32_t
 
PATCHADDR
[8];

293 
__I
 
ušt32_t
 
RESERVED2
[24];

294 
__IO
 
ušt32_t
 
PATCHEN
;

295 
__IO
 
ušt32_t
 
PATCHENSET
;

296 
__IO
 
ušt32_t
 
PATCHENCLR
;

297 } 
	tNRF_PU_Ty³
;

310 
__I
 
ušt32_t
 
RESERVED0
[896];

311 
AMLI_RAMPRI_Ty³
 
RAMPRI
;

312 } 
	tNRF_AMLI_Ty³
;

325 
__O
 
ušt32_t
 
TASKS_TXEN
;

326 
__O
 
ušt32_t
 
TASKS_RXEN
;

327 
__O
 
ušt32_t
 
TASKS_START
;

328 
__O
 
ušt32_t
 
TASKS_STOP
;

329 
__O
 
ušt32_t
 
TASKS_DISABLE
;

330 
__O
 
ušt32_t
 
TASKS_RSSISTART
;

331 
__O
 
ušt32_t
 
TASKS_RSSISTOP
;

332 
__O
 
ušt32_t
 
TASKS_BCSTART
;

333 
__O
 
ušt32_t
 
TASKS_BCSTOP
;

334 
__I
 
ušt32_t
 
RESERVED0
[55];

335 
__IO
 
ušt32_t
 
EVENTS_READY
;

336 
__IO
 
ušt32_t
 
EVENTS_ADDRESS
;

337 
__IO
 
ušt32_t
 
EVENTS_PAYLOAD
;

338 
__IO
 
ušt32_t
 
EVENTS_END
;

339 
__IO
 
ušt32_t
 
EVENTS_DISABLED
;

340 
__IO
 
ušt32_t
 
EVENTS_DEVMATCH
;

341 
__IO
 
ušt32_t
 
EVENTS_DEVMISS
;

342 
__IO
 
ušt32_t
 
EVENTS_RSSIEND
;

344 
__I
 
ušt32_t
 
RESERVED1
[2];

345 
__IO
 
ušt32_t
 
EVENTS_BCMATCH
;

346 
__I
 
ušt32_t
 
RESERVED2
[53];

347 
__IO
 
ušt32_t
 
SHORTS
;

348 
__I
 
ušt32_t
 
RESERVED3
[64];

349 
__IO
 
ušt32_t
 
INTENSET
;

350 
__IO
 
ušt32_t
 
INTENCLR
;

351 
__I
 
ušt32_t
 
RESERVED4
[61];

352 
__I
 
ušt32_t
 
CRCSTATUS
;

353 
__I
 
ušt32_t
 
CD
;

354 
__I
 
ušt32_t
 
RXMATCH
;

355 
__I
 
ušt32_t
 
RXCRC
;

356 
__I
 
ušt32_t
 
DAI
;

357 
__I
 
ušt32_t
 
RESERVED5
[60];

358 
__IO
 
ušt32_t
 
PACKETPTR
;

359 
__IO
 
ušt32_t
 
FREQUENCY
;

360 
__IO
 
ušt32_t
 
TXPOWER
;

361 
__IO
 
ušt32_t
 
MODE
;

362 
__IO
 
ušt32_t
 
PCNF0
;

363 
__IO
 
ušt32_t
 
PCNF1
;

364 
__IO
 
ušt32_t
 
BASE0
;

365 
__IO
 
ušt32_t
 
BASE1
;

366 
__IO
 
ušt32_t
 
PREFIX0
;

367 
__IO
 
ušt32_t
 
PREFIX1
;

368 
__IO
 
ušt32_t
 
TXADDRESS
;

369 
__IO
 
ušt32_t
 
RXADDRESSES
;

370 
__IO
 
ušt32_t
 
CRCCNF
;

371 
__IO
 
ušt32_t
 
CRCPOLY
;

372 
__IO
 
ušt32_t
 
CRCINIT
;

373 
__IO
 
ušt32_t
 
TEST
;

374 
__IO
 
ušt32_t
 
TIFS
;

375 
__I
 
ušt32_t
 
RSSISAMPLE
;

376 
__I
 
ušt32_t
 
RESERVED6
;

377 
__I
 
ušt32_t
 
STATE
;

378 
__IO
 
ušt32_t
 
DATAWHITEIV
;

379 
__I
 
ušt32_t
 
RESERVED7
[2];

380 
__IO
 
ušt32_t
 
BCC
;

381 
__I
 
ušt32_t
 
RESERVED8
[39];

382 
__IO
 
ušt32_t
 
DAB
[8];

383 
__IO
 
ušt32_t
 
DAP
[8];

384 
__IO
 
ušt32_t
 
DACNF
;

385 
__I
 
ušt32_t
 
RESERVED9
[56];

386 
__IO
 
ušt32_t
 
OVERRIDE0
;

387 
__IO
 
ušt32_t
 
OVERRIDE1
;

388 
__IO
 
ušt32_t
 
OVERRIDE2
;

389 
__IO
 
ušt32_t
 
OVERRIDE3
;

390 
__IO
 
ušt32_t
 
OVERRIDE4
;

391 
__I
 
ušt32_t
 
RESERVED10
[561];

392 
__IO
 
ušt32_t
 
POWER
;

393 } 
	tNRF_RADIO_Ty³
;

406 
__O
 
ušt32_t
 
TASKS_STARTRX
;

407 
__O
 
ušt32_t
 
TASKS_STOPRX
;

408 
__O
 
ušt32_t
 
TASKS_STARTTX
;

409 
__O
 
ušt32_t
 
TASKS_STOPTX
;

410 
__I
 
ušt32_t
 
RESERVED0
[3];

411 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

412 
__I
 
ušt32_t
 
RESERVED1
[56];

413 
__IO
 
ušt32_t
 
EVENTS_CTS
;

414 
__IO
 
ušt32_t
 
EVENTS_NCTS
;

415 
__IO
 
ušt32_t
 
EVENTS_RXDRDY
;

416 
__I
 
ušt32_t
 
RESERVED2
[4];

417 
__IO
 
ušt32_t
 
EVENTS_TXDRDY
;

418 
__I
 
ušt32_t
 
RESERVED3
;

419 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

420 
__I
 
ušt32_t
 
RESERVED4
[7];

421 
__IO
 
ušt32_t
 
EVENTS_RXTO
;

422 
__I
 
ušt32_t
 
RESERVED5
[46];

423 
__IO
 
ušt32_t
 
SHORTS
;

424 
__I
 
ušt32_t
 
RESERVED6
[64];

425 
__IO
 
ušt32_t
 
INTENSET
;

426 
__IO
 
ušt32_t
 
INTENCLR
;

427 
__I
 
ušt32_t
 
RESERVED7
[93];

428 
__IO
 
ušt32_t
 
ERRORSRC
;

429 
__I
 
ušt32_t
 
RESERVED8
[31];

430 
__IO
 
ušt32_t
 
ENABLE
;

431 
__I
 
ušt32_t
 
RESERVED9
;

432 
__IO
 
ušt32_t
 
PSELRTS
;

433 
__IO
 
ušt32_t
 
PSELTXD
;

434 
__IO
 
ušt32_t
 
PSELCTS
;

435 
__IO
 
ušt32_t
 
PSELRXD
;

436 
__I
 
ušt32_t
 
RXD
;

439 
__O
 
ušt32_t
 
TXD
;

440 
__I
 
ušt32_t
 
RESERVED10
;

441 
__IO
 
ušt32_t
 
BAUDRATE
;

442 
__I
 
ušt32_t
 
RESERVED11
[17];

443 
__IO
 
ušt32_t
 
CONFIG
;

444 
__I
 
ušt32_t
 
RESERVED12
[675];

445 
__IO
 
ušt32_t
 
POWER
;

446 } 
	tNRF_UART_Ty³
;

459 
__I
 
ušt32_t
 
RESERVED0
[66];

460 
__IO
 
ušt32_t
 
EVENTS_READY
;

461 
__I
 
ušt32_t
 
RESERVED1
[126];

462 
__IO
 
ušt32_t
 
INTENSET
;

463 
__IO
 
ušt32_t
 
INTENCLR
;

464 
__I
 
ušt32_t
 
RESERVED2
[125];

465 
__IO
 
ušt32_t
 
ENABLE
;

466 
__I
 
ušt32_t
 
RESERVED3
;

467 
__IO
 
ušt32_t
 
PSELSCK
;

468 
__IO
 
ušt32_t
 
PSELMOSI
;

469 
__IO
 
ušt32_t
 
PSELMISO
;

470 
__I
 
ušt32_t
 
RESERVED4
;

471 
__I
 
ušt32_t
 
RXD
;

472 
__IO
 
ušt32_t
 
TXD
;

473 
__I
 
ušt32_t
 
RESERVED5
;

474 
__IO
 
ušt32_t
 
FREQUENCY
;

475 
__I
 
ušt32_t
 
RESERVED6
[11];

476 
__IO
 
ušt32_t
 
CONFIG
;

477 
__I
 
ušt32_t
 
RESERVED7
[681];

478 
__IO
 
ušt32_t
 
POWER
;

479 } 
	tNRF_SPI_Ty³
;

492 
__O
 
ušt32_t
 
TASKS_STARTRX
;

493 
__I
 
ušt32_t
 
RESERVED0
;

494 
__O
 
ušt32_t
 
TASKS_STARTTX
;

495 
__I
 
ušt32_t
 
RESERVED1
[2];

496 
__O
 
ušt32_t
 
TASKS_STOP
;

497 
__I
 
ušt32_t
 
RESERVED2
;

498 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

499 
__O
 
ušt32_t
 
TASKS_RESUME
;

500 
__I
 
ušt32_t
 
RESERVED3
[56];

501 
__IO
 
ušt32_t
 
EVENTS_STOPPED
;

502 
__IO
 
ušt32_t
 
EVENTS_RXDREADY
;

503 
__I
 
ušt32_t
 
RESERVED4
[4];

504 
__IO
 
ušt32_t
 
EVENTS_TXDSENT
;

505 
__I
 
ušt32_t
 
RESERVED5
;

506 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

507 
__I
 
ušt32_t
 
RESERVED6
[4];

508 
__IO
 
ušt32_t
 
EVENTS_BB
;

509 
__I
 
ušt32_t
 
RESERVED7
[3];

510 
__IO
 
ušt32_t
 
EVENTS_SUSPENDED
;

511 
__I
 
ušt32_t
 
RESERVED8
[45];

512 
__IO
 
ušt32_t
 
SHORTS
;

513 
__I
 
ušt32_t
 
RESERVED9
[64];

514 
__IO
 
ušt32_t
 
INTENSET
;

515 
__IO
 
ušt32_t
 
INTENCLR
;

516 
__I
 
ušt32_t
 
RESERVED10
[110];

517 
__IO
 
ušt32_t
 
ERRORSRC
;

518 
__I
 
ušt32_t
 
RESERVED11
[14];

519 
__IO
 
ušt32_t
 
ENABLE
;

520 
__I
 
ušt32_t
 
RESERVED12
;

521 
__IO
 
ušt32_t
 
PSELSCL
;

522 
__IO
 
ušt32_t
 
PSELSDA
;

523 
__I
 
ušt32_t
 
RESERVED13
[2];

524 
__I
 
ušt32_t
 
RXD
;

525 
__IO
 
ušt32_t
 
TXD
;

526 
__I
 
ušt32_t
 
RESERVED14
;

527 
__IO
 
ušt32_t
 
FREQUENCY
;

528 
__I
 
ušt32_t
 
RESERVED15
[24];

529 
__IO
 
ušt32_t
 
ADDRESS
;

530 
__I
 
ušt32_t
 
RESERVED16
[668];

531 
__IO
 
ušt32_t
 
POWER
;

532 } 
	tNRF_TWI_Ty³
;

545 
__I
 
ušt32_t
 
RESERVED0
[9];

546 
__O
 
ušt32_t
 
TASKS_ACQUIRE
;

547 
__O
 
ušt32_t
 
TASKS_RELEASE
;

548 
__I
 
ušt32_t
 
RESERVED1
[54];

549 
__IO
 
ušt32_t
 
EVENTS_END
;

550 
__I
 
ušt32_t
 
RESERVED2
[8];

551 
__IO
 
ušt32_t
 
EVENTS_ACQUIRED
;

552 
__I
 
ušt32_t
 
RESERVED3
[53];

553 
__IO
 
ušt32_t
 
SHORTS
;

554 
__I
 
ušt32_t
 
RESERVED4
[64];

555 
__IO
 
ušt32_t
 
INTENSET
;

556 
__IO
 
ušt32_t
 
INTENCLR
;

557 
__I
 
ušt32_t
 
RESERVED5
[61];

558 
__I
 
ušt32_t
 
SEMSTAT
;

559 
__I
 
ušt32_t
 
RESERVED6
[15];

560 
__IO
 
ušt32_t
 
STATUS
;

561 
__I
 
ušt32_t
 
RESERVED7
[47];

562 
__IO
 
ušt32_t
 
ENABLE
;

563 
__I
 
ušt32_t
 
RESERVED8
;

564 
__IO
 
ušt32_t
 
PSELSCK
;

565 
__IO
 
ušt32_t
 
PSELMISO
;

566 
__IO
 
ušt32_t
 
PSELMOSI
;

567 
__IO
 
ušt32_t
 
PSELCSN
;

568 
__I
 
ušt32_t
 
RESERVED9
[7];

569 
__IO
 
ušt32_t
 
RXDPTR
;

570 
__IO
 
ušt32_t
 
MAXRX
;

571 
__I
 
ušt32_t
 
AMOUNTRX
;

572 
__I
 
ušt32_t
 
RESERVED10
;

573 
__IO
 
ušt32_t
 
TXDPTR
;

574 
__IO
 
ušt32_t
 
MAXTX
;

575 
__I
 
ušt32_t
 
AMOUNTTX
;

576 
__I
 
ušt32_t
 
RESERVED11
;

577 
__IO
 
ušt32_t
 
CONFIG
;

578 
__I
 
ušt32_t
 
RESERVED12
;

579 
__IO
 
ušt32_t
 
DEF
;

580 
__I
 
ušt32_t
 
RESERVED13
[24];

581 
__IO
 
ušt32_t
 
ORC
;

582 
__I
 
ušt32_t
 
RESERVED14
[654];

583 
__IO
 
ušt32_t
 
POWER
;

584 } 
	tNRF_SPIS_Ty³
;

597 
__O
 
ušt32_t
 
TASKS_OUT
[4];

598 
__I
 
ušt32_t
 
RESERVED0
[60];

599 
__IO
 
ušt32_t
 
EVENTS_IN
[4];

600 
__I
 
ušt32_t
 
RESERVED1
[27];

601 
__IO
 
ušt32_t
 
EVENTS_PORT
;

602 
__I
 
ušt32_t
 
RESERVED2
[97];

603 
__IO
 
ušt32_t
 
INTENSET
;

604 
__IO
 
ušt32_t
 
INTENCLR
;

605 
__I
 
ušt32_t
 
RESERVED3
[129];

606 
__IO
 
ušt32_t
 
CONFIG
[4];

607 
__I
 
ušt32_t
 
RESERVED4
[695];

608 
__IO
 
ušt32_t
 
POWER
;

609 } 
	tNRF_GPIOTE_Ty³
;

622 
__O
 
ušt32_t
 
TASKS_START
;

623 
__O
 
ušt32_t
 
TASKS_STOP
;

624 
__I
 
ušt32_t
 
RESERVED0
[62];

625 
__IO
 
ušt32_t
 
EVENTS_END
;

626 
__I
 
ušt32_t
 
RESERVED1
[128];

627 
__IO
 
ušt32_t
 
INTENSET
;

628 
__IO
 
ušt32_t
 
INTENCLR
;

629 
__I
 
ušt32_t
 
RESERVED2
[61];

630 
__I
 
ušt32_t
 
BUSY
;

631 
__I
 
ušt32_t
 
RESERVED3
[63];

632 
__IO
 
ušt32_t
 
ENABLE
;

633 
__IO
 
ušt32_t
 
CONFIG
;

634 
__I
 
ušt32_t
 
RESULT
;

635 
__I
 
ušt32_t
 
RESERVED4
[700];

636 
__IO
 
ušt32_t
 
POWER
;

637 } 
	tNRF_ADC_Ty³
;

650 
__O
 
ušt32_t
 
TASKS_START
;

651 
__O
 
ušt32_t
 
TASKS_STOP
;

652 
__O
 
ušt32_t
 
TASKS_COUNT
;

653 
__O
 
ušt32_t
 
TASKS_CLEAR
;

654 
__O
 
ušt32_t
 
TASKS_SHUTDOWN
;

655 
__I
 
ušt32_t
 
RESERVED0
[11];

656 
__O
 
ušt32_t
 
TASKS_CAPTURE
[4];

657 
__I
 
ušt32_t
 
RESERVED1
[60];

658 
__IO
 
ušt32_t
 
EVENTS_COMPARE
[4];

659 
__I
 
ušt32_t
 
RESERVED2
[44];

660 
__IO
 
ušt32_t
 
SHORTS
;

661 
__I
 
ušt32_t
 
RESERVED3
[64];

662 
__IO
 
ušt32_t
 
INTENSET
;

663 
__IO
 
ušt32_t
 
INTENCLR
;

664 
__I
 
ušt32_t
 
RESERVED4
[126];

665 
__IO
 
ušt32_t
 
MODE
;

666 
__IO
 
ušt32_t
 
BITMODE
;

667 
__I
 
ušt32_t
 
RESERVED5
;

668 
__IO
 
ušt32_t
 
PRESCALER
;

670 
__I
 
ušt32_t
 
RESERVED6
[11];

671 
__IO
 
ušt32_t
 
CC
[4];

672 
__I
 
ušt32_t
 
RESERVED7
[683];

673 
__IO
 
ušt32_t
 
POWER
;

674 } 
	tNRF_TIMER_Ty³
;

687 
__O
 
ušt32_t
 
TASKS_START
;

688 
__O
 
ušt32_t
 
TASKS_STOP
;

689 
__O
 
ušt32_t
 
TASKS_CLEAR
;

690 
__O
 
ušt32_t
 
TASKS_TRIGOVRFLW
;

691 
__I
 
ušt32_t
 
RESERVED0
[60];

692 
__IO
 
ušt32_t
 
EVENTS_TICK
;

693 
__IO
 
ušt32_t
 
EVENTS_OVRFLW
;

694 
__I
 
ušt32_t
 
RESERVED1
[14];

695 
__IO
 
ušt32_t
 
EVENTS_COMPARE
[4];

696 
__I
 
ušt32_t
 
RESERVED2
[109];

697 
__IO
 
ušt32_t
 
INTENSET
;

698 
__IO
 
ušt32_t
 
INTENCLR
;

699 
__I
 
ušt32_t
 
RESERVED3
[13];

700 
__IO
 
ušt32_t
 
EVTEN
;

701 
__IO
 
ušt32_t
 
EVTENSET
;

703 
__IO
 
ušt32_t
 
EVTENCLR
;

705 
__I
 
ušt32_t
 
RESERVED4
[110];

706 
__I
 
ušt32_t
 
COUNTER
;

707 
__IO
 
ušt32_t
 
PRESCALER
;

709 
__I
 
ušt32_t
 
RESERVED5
[13];

710 
__IO
 
ušt32_t
 
CC
[4];

711 
__I
 
ušt32_t
 
RESERVED6
[683];

712 
__IO
 
ušt32_t
 
POWER
;

713 } 
	tNRF_RTC_Ty³
;

726 
__O
 
ušt32_t
 
TASKS_START
;

727 
__O
 
ušt32_t
 
TASKS_STOP
;

728 
__I
 
ušt32_t
 
RESERVED0
[62];

729 
__IO
 
ušt32_t
 
EVENTS_DATARDY
;

730 
__I
 
ušt32_t
 
RESERVED1
[128];

731 
__IO
 
ušt32_t
 
INTENSET
;

732 
__IO
 
ušt32_t
 
INTENCLR
;

733 
__I
 
ušt32_t
 
RESERVED2
[127];

734 
__I
 
št32_t
 
TEMP
;

735 
__I
 
ušt32_t
 
RESERVED3
[700];

736 
__IO
 
ušt32_t
 
POWER
;

737 } 
	tNRF_TEMP_Ty³
;

750 
__O
 
ušt32_t
 
TASKS_START
;

751 
__O
 
ušt32_t
 
TASKS_STOP
;

752 
__I
 
ušt32_t
 
RESERVED0
[62];

753 
__IO
 
ušt32_t
 
EVENTS_VALRDY
;

754 
__I
 
ušt32_t
 
RESERVED1
[63];

755 
__IO
 
ušt32_t
 
SHORTS
;

756 
__I
 
ušt32_t
 
RESERVED2
[64];

757 
__IO
 
ušt32_t
 
INTENSET
;

758 
__IO
 
ušt32_t
 
INTENCLR
;

759 
__I
 
ušt32_t
 
RESERVED3
[126];

760 
__IO
 
ušt32_t
 
CONFIG
;

761 
__I
 
ušt32_t
 
VALUE
;

762 
__I
 
ušt32_t
 
RESERVED4
[700];

763 
__IO
 
ušt32_t
 
POWER
;

764 } 
	tNRF_RNG_Ty³
;

777 
__O
 
ušt32_t
 
TASKS_STARTECB
;

780 
__O
 
ušt32_t
 
TASKS_STOPECB
;

782 
__I
 
ušt32_t
 
RESERVED0
[62];

783 
__IO
 
ušt32_t
 
EVENTS_ENDECB
;

784 
__IO
 
ušt32_t
 
EVENTS_ERRORECB
;

786 
__I
 
ušt32_t
 
RESERVED1
[127];

787 
__IO
 
ušt32_t
 
INTENSET
;

788 
__IO
 
ušt32_t
 
INTENCLR
;

789 
__I
 
ušt32_t
 
RESERVED2
[126];

790 
__IO
 
ušt32_t
 
ECBDATAPTR
;

791 
__I
 
ušt32_t
 
RESERVED3
[701];

792 
__IO
 
ušt32_t
 
POWER
;

793 } 
	tNRF_ECB_Ty³
;

806 
__O
 
ušt32_t
 
TASKS_START
;

808 
__I
 
ušt32_t
 
RESERVED0
;

809 
__O
 
ušt32_t
 
TASKS_STOP
;

810 
__I
 
ušt32_t
 
RESERVED1
[61];

811 
__IO
 
ušt32_t
 
EVENTS_END
;

812 
__IO
 
ušt32_t
 
EVENTS_RESOLVED
;

813 
__IO
 
ušt32_t
 
EVENTS_NOTRESOLVED
;

814 
__I
 
ušt32_t
 
RESERVED2
[126];

815 
__IO
 
ušt32_t
 
INTENSET
;

816 
__IO
 
ušt32_t
 
INTENCLR
;

817 
__I
 
ušt32_t
 
RESERVED3
[61];

818 
__I
 
ušt32_t
 
STATUS
;

819 
__I
 
ušt32_t
 
RESERVED4
[63];

820 
__IO
 
ušt32_t
 
ENABLE
;

821 
__IO
 
ušt32_t
 
NIRK
;

822 
__IO
 
ušt32_t
 
IRKPTR
;

823 
__I
 
ušt32_t
 
RESERVED5
;

824 
__IO
 
ušt32_t
 
ADDRPTR
;

825 
__IO
 
ušt32_t
 
SCRATCHPTR
;

827 
__I
 
ušt32_t
 
RESERVED6
[697];

828 
__IO
 
ušt32_t
 
POWER
;

829 } 
	tNRF_AAR_Ty³
;

842 
__O
 
ušt32_t
 
TASKS_KSGEN
;

844 
__O
 
ušt32_t
 
TASKS_CRYPT
;

846 
__O
 
ušt32_t
 
TASKS_STOP
;

847 
__I
 
ušt32_t
 
RESERVED0
[61];

848 
__IO
 
ušt32_t
 
EVENTS_ENDKSGEN
;

849 
__IO
 
ušt32_t
 
EVENTS_ENDCRYPT
;

850 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

851 
__I
 
ušt32_t
 
RESERVED1
[61];

852 
__IO
 
ušt32_t
 
SHORTS
;

853 
__I
 
ušt32_t
 
RESERVED2
[64];

854 
__IO
 
ušt32_t
 
INTENSET
;

855 
__IO
 
ušt32_t
 
INTENCLR
;

856 
__I
 
ušt32_t
 
RESERVED3
[61];

857 
__I
 
ušt32_t
 
MICSTATUS
;

858 
__I
 
ušt32_t
 
RESERVED4
[63];

859 
__IO
 
ušt32_t
 
ENABLE
;

860 
__IO
 
ušt32_t
 
MODE
;

861 
__IO
 
ušt32_t
 
CNFPTR
;

862 
__IO
 
ušt32_t
 
INPTR
;

863 
__IO
 
ušt32_t
 
OUTPTR
;

864 
__IO
 
ušt32_t
 
SCRATCHPTR
;

866 
__I
 
ušt32_t
 
RESERVED5
[697];

867 
__IO
 
ušt32_t
 
POWER
;

868 } 
	tNRF_CCM_Ty³
;

881 
__O
 
ušt32_t
 
TASKS_START
;

882 
__I
 
ušt32_t
 
RESERVED0
[63];

883 
__IO
 
ušt32_t
 
EVENTS_TIMEOUT
;

884 
__I
 
ušt32_t
 
RESERVED1
[128];

885 
__IO
 
ušt32_t
 
INTENSET
;

886 
__IO
 
ušt32_t
 
INTENCLR
;

887 
__I
 
ušt32_t
 
RESERVED2
[61];

888 
__I
 
ušt32_t
 
RUNSTATUS
;

889 
__I
 
ušt32_t
 
REQSTATUS
;

890 
__I
 
ušt32_t
 
RESERVED3
[63];

891 
__IO
 
ušt32_t
 
CRV
;

892 
__IO
 
ušt32_t
 
RREN
;

893 
__IO
 
ušt32_t
 
CONFIG
;

894 
__I
 
ušt32_t
 
RESERVED4
[60];

895 
__O
 
ušt32_t
 
RR
[8];

896 
__I
 
ušt32_t
 
RESERVED5
[631];

897 
__IO
 
ušt32_t
 
POWER
;

898 } 
	tNRF_WDT_Ty³
;

911 
__O
 
ušt32_t
 
TASKS_START
;

912 
__O
 
ušt32_t
 
TASKS_STOP
;

913 
__O
 
ušt32_t
 
TASKS_READCLRACC
;

915 
__I
 
ušt32_t
 
RESERVED0
[61];

916 
__IO
 
ušt32_t
 
EVENTS_SAMPLERDY
;

917 
__IO
 
ušt32_t
 
EVENTS_REPORTRDY
;

919 
__IO
 
ušt32_t
 
EVENTS_ACCOF
;

920 
__I
 
ušt32_t
 
RESERVED1
[61];

921 
__IO
 
ušt32_t
 
SHORTS
;

922 
__I
 
ušt32_t
 
RESERVED2
[64];

923 
__IO
 
ušt32_t
 
INTENSET
;

924 
__IO
 
ušt32_t
 
INTENCLR
;

925 
__I
 
ušt32_t
 
RESERVED3
[125];

926 
__IO
 
ušt32_t
 
ENABLE
;

927 
__IO
 
ušt32_t
 
LEDPOL
;

928 
__IO
 
ušt32_t
 
SAMPLEPER
;

929 
__I
 
št32_t
 
SAMPLE
;

930 
__IO
 
ušt32_t
 
REPORTPER
;

931 
__I
 
št32_t
 
ACC
;

932 
__I
 
št32_t
 
ACCREAD
;

934 
__IO
 
ušt32_t
 
PSELLED
;

935 
__IO
 
ušt32_t
 
PSELA
;

936 
__IO
 
ušt32_t
 
PSELB
;

937 
__IO
 
ušt32_t
 
DBFEN
;

938 
__I
 
ušt32_t
 
RESERVED4
[5];

939 
__IO
 
ušt32_t
 
LEDPRE
;

940 
__I
 
ušt32_t
 
ACCDBL
;

941 
__I
 
ušt32_t
 
ACCDBLREAD
;

943 
__I
 
ušt32_t
 
RESERVED5
[684];

944 
__IO
 
ušt32_t
 
POWER
;

945 } 
	tNRF_QDEC_Ty³
;

958 
__O
 
ušt32_t
 
TASKS_START
;

959 
__O
 
ušt32_t
 
TASKS_STOP
;

960 
__O
 
ušt32_t
 
TASKS_SAMPLE
;

961 
__I
 
ušt32_t
 
RESERVED0
[61];

962 
__IO
 
ušt32_t
 
EVENTS_READY
;

963 
__IO
 
ušt32_t
 
EVENTS_DOWN
;

964 
__IO
 
ušt32_t
 
EVENTS_UP
;

965 
__IO
 
ušt32_t
 
EVENTS_CROSS
;

966 
__I
 
ušt32_t
 
RESERVED1
[60];

967 
__IO
 
ušt32_t
 
SHORTS
;

968 
__I
 
ušt32_t
 
RESERVED2
[64];

969 
__IO
 
ušt32_t
 
INTENSET
;

970 
__IO
 
ušt32_t
 
INTENCLR
;

971 
__I
 
ušt32_t
 
RESERVED3
[61];

972 
__I
 
ušt32_t
 
RESULT
;

973 
__I
 
ušt32_t
 
RESERVED4
[63];

974 
__IO
 
ušt32_t
 
ENABLE
;

975 
__IO
 
ušt32_t
 
PSEL
;

976 
__IO
 
ušt32_t
 
REFSEL
;

977 
__IO
 
ušt32_t
 
EXTREFSEL
;

978 
__I
 
ušt32_t
 
RESERVED5
[4];

979 
__IO
 
ušt32_t
 
ANADETECT
;

980 
__I
 
ušt32_t
 
RESERVED6
[694];

981 
__IO
 
ušt32_t
 
POWER
;

982 } 
	tNRF_LPCOMP_Ty³
;

995 
__I
 
ušt32_t
 
UNUSED
;

996 } 
	tNRF_SWI_Ty³
;

1009 
__I
 
ušt32_t
 
RESERVED0
[256];

1010 
__I
 
ušt32_t
 
READY
;

1011 
__I
 
ušt32_t
 
RESERVED1
[64];

1012 
__IO
 
ušt32_t
 
CONFIG
;

1013 
__IO
 
ušt32_t
 
ERASEPAGE
;

1014 
__IO
 
ušt32_t
 
ERASEALL
;

1015 
__IO
 
ušt32_t
 
ERASEPROTECTEDPAGE
;

1016 
__IO
 
ušt32_t
 
ERASEUICR
;

1017 } 
	tNRF_NVMC_Ty³
;

1030 
PPI_TASKS_CHG_Ty³
 
TASKS_CHG
[4];

1031 
__I
 
ušt32_t
 
RESERVED0
[312];

1032 
__IO
 
ušt32_t
 
CHEN
;

1033 
__IO
 
ušt32_t
 
CHENSET
;

1034 
__IO
 
ušt32_t
 
CHENCLR
;

1035 
__I
 
ušt32_t
 
RESERVED1
;

1036 
PPI_CH_Ty³
 
CH
[16];

1037 
__I
 
ušt32_t
 
RESERVED2
[156];

1038 
__IO
 
ušt32_t
 
CHG
[4];

1039 } 
	tNRF_PPI_Ty³
;

1052 
__I
 
ušt32_t
 
RESERVED0
[4];

1053 
__I
 
ušt32_t
 
CODEPAGESIZE
;

1054 
__I
 
ušt32_t
 
CODESIZE
;

1055 
__I
 
ušt32_t
 
RBD
;

1056 
__I
 
ušt32_t
 
RESERVED1
[3];

1057 
__I
 
ušt32_t
 
CLENR0
;

1058 
__I
 
ušt32_t
 
PPFC
;

1059 
__I
 
ušt32_t
 
RESERVED2
;

1060 
__I
 
ušt32_t
 
NUMRAMBLOCK
;

1063 
__I
 
ušt32_t
 
SIZERAMBLOCK
[4];

1066 
__I
 
ušt32_t
 
SIZERAMBLOCKS
;

1068 
__I
 
ušt32_t
 
RESERVED3
[5];

1069 
__I
 
ušt32_t
 
CONFIGID
;

1070 
__I
 
ušt32_t
 
DEVICEID
[2];

1071 
__I
 
ušt32_t
 
RESERVED4
[6];

1072 
__I
 
ušt32_t
 
ER
[4];

1073 
__I
 
ušt32_t
 
IR
[4];

1074 
__I
 
ušt32_t
 
DEVICEADDRTYPE
;

1075 
__I
 
ušt32_t
 
DEVICEADDR
[2];

1076 
__I
 
ušt32_t
 
OVERRIDEEN
;

1077 
__I
 
ušt32_t
 
NRF_1MBIT
[5];

1079 
__I
 
ušt32_t
 
RESERVED5
[10];

1080 
__I
 
ušt32_t
 
BLE_1MBIT
[5];

1082 } 
	tNRF_FICR_Ty³
;

1095 
__IO
 
ušt32_t
 
CLENR0
;

1096 
__IO
 
ušt32_t
 
RBPCONF
;

1097 
__IO
 
ušt32_t
 
XTALFREQ
;

1098 
__I
 
ušt32_t
 
RESERVED0
;

1099 
__I
 
ušt32_t
 
FWID
;

1100 
__IO
 
ušt32_t
 
BOOTLOADERADDR
;

1101 } 
	tNRF_UICR_Ty³
;

1114 
__I
 
ušt32_t
 
RESERVED0
[321];

1115 
__IO
 
ušt32_t
 
OUT
;

1116 
__IO
 
ušt32_t
 
OUTSET
;

1117 
__IO
 
ušt32_t
 
OUTCLR
;

1118 
__I
 
ušt32_t
 
IN
;

1119 
__IO
 
ušt32_t
 
DIR
;

1120 
__IO
 
ušt32_t
 
DIRSET
;

1121 
__IO
 
ušt32_t
 
DIRCLR
;

1122 
__I
 
ušt32_t
 
RESERVED1
[120];

1123 
__IO
 
ušt32_t
 
PIN_CNF
[32];

1124 } 
	tNRF_GPIO_Ty³
;

1128 #ià
defšed
(
__CC_ARM
)

1129 #´agm¨
pÝ


1130 #–ià
defšed
(
__ICCARM__
)

1132 #–ià
defšed
(
__GNUC__
)

1134 #–ià
defšed
(
__TMS470__
)

1136 #–ià
defšed
(
__TASKING__
)

1137 #´agm¨
w¬nšg
 
»¡Üe


1139 #w¬nšg 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


1149 
	#NRF_POWER_BASE
 0x40000000UL

	)

1150 
	#NRF_CLOCK_BASE
 0x40000000UL

	)

1151 
	#NRF_MPU_BASE
 0x40000000UL

	)

1152 
	#NRF_PU_BASE
 0x40000000UL

	)

1153 
	#NRF_AMLI_BASE
 0x40000000UL

	)

1154 
	#NRF_RADIO_BASE
 0x40001000UL

	)

1155 
	#NRF_UART0_BASE
 0x40002000UL

	)

1156 
	#NRF_SPI0_BASE
 0x40003000UL

	)

1157 
	#NRF_TWI0_BASE
 0x40003000UL

	)

1158 
	#NRF_SPI1_BASE
 0x40004000UL

	)

1159 
	#NRF_TWI1_BASE
 0x40004000UL

	)

1160 
	#NRF_SPIS1_BASE
 0x40004000UL

	)

1161 
	#NRF_GPIOTE_BASE
 0x40006000UL

	)

1162 
	#NRF_ADC_BASE
 0x40007000UL

	)

1163 
	#NRF_TIMER0_BASE
 0x40008000UL

	)

1164 
	#NRF_TIMER1_BASE
 0x40009000UL

	)

1165 
	#NRF_TIMER2_BASE
 0x4000A000UL

	)

1166 
	#NRF_RTC0_BASE
 0x4000B000UL

	)

1167 
	#NRF_TEMP_BASE
 0x4000C000UL

	)

1168 
	#NRF_RNG_BASE
 0x4000D000UL

	)

1169 
	#NRF_ECB_BASE
 0x4000E000UL

	)

1170 
	#NRF_AAR_BASE
 0x4000F000UL

	)

1171 
	#NRF_CCM_BASE
 0x4000F000UL

	)

1172 
	#NRF_WDT_BASE
 0x40010000UL

	)

1173 
	#NRF_RTC1_BASE
 0x40011000UL

	)

1174 
	#NRF_QDEC_BASE
 0x40012000UL

	)

1175 
	#NRF_LPCOMP_BASE
 0x40013000UL

	)

1176 
	#NRF_SWI_BASE
 0x40014000UL

	)

1177 
	#NRF_NVMC_BASE
 0x4001E000UL

	)

1178 
	#NRF_PPI_BASE
 0x4001F000UL

	)

1179 
	#NRF_FICR_BASE
 0x10000000UL

	)

1180 
	#NRF_UICR_BASE
 0x10001000UL

	)

1181 
	#NRF_GPIO_BASE
 0x50000000UL

	)

1188 
	#NRF_POWER
 ((
NRF_POWER_Ty³
 *è
NRF_POWER_BASE
)

	)

1189 
	#NRF_CLOCK
 ((
NRF_CLOCK_Ty³
 *è
NRF_CLOCK_BASE
)

	)

1190 
	#NRF_MPU
 ((
NRF_MPU_Ty³
 *è
NRF_MPU_BASE
)

	)

1191 
	#NRF_PU
 ((
NRF_PU_Ty³
 *è
NRF_PU_BASE
)

	)

1192 
	#NRF_AMLI
 ((
NRF_AMLI_Ty³
 *è
NRF_AMLI_BASE
)

	)

1193 
	#NRF_RADIO
 ((
NRF_RADIO_Ty³
 *è
NRF_RADIO_BASE
)

	)

1194 
	#NRF_UART0
 ((
NRF_UART_Ty³
 *è
NRF_UART0_BASE
)

	)

1195 
	#NRF_SPI0
 ((
NRF_SPI_Ty³
 *è
NRF_SPI0_BASE
)

	)

1196 
	#NRF_TWI0
 ((
NRF_TWI_Ty³
 *è
NRF_TWI0_BASE
)

	)

1197 
	#NRF_SPI1
 ((
NRF_SPI_Ty³
 *è
NRF_SPI1_BASE
)

	)

1198 
	#NRF_TWI1
 ((
NRF_TWI_Ty³
 *è
NRF_TWI1_BASE
)

	)

1199 
	#NRF_SPIS1
 ((
NRF_SPIS_Ty³
 *è
NRF_SPIS1_BASE
)

	)

1200 
	#NRF_GPIOTE
 ((
NRF_GPIOTE_Ty³
 *è
NRF_GPIOTE_BASE
)

	)

1201 
	#NRF_ADC
 ((
NRF_ADC_Ty³
 *è
NRF_ADC_BASE
)

	)

1202 
	#NRF_TIMER0
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER0_BASE
)

	)

1203 
	#NRF_TIMER1
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER1_BASE
)

	)

1204 
	#NRF_TIMER2
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER2_BASE
)

	)

1205 
	#NRF_RTC0
 ((
NRF_RTC_Ty³
 *è
NRF_RTC0_BASE
)

	)

1206 
	#NRF_TEMP
 ((
NRF_TEMP_Ty³
 *è
NRF_TEMP_BASE
)

	)

1207 
	#NRF_RNG
 ((
NRF_RNG_Ty³
 *è
NRF_RNG_BASE
)

	)

1208 
	#NRF_ECB
 ((
NRF_ECB_Ty³
 *è
NRF_ECB_BASE
)

	)

1209 
	#NRF_AAR
 ((
NRF_AAR_Ty³
 *è
NRF_AAR_BASE
)

	)

1210 
	#NRF_CCM
 ((
NRF_CCM_Ty³
 *è
NRF_CCM_BASE
)

	)

1211 
	#NRF_WDT
 ((
NRF_WDT_Ty³
 *è
NRF_WDT_BASE
)

	)

1212 
	#NRF_RTC1
 ((
NRF_RTC_Ty³
 *è
NRF_RTC1_BASE
)

	)

1213 
	#NRF_QDEC
 ((
NRF_QDEC_Ty³
 *è
NRF_QDEC_BASE
)

	)

1214 
	#NRF_LPCOMP
 ((
NRF_LPCOMP_Ty³
 *è
NRF_LPCOMP_BASE
)

	)

1215 
	#NRF_SWI
 ((
NRF_SWI_Ty³
 *è
NRF_SWI_BASE
)

	)

1216 
	#NRF_NVMC
 ((
NRF_NVMC_Ty³
 *è
NRF_NVMC_BASE
)

	)

1217 
	#NRF_PPI
 ((
NRF_PPI_Ty³
 *è
NRF_PPI_BASE
)

	)

1218 
	#NRF_FICR
 ((
NRF_FICR_Ty³
 *è
NRF_FICR_BASE
)

	)

1219 
	#NRF_UICR
 ((
NRF_UICR_Ty³
 *è
NRF_UICR_BASE
)

	)

1220 
	#NRF_GPIO
 ((
NRF_GPIO_Ty³
 *è
NRF_GPIO_BASE
)

	)

1227 #ifdeà
__ýlu¥lus


	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\nrf51_bitfields.h

30 #iâdeà
__NRF51_BITS_H


31 
	#__NRF51_BITS_H


	)

35 
	~<cÜe_cm0.h
>

44 
	#AAR_INTENSET_NOTRESOLVED_Pos
 (2ULè

	)

45 
	#AAR_INTENSET_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_NOTRESOLVED_Pos
è

	)

46 
	#AAR_INTENSET_NOTRESOLVED_Di§bËd
 (0ULè

	)

47 
	#AAR_INTENSET_NOTRESOLVED_EÇbËd
 (1ULè

	)

48 
	#AAR_INTENSET_NOTRESOLVED_S‘
 (1ULè

	)

51 
	#AAR_INTENSET_RESOLVED_Pos
 (1ULè

	)

52 
	#AAR_INTENSET_RESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_RESOLVED_Pos
è

	)

53 
	#AAR_INTENSET_RESOLVED_Di§bËd
 (0ULè

	)

54 
	#AAR_INTENSET_RESOLVED_EÇbËd
 (1ULè

	)

55 
	#AAR_INTENSET_RESOLVED_S‘
 (1ULè

	)

58 
	#AAR_INTENSET_END_Pos
 (0ULè

	)

59 
	#AAR_INTENSET_END_Msk
 (0x1UL << 
AAR_INTENSET_END_Pos
è

	)

60 
	#AAR_INTENSET_END_Di§bËd
 (0ULè

	)

61 
	#AAR_INTENSET_END_EÇbËd
 (1ULè

	)

62 
	#AAR_INTENSET_END_S‘
 (1ULè

	)

68 
	#AAR_INTENCLR_NOTRESOLVED_Pos
 (2ULè

	)

69 
	#AAR_INTENCLR_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_NOTRESOLVED_Pos
è

	)

70 
	#AAR_INTENCLR_NOTRESOLVED_Di§bËd
 (0ULè

	)

71 
	#AAR_INTENCLR_NOTRESOLVED_EÇbËd
 (1ULè

	)

72 
	#AAR_INTENCLR_NOTRESOLVED_CË¬
 (1ULè

	)

75 
	#AAR_INTENCLR_RESOLVED_Pos
 (1ULè

	)

76 
	#AAR_INTENCLR_RESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_RESOLVED_Pos
è

	)

77 
	#AAR_INTENCLR_RESOLVED_Di§bËd
 (0ULè

	)

78 
	#AAR_INTENCLR_RESOLVED_EÇbËd
 (1ULè

	)

79 
	#AAR_INTENCLR_RESOLVED_CË¬
 (1ULè

	)

82 
	#AAR_INTENCLR_END_Pos
 (0ULè

	)

83 
	#AAR_INTENCLR_END_Msk
 (0x1UL << 
AAR_INTENCLR_END_Pos
è

	)

84 
	#AAR_INTENCLR_END_Di§bËd
 (0ULè

	)

85 
	#AAR_INTENCLR_END_EÇbËd
 (1ULè

	)

86 
	#AAR_INTENCLR_END_CË¬
 (1ULè

	)

92 
	#AAR_STATUS_STATUS_Pos
 (0ULè

	)

93 
	#AAR_STATUS_STATUS_Msk
 (0xFUL << 
AAR_STATUS_STATUS_Pos
è

	)

99 
	#AAR_ENABLE_ENABLE_Pos
 (0ULè

	)

100 
	#AAR_ENABLE_ENABLE_Msk
 (0x3UL << 
AAR_ENABLE_ENABLE_Pos
è

	)

101 
	#AAR_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

102 
	#AAR_ENABLE_ENABLE_EÇbËd
 (0x03ULè

	)

108 
	#AAR_NIRK_NIRK_Pos
 (0ULè

	)

109 
	#AAR_NIRK_NIRK_Msk
 (0x1FUL << 
AAR_NIRK_NIRK_Pos
è

	)

115 
	#AAR_POWER_POWER_Pos
 (0ULè

	)

116 
	#AAR_POWER_POWER_Msk
 (0x1UL << 
AAR_POWER_POWER_Pos
è

	)

117 
	#AAR_POWER_POWER_Di§bËd
 (0ULè

	)

118 
	#AAR_POWER_POWER_EÇbËd
 (1ULè

	)

128 
	#ADC_INTENSET_END_Pos
 (0ULè

	)

129 
	#ADC_INTENSET_END_Msk
 (0x1UL << 
ADC_INTENSET_END_Pos
è

	)

130 
	#ADC_INTENSET_END_Di§bËd
 (0ULè

	)

131 
	#ADC_INTENSET_END_EÇbËd
 (1ULè

	)

132 
	#ADC_INTENSET_END_S‘
 (1ULè

	)

138 
	#ADC_INTENCLR_END_Pos
 (0ULè

	)

139 
	#ADC_INTENCLR_END_Msk
 (0x1UL << 
ADC_INTENCLR_END_Pos
è

	)

140 
	#ADC_INTENCLR_END_Di§bËd
 (0ULè

	)

141 
	#ADC_INTENCLR_END_EÇbËd
 (1ULè

	)

142 
	#ADC_INTENCLR_END_CË¬
 (1ULè

	)

148 
	#ADC_BUSY_BUSY_Pos
 (0ULè

	)

149 
	#ADC_BUSY_BUSY_Msk
 (0x1UL << 
ADC_BUSY_BUSY_Pos
è

	)

150 
	#ADC_BUSY_BUSY_R—dy
 (0ULè

	)

151 
	#ADC_BUSY_BUSY_Busy
 (1ULè

	)

157 
	#ADC_ENABLE_ENABLE_Pos
 (0ULè

	)

158 
	#ADC_ENABLE_ENABLE_Msk
 (0x3UL << 
ADC_ENABLE_ENABLE_Pos
è

	)

159 
	#ADC_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

160 
	#ADC_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

166 
	#ADC_CONFIG_EXTREFSEL_Pos
 (16ULè

	)

167 
	#ADC_CONFIG_EXTREFSEL_Msk
 (0x3UL << 
ADC_CONFIG_EXTREFSEL_Pos
è

	)

168 
	#ADC_CONFIG_EXTREFSEL_NÚe
 (0ULè

	)

169 
	#ADC_CONFIG_EXTREFSEL_AÇlogReã»nû0
 (1ULè

	)

170 
	#ADC_CONFIG_EXTREFSEL_AÇlogReã»nû1
 (2ULè

	)

173 
	#ADC_CONFIG_PSEL_Pos
 (8ULè

	)

174 
	#ADC_CONFIG_PSEL_Msk
 (0xFFUL << 
ADC_CONFIG_PSEL_Pos
è

	)

175 
	#ADC_CONFIG_PSEL_Di§bËd
 (0ULè

	)

176 
	#ADC_CONFIG_PSEL_AÇlogIÅut0
 (1ULè

	)

177 
	#ADC_CONFIG_PSEL_AÇlogIÅut1
 (2ULè

	)

178 
	#ADC_CONFIG_PSEL_AÇlogIÅut2
 (4ULè

	)

179 
	#ADC_CONFIG_PSEL_AÇlogIÅut3
 (8ULè

	)

180 
	#ADC_CONFIG_PSEL_AÇlogIÅut4
 (16ULè

	)

181 
	#ADC_CONFIG_PSEL_AÇlogIÅut5
 (32ULè

	)

182 
	#ADC_CONFIG_PSEL_AÇlogIÅut6
 (64ULè

	)

183 
	#ADC_CONFIG_PSEL_AÇlogIÅut7
 (128ULè

	)

186 
	#ADC_CONFIG_REFSEL_Pos
 (5ULè

	)

187 
	#ADC_CONFIG_REFSEL_Msk
 (0x3UL << 
ADC_CONFIG_REFSEL_Pos
è

	)

188 
	#ADC_CONFIG_REFSEL_VBG
 (0x00ULè

	)

189 
	#ADC_CONFIG_REFSEL_Ex‹º®
 (0x01ULè

	)

190 
	#ADC_CONFIG_REFSEL_SuµlyOÃH®fP»sÿlšg
 (0x02ULè

	)

191 
	#ADC_CONFIG_REFSEL_SuµlyOÃThœdP»sÿlšg
 (0x03ULè

	)

194 
	#ADC_CONFIG_INPSEL_Pos
 (2ULè

	)

195 
	#ADC_CONFIG_INPSEL_Msk
 (0x7UL << 
ADC_CONFIG_INPSEL_Pos
è

	)

196 
	#ADC_CONFIG_INPSEL_AÇlogIÅutNoP»sÿlšg
 (0x00ULè

	)

197 
	#ADC_CONFIG_INPSEL_AÇlogIÅutTwoThœdsP»sÿlšg
 (0x01ULè

	)

198 
	#ADC_CONFIG_INPSEL_AÇlogIÅutOÃThœdP»sÿlšg
 (0x02ULè

	)

199 
	#ADC_CONFIG_INPSEL_SuµlyTwoThœdsP»sÿlšg
 (0x05ULè

	)

200 
	#ADC_CONFIG_INPSEL_SuµlyOÃThœdP»sÿlšg
 (0x06ULè

	)

203 
	#ADC_CONFIG_RES_Pos
 (0ULè

	)

204 
	#ADC_CONFIG_RES_Msk
 (0x3UL << 
ADC_CONFIG_RES_Pos
è

	)

205 
	#ADC_CONFIG_RES_8b™
 (0x00ULè

	)

206 
	#ADC_CONFIG_RES_9b™
 (0x01ULè

	)

207 
	#ADC_CONFIG_RES_10b™
 (0x02ULè

	)

213 
	#ADC_RESULT_RESULT_Pos
 (0ULè

	)

214 
	#ADC_RESULT_RESULT_Msk
 (0x3FFUL << 
ADC_RESULT_RESULT_Pos
è

	)

220 
	#ADC_POWER_POWER_Pos
 (0ULè

	)

221 
	#ADC_POWER_POWER_Msk
 (0x1UL << 
ADC_POWER_POWER_Pos
è

	)

222 
	#ADC_POWER_POWER_Di§bËd
 (0ULè

	)

223 
	#ADC_POWER_POWER_EÇbËd
 (1ULè

	)

233 
	#AMLI_RAMPRI_CPU0_RAM7_Pos
 (28ULè

	)

234 
	#AMLI_RAMPRI_CPU0_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM7_Pos
è

	)

235 
	#AMLI_RAMPRI_CPU0_RAM7_Pri0
 (0x0ULè

	)

236 
	#AMLI_RAMPRI_CPU0_RAM7_Pri2
 (0x2ULè

	)

237 
	#AMLI_RAMPRI_CPU0_RAM7_Pri4
 (0x4ULè

	)

238 
	#AMLI_RAMPRI_CPU0_RAM7_Pri6
 (0x6ULè

	)

239 
	#AMLI_RAMPRI_CPU0_RAM7_Pri8
 (0x8ULè

	)

240 
	#AMLI_RAMPRI_CPU0_RAM7_Pri10
 (0xAULè

	)

241 
	#AMLI_RAMPRI_CPU0_RAM7_Pri12
 (0xCULè

	)

242 
	#AMLI_RAMPRI_CPU0_RAM7_Pri14
 (0xEULè

	)

245 
	#AMLI_RAMPRI_CPU0_RAM6_Pos
 (24ULè

	)

246 
	#AMLI_RAMPRI_CPU0_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM6_Pos
è

	)

247 
	#AMLI_RAMPRI_CPU0_RAM6_Pri0
 (0x0ULè

	)

248 
	#AMLI_RAMPRI_CPU0_RAM6_Pri2
 (0x2ULè

	)

249 
	#AMLI_RAMPRI_CPU0_RAM6_Pri4
 (0x4ULè

	)

250 
	#AMLI_RAMPRI_CPU0_RAM6_Pri6
 (0x6ULè

	)

251 
	#AMLI_RAMPRI_CPU0_RAM6_Pri8
 (0x8ULè

	)

252 
	#AMLI_RAMPRI_CPU0_RAM6_Pri10
 (0xAULè

	)

253 
	#AMLI_RAMPRI_CPU0_RAM6_Pri12
 (0xCULè

	)

254 
	#AMLI_RAMPRI_CPU0_RAM6_Pri14
 (0xEULè

	)

257 
	#AMLI_RAMPRI_CPU0_RAM5_Pos
 (20ULè

	)

258 
	#AMLI_RAMPRI_CPU0_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM5_Pos
è

	)

259 
	#AMLI_RAMPRI_CPU0_RAM5_Pri0
 (0x0ULè

	)

260 
	#AMLI_RAMPRI_CPU0_RAM5_Pri2
 (0x2ULè

	)

261 
	#AMLI_RAMPRI_CPU0_RAM5_Pri4
 (0x4ULè

	)

262 
	#AMLI_RAMPRI_CPU0_RAM5_Pri6
 (0x6ULè

	)

263 
	#AMLI_RAMPRI_CPU0_RAM5_Pri8
 (0x8ULè

	)

264 
	#AMLI_RAMPRI_CPU0_RAM5_Pri10
 (0xAULè

	)

265 
	#AMLI_RAMPRI_CPU0_RAM5_Pri12
 (0xCULè

	)

266 
	#AMLI_RAMPRI_CPU0_RAM5_Pri14
 (0xEULè

	)

269 
	#AMLI_RAMPRI_CPU0_RAM4_Pos
 (16ULè

	)

270 
	#AMLI_RAMPRI_CPU0_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM4_Pos
è

	)

271 
	#AMLI_RAMPRI_CPU0_RAM4_Pri0
 (0x0ULè

	)

272 
	#AMLI_RAMPRI_CPU0_RAM4_Pri2
 (0x2ULè

	)

273 
	#AMLI_RAMPRI_CPU0_RAM4_Pri4
 (0x4ULè

	)

274 
	#AMLI_RAMPRI_CPU0_RAM4_Pri6
 (0x6ULè

	)

275 
	#AMLI_RAMPRI_CPU0_RAM4_Pri8
 (0x8ULè

	)

276 
	#AMLI_RAMPRI_CPU0_RAM4_Pri10
 (0xAULè

	)

277 
	#AMLI_RAMPRI_CPU0_RAM4_Pri12
 (0xCULè

	)

278 
	#AMLI_RAMPRI_CPU0_RAM4_Pri14
 (0xEULè

	)

281 
	#AMLI_RAMPRI_CPU0_RAM3_Pos
 (12ULè

	)

282 
	#AMLI_RAMPRI_CPU0_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM3_Pos
è

	)

283 
	#AMLI_RAMPRI_CPU0_RAM3_Pri0
 (0x0ULè

	)

284 
	#AMLI_RAMPRI_CPU0_RAM3_Pri2
 (0x2ULè

	)

285 
	#AMLI_RAMPRI_CPU0_RAM3_Pri4
 (0x4ULè

	)

286 
	#AMLI_RAMPRI_CPU0_RAM3_Pri6
 (0x6ULè

	)

287 
	#AMLI_RAMPRI_CPU0_RAM3_Pri8
 (0x8ULè

	)

288 
	#AMLI_RAMPRI_CPU0_RAM3_Pri10
 (0xAULè

	)

289 
	#AMLI_RAMPRI_CPU0_RAM3_Pri12
 (0xCULè

	)

290 
	#AMLI_RAMPRI_CPU0_RAM3_Pri14
 (0xEULè

	)

293 
	#AMLI_RAMPRI_CPU0_RAM2_Pos
 (8ULè

	)

294 
	#AMLI_RAMPRI_CPU0_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM2_Pos
è

	)

295 
	#AMLI_RAMPRI_CPU0_RAM2_Pri0
 (0x0ULè

	)

296 
	#AMLI_RAMPRI_CPU0_RAM2_Pri2
 (0x2ULè

	)

297 
	#AMLI_RAMPRI_CPU0_RAM2_Pri4
 (0x4ULè

	)

298 
	#AMLI_RAMPRI_CPU0_RAM2_Pri6
 (0x6ULè

	)

299 
	#AMLI_RAMPRI_CPU0_RAM2_Pri8
 (0x8ULè

	)

300 
	#AMLI_RAMPRI_CPU0_RAM2_Pri10
 (0xAULè

	)

301 
	#AMLI_RAMPRI_CPU0_RAM2_Pri12
 (0xCULè

	)

302 
	#AMLI_RAMPRI_CPU0_RAM2_Pri14
 (0xEULè

	)

305 
	#AMLI_RAMPRI_CPU0_RAM1_Pos
 (4ULè

	)

306 
	#AMLI_RAMPRI_CPU0_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM1_Pos
è

	)

307 
	#AMLI_RAMPRI_CPU0_RAM1_Pri0
 (0x0ULè

	)

308 
	#AMLI_RAMPRI_CPU0_RAM1_Pri2
 (0x2ULè

	)

309 
	#AMLI_RAMPRI_CPU0_RAM1_Pri4
 (0x4ULè

	)

310 
	#AMLI_RAMPRI_CPU0_RAM1_Pri6
 (0x6ULè

	)

311 
	#AMLI_RAMPRI_CPU0_RAM1_Pri8
 (0x8ULè

	)

312 
	#AMLI_RAMPRI_CPU0_RAM1_Pri10
 (0xAULè

	)

313 
	#AMLI_RAMPRI_CPU0_RAM1_Pri12
 (0xCULè

	)

314 
	#AMLI_RAMPRI_CPU0_RAM1_Pri14
 (0xEULè

	)

317 
	#AMLI_RAMPRI_CPU0_RAM0_Pos
 (0ULè

	)

318 
	#AMLI_RAMPRI_CPU0_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM0_Pos
è

	)

319 
	#AMLI_RAMPRI_CPU0_RAM0_Pri0
 (0x0ULè

	)

320 
	#AMLI_RAMPRI_CPU0_RAM0_Pri2
 (0x2ULè

	)

321 
	#AMLI_RAMPRI_CPU0_RAM0_Pri4
 (0x4ULè

	)

322 
	#AMLI_RAMPRI_CPU0_RAM0_Pri6
 (0x6ULè

	)

323 
	#AMLI_RAMPRI_CPU0_RAM0_Pri8
 (0x8ULè

	)

324 
	#AMLI_RAMPRI_CPU0_RAM0_Pri10
 (0xAULè

	)

325 
	#AMLI_RAMPRI_CPU0_RAM0_Pri12
 (0xCULè

	)

326 
	#AMLI_RAMPRI_CPU0_RAM0_Pri14
 (0xEULè

	)

332 
	#AMLI_RAMPRI_SPIS1_RAM7_Pos
 (28ULè

	)

333 
	#AMLI_RAMPRI_SPIS1_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM7_Pos
è

	)

334 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri0
 (0x0ULè

	)

335 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri2
 (0x2ULè

	)

336 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri4
 (0x4ULè

	)

337 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri6
 (0x6ULè

	)

338 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri8
 (0x8ULè

	)

339 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri10
 (0xAULè

	)

340 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri12
 (0xCULè

	)

341 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri14
 (0xEULè

	)

344 
	#AMLI_RAMPRI_SPIS1_RAM6_Pos
 (24ULè

	)

345 
	#AMLI_RAMPRI_SPIS1_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM6_Pos
è

	)

346 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri0
 (0x0ULè

	)

347 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri2
 (0x2ULè

	)

348 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri4
 (0x4ULè

	)

349 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri6
 (0x6ULè

	)

350 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri8
 (0x8ULè

	)

351 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri10
 (0xAULè

	)

352 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri12
 (0xCULè

	)

353 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri14
 (0xEULè

	)

356 
	#AMLI_RAMPRI_SPIS1_RAM5_Pos
 (20ULè

	)

357 
	#AMLI_RAMPRI_SPIS1_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM5_Pos
è

	)

358 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri0
 (0x0ULè

	)

359 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri2
 (0x2ULè

	)

360 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri4
 (0x4ULè

	)

361 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri6
 (0x6ULè

	)

362 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri8
 (0x8ULè

	)

363 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri10
 (0xAULè

	)

364 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri12
 (0xCULè

	)

365 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri14
 (0xEULè

	)

368 
	#AMLI_RAMPRI_SPIS1_RAM4_Pos
 (16ULè

	)

369 
	#AMLI_RAMPRI_SPIS1_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM4_Pos
è

	)

370 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri0
 (0x0ULè

	)

371 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri2
 (0x2ULè

	)

372 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri4
 (0x4ULè

	)

373 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri6
 (0x6ULè

	)

374 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri8
 (0x8ULè

	)

375 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri10
 (0xAULè

	)

376 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri12
 (0xCULè

	)

377 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri14
 (0xEULè

	)

380 
	#AMLI_RAMPRI_SPIS1_RAM3_Pos
 (12ULè

	)

381 
	#AMLI_RAMPRI_SPIS1_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM3_Pos
è

	)

382 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri0
 (0x0ULè

	)

383 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri2
 (0x2ULè

	)

384 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri4
 (0x4ULè

	)

385 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri6
 (0x6ULè

	)

386 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri8
 (0x8ULè

	)

387 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri10
 (0xAULè

	)

388 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri12
 (0xCULè

	)

389 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri14
 (0xEULè

	)

392 
	#AMLI_RAMPRI_SPIS1_RAM2_Pos
 (8ULè

	)

393 
	#AMLI_RAMPRI_SPIS1_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM2_Pos
è

	)

394 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri0
 (0x0ULè

	)

395 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri2
 (0x2ULè

	)

396 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri4
 (0x4ULè

	)

397 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri6
 (0x6ULè

	)

398 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri8
 (0x8ULè

	)

399 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri10
 (0xAULè

	)

400 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri12
 (0xCULè

	)

401 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri14
 (0xEULè

	)

404 
	#AMLI_RAMPRI_SPIS1_RAM1_Pos
 (4ULè

	)

405 
	#AMLI_RAMPRI_SPIS1_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM1_Pos
è

	)

406 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri0
 (0x0ULè

	)

407 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri2
 (0x2ULè

	)

408 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri4
 (0x4ULè

	)

409 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri6
 (0x6ULè

	)

410 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri8
 (0x8ULè

	)

411 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri10
 (0xAULè

	)

412 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri12
 (0xCULè

	)

413 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri14
 (0xEULè

	)

416 
	#AMLI_RAMPRI_SPIS1_RAM0_Pos
 (0ULè

	)

417 
	#AMLI_RAMPRI_SPIS1_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM0_Pos
è

	)

418 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri0
 (0x0ULè

	)

419 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri2
 (0x2ULè

	)

420 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri4
 (0x4ULè

	)

421 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri6
 (0x6ULè

	)

422 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri8
 (0x8ULè

	)

423 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri10
 (0xAULè

	)

424 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri12
 (0xCULè

	)

425 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri14
 (0xEULè

	)

431 
	#AMLI_RAMPRI_RADIO_RAM7_Pos
 (28ULè

	)

432 
	#AMLI_RAMPRI_RADIO_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM7_Pos
è

	)

433 
	#AMLI_RAMPRI_RADIO_RAM7_Pri0
 (0x0ULè

	)

434 
	#AMLI_RAMPRI_RADIO_RAM7_Pri2
 (0x2ULè

	)

435 
	#AMLI_RAMPRI_RADIO_RAM7_Pri4
 (0x4ULè

	)

436 
	#AMLI_RAMPRI_RADIO_RAM7_Pri6
 (0x6ULè

	)

437 
	#AMLI_RAMPRI_RADIO_RAM7_Pri8
 (0x8ULè

	)

438 
	#AMLI_RAMPRI_RADIO_RAM7_Pri10
 (0xAULè

	)

439 
	#AMLI_RAMPRI_RADIO_RAM7_Pri12
 (0xCULè

	)

440 
	#AMLI_RAMPRI_RADIO_RAM7_Pri14
 (0xEULè

	)

443 
	#AMLI_RAMPRI_RADIO_RAM6_Pos
 (24ULè

	)

444 
	#AMLI_RAMPRI_RADIO_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM6_Pos
è

	)

445 
	#AMLI_RAMPRI_RADIO_RAM6_Pri0
 (0x0ULè

	)

446 
	#AMLI_RAMPRI_RADIO_RAM6_Pri2
 (0x2ULè

	)

447 
	#AMLI_RAMPRI_RADIO_RAM6_Pri4
 (0x4ULè

	)

448 
	#AMLI_RAMPRI_RADIO_RAM6_Pri6
 (0x6ULè

	)

449 
	#AMLI_RAMPRI_RADIO_RAM6_Pri8
 (0x8ULè

	)

450 
	#AMLI_RAMPRI_RADIO_RAM6_Pri10
 (0xAULè

	)

451 
	#AMLI_RAMPRI_RADIO_RAM6_Pri12
 (0xCULè

	)

452 
	#AMLI_RAMPRI_RADIO_RAM6_Pri14
 (0xEULè

	)

455 
	#AMLI_RAMPRI_RADIO_RAM5_Pos
 (20ULè

	)

456 
	#AMLI_RAMPRI_RADIO_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM5_Pos
è

	)

457 
	#AMLI_RAMPRI_RADIO_RAM5_Pri0
 (0x0ULè

	)

458 
	#AMLI_RAMPRI_RADIO_RAM5_Pri2
 (0x2ULè

	)

459 
	#AMLI_RAMPRI_RADIO_RAM5_Pri4
 (0x4ULè

	)

460 
	#AMLI_RAMPRI_RADIO_RAM5_Pri6
 (0x6ULè

	)

461 
	#AMLI_RAMPRI_RADIO_RAM5_Pri8
 (0x8ULè

	)

462 
	#AMLI_RAMPRI_RADIO_RAM5_Pri10
 (0xAULè

	)

463 
	#AMLI_RAMPRI_RADIO_RAM5_Pri12
 (0xCULè

	)

464 
	#AMLI_RAMPRI_RADIO_RAM5_Pri14
 (0xEULè

	)

467 
	#AMLI_RAMPRI_RADIO_RAM4_Pos
 (16ULè

	)

468 
	#AMLI_RAMPRI_RADIO_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM4_Pos
è

	)

469 
	#AMLI_RAMPRI_RADIO_RAM4_Pri0
 (0x0ULè

	)

470 
	#AMLI_RAMPRI_RADIO_RAM4_Pri2
 (0x2ULè

	)

471 
	#AMLI_RAMPRI_RADIO_RAM4_Pri4
 (0x4ULè

	)

472 
	#AMLI_RAMPRI_RADIO_RAM4_Pri6
 (0x6ULè

	)

473 
	#AMLI_RAMPRI_RADIO_RAM4_Pri8
 (0x8ULè

	)

474 
	#AMLI_RAMPRI_RADIO_RAM4_Pri10
 (0xAULè

	)

475 
	#AMLI_RAMPRI_RADIO_RAM4_Pri12
 (0xCULè

	)

476 
	#AMLI_RAMPRI_RADIO_RAM4_Pri14
 (0xEULè

	)

479 
	#AMLI_RAMPRI_RADIO_RAM3_Pos
 (12ULè

	)

480 
	#AMLI_RAMPRI_RADIO_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM3_Pos
è

	)

481 
	#AMLI_RAMPRI_RADIO_RAM3_Pri0
 (0x0ULè

	)

482 
	#AMLI_RAMPRI_RADIO_RAM3_Pri2
 (0x2ULè

	)

483 
	#AMLI_RAMPRI_RADIO_RAM3_Pri4
 (0x4ULè

	)

484 
	#AMLI_RAMPRI_RADIO_RAM3_Pri6
 (0x6ULè

	)

485 
	#AMLI_RAMPRI_RADIO_RAM3_Pri8
 (0x8ULè

	)

486 
	#AMLI_RAMPRI_RADIO_RAM3_Pri10
 (0xAULè

	)

487 
	#AMLI_RAMPRI_RADIO_RAM3_Pri12
 (0xCULè

	)

488 
	#AMLI_RAMPRI_RADIO_RAM3_Pri14
 (0xEULè

	)

491 
	#AMLI_RAMPRI_RADIO_RAM2_Pos
 (8ULè

	)

492 
	#AMLI_RAMPRI_RADIO_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM2_Pos
è

	)

493 
	#AMLI_RAMPRI_RADIO_RAM2_Pri0
 (0x0ULè

	)

494 
	#AMLI_RAMPRI_RADIO_RAM2_Pri2
 (0x2ULè

	)

495 
	#AMLI_RAMPRI_RADIO_RAM2_Pri4
 (0x4ULè

	)

496 
	#AMLI_RAMPRI_RADIO_RAM2_Pri6
 (0x6ULè

	)

497 
	#AMLI_RAMPRI_RADIO_RAM2_Pri8
 (0x8ULè

	)

498 
	#AMLI_RAMPRI_RADIO_RAM2_Pri10
 (0xAULè

	)

499 
	#AMLI_RAMPRI_RADIO_RAM2_Pri12
 (0xCULè

	)

500 
	#AMLI_RAMPRI_RADIO_RAM2_Pri14
 (0xEULè

	)

503 
	#AMLI_RAMPRI_RADIO_RAM1_Pos
 (4ULè

	)

504 
	#AMLI_RAMPRI_RADIO_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM1_Pos
è

	)

505 
	#AMLI_RAMPRI_RADIO_RAM1_Pri0
 (0x0ULè

	)

506 
	#AMLI_RAMPRI_RADIO_RAM1_Pri2
 (0x2ULè

	)

507 
	#AMLI_RAMPRI_RADIO_RAM1_Pri4
 (0x4ULè

	)

508 
	#AMLI_RAMPRI_RADIO_RAM1_Pri6
 (0x6ULè

	)

509 
	#AMLI_RAMPRI_RADIO_RAM1_Pri8
 (0x8ULè

	)

510 
	#AMLI_RAMPRI_RADIO_RAM1_Pri10
 (0xAULè

	)

511 
	#AMLI_RAMPRI_RADIO_RAM1_Pri12
 (0xCULè

	)

512 
	#AMLI_RAMPRI_RADIO_RAM1_Pri14
 (0xEULè

	)

515 
	#AMLI_RAMPRI_RADIO_RAM0_Pos
 (0ULè

	)

516 
	#AMLI_RAMPRI_RADIO_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM0_Pos
è

	)

517 
	#AMLI_RAMPRI_RADIO_RAM0_Pri0
 (0x0ULè

	)

518 
	#AMLI_RAMPRI_RADIO_RAM0_Pri2
 (0x2ULè

	)

519 
	#AMLI_RAMPRI_RADIO_RAM0_Pri4
 (0x4ULè

	)

520 
	#AMLI_RAMPRI_RADIO_RAM0_Pri6
 (0x6ULè

	)

521 
	#AMLI_RAMPRI_RADIO_RAM0_Pri8
 (0x8ULè

	)

522 
	#AMLI_RAMPRI_RADIO_RAM0_Pri10
 (0xAULè

	)

523 
	#AMLI_RAMPRI_RADIO_RAM0_Pri12
 (0xCULè

	)

524 
	#AMLI_RAMPRI_RADIO_RAM0_Pri14
 (0xEULè

	)

530 
	#AMLI_RAMPRI_ECB_RAM7_Pos
 (28ULè

	)

531 
	#AMLI_RAMPRI_ECB_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM7_Pos
è

	)

532 
	#AMLI_RAMPRI_ECB_RAM7_Pri0
 (0x0ULè

	)

533 
	#AMLI_RAMPRI_ECB_RAM7_Pri2
 (0x2ULè

	)

534 
	#AMLI_RAMPRI_ECB_RAM7_Pri4
 (0x4ULè

	)

535 
	#AMLI_RAMPRI_ECB_RAM7_Pri6
 (0x6ULè

	)

536 
	#AMLI_RAMPRI_ECB_RAM7_Pri8
 (0x8ULè

	)

537 
	#AMLI_RAMPRI_ECB_RAM7_Pri10
 (0xAULè

	)

538 
	#AMLI_RAMPRI_ECB_RAM7_Pri12
 (0xCULè

	)

539 
	#AMLI_RAMPRI_ECB_RAM7_Pri14
 (0xEULè

	)

542 
	#AMLI_RAMPRI_ECB_RAM6_Pos
 (24ULè

	)

543 
	#AMLI_RAMPRI_ECB_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM6_Pos
è

	)

544 
	#AMLI_RAMPRI_ECB_RAM6_Pri0
 (0x0ULè

	)

545 
	#AMLI_RAMPRI_ECB_RAM6_Pri2
 (0x2ULè

	)

546 
	#AMLI_RAMPRI_ECB_RAM6_Pri4
 (0x4ULè

	)

547 
	#AMLI_RAMPRI_ECB_RAM6_Pri6
 (0x6ULè

	)

548 
	#AMLI_RAMPRI_ECB_RAM6_Pri8
 (0x8ULè

	)

549 
	#AMLI_RAMPRI_ECB_RAM6_Pri10
 (0xAULè

	)

550 
	#AMLI_RAMPRI_ECB_RAM6_Pri12
 (0xCULè

	)

551 
	#AMLI_RAMPRI_ECB_RAM6_Pri14
 (0xEULè

	)

554 
	#AMLI_RAMPRI_ECB_RAM5_Pos
 (20ULè

	)

555 
	#AMLI_RAMPRI_ECB_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM5_Pos
è

	)

556 
	#AMLI_RAMPRI_ECB_RAM5_Pri0
 (0x0ULè

	)

557 
	#AMLI_RAMPRI_ECB_RAM5_Pri2
 (0x2ULè

	)

558 
	#AMLI_RAMPRI_ECB_RAM5_Pri4
 (0x4ULè

	)

559 
	#AMLI_RAMPRI_ECB_RAM5_Pri6
 (0x6ULè

	)

560 
	#AMLI_RAMPRI_ECB_RAM5_Pri8
 (0x8ULè

	)

561 
	#AMLI_RAMPRI_ECB_RAM5_Pri10
 (0xAULè

	)

562 
	#AMLI_RAMPRI_ECB_RAM5_Pri12
 (0xCULè

	)

563 
	#AMLI_RAMPRI_ECB_RAM5_Pri14
 (0xEULè

	)

566 
	#AMLI_RAMPRI_ECB_RAM4_Pos
 (16ULè

	)

567 
	#AMLI_RAMPRI_ECB_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM4_Pos
è

	)

568 
	#AMLI_RAMPRI_ECB_RAM4_Pri0
 (0x0ULè

	)

569 
	#AMLI_RAMPRI_ECB_RAM4_Pri2
 (0x2ULè

	)

570 
	#AMLI_RAMPRI_ECB_RAM4_Pri4
 (0x4ULè

	)

571 
	#AMLI_RAMPRI_ECB_RAM4_Pri6
 (0x6ULè

	)

572 
	#AMLI_RAMPRI_ECB_RAM4_Pri8
 (0x8ULè

	)

573 
	#AMLI_RAMPRI_ECB_RAM4_Pri10
 (0xAULè

	)

574 
	#AMLI_RAMPRI_ECB_RAM4_Pri12
 (0xCULè

	)

575 
	#AMLI_RAMPRI_ECB_RAM4_Pri14
 (0xEULè

	)

578 
	#AMLI_RAMPRI_ECB_RAM3_Pos
 (12ULè

	)

579 
	#AMLI_RAMPRI_ECB_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM3_Pos
è

	)

580 
	#AMLI_RAMPRI_ECB_RAM3_Pri0
 (0x0ULè

	)

581 
	#AMLI_RAMPRI_ECB_RAM3_Pri2
 (0x2ULè

	)

582 
	#AMLI_RAMPRI_ECB_RAM3_Pri4
 (0x4ULè

	)

583 
	#AMLI_RAMPRI_ECB_RAM3_Pri6
 (0x6ULè

	)

584 
	#AMLI_RAMPRI_ECB_RAM3_Pri8
 (0x8ULè

	)

585 
	#AMLI_RAMPRI_ECB_RAM3_Pri10
 (0xAULè

	)

586 
	#AMLI_RAMPRI_ECB_RAM3_Pri12
 (0xCULè

	)

587 
	#AMLI_RAMPRI_ECB_RAM3_Pri14
 (0xEULè

	)

590 
	#AMLI_RAMPRI_ECB_RAM2_Pos
 (8ULè

	)

591 
	#AMLI_RAMPRI_ECB_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM2_Pos
è

	)

592 
	#AMLI_RAMPRI_ECB_RAM2_Pri0
 (0x0ULè

	)

593 
	#AMLI_RAMPRI_ECB_RAM2_Pri2
 (0x2ULè

	)

594 
	#AMLI_RAMPRI_ECB_RAM2_Pri4
 (0x4ULè

	)

595 
	#AMLI_RAMPRI_ECB_RAM2_Pri6
 (0x6ULè

	)

596 
	#AMLI_RAMPRI_ECB_RAM2_Pri8
 (0x8ULè

	)

597 
	#AMLI_RAMPRI_ECB_RAM2_Pri10
 (0xAULè

	)

598 
	#AMLI_RAMPRI_ECB_RAM2_Pri12
 (0xCULè

	)

599 
	#AMLI_RAMPRI_ECB_RAM2_Pri14
 (0xEULè

	)

602 
	#AMLI_RAMPRI_ECB_RAM1_Pos
 (4ULè

	)

603 
	#AMLI_RAMPRI_ECB_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM1_Pos
è

	)

604 
	#AMLI_RAMPRI_ECB_RAM1_Pri0
 (0x0ULè

	)

605 
	#AMLI_RAMPRI_ECB_RAM1_Pri2
 (0x2ULè

	)

606 
	#AMLI_RAMPRI_ECB_RAM1_Pri4
 (0x4ULè

	)

607 
	#AMLI_RAMPRI_ECB_RAM1_Pri6
 (0x6ULè

	)

608 
	#AMLI_RAMPRI_ECB_RAM1_Pri8
 (0x8ULè

	)

609 
	#AMLI_RAMPRI_ECB_RAM1_Pri10
 (0xAULè

	)

610 
	#AMLI_RAMPRI_ECB_RAM1_Pri12
 (0xCULè

	)

611 
	#AMLI_RAMPRI_ECB_RAM1_Pri14
 (0xEULè

	)

614 
	#AMLI_RAMPRI_ECB_RAM0_Pos
 (0ULè

	)

615 
	#AMLI_RAMPRI_ECB_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM0_Pos
è

	)

616 
	#AMLI_RAMPRI_ECB_RAM0_Pri0
 (0x0ULè

	)

617 
	#AMLI_RAMPRI_ECB_RAM0_Pri2
 (0x2ULè

	)

618 
	#AMLI_RAMPRI_ECB_RAM0_Pri4
 (0x4ULè

	)

619 
	#AMLI_RAMPRI_ECB_RAM0_Pri6
 (0x6ULè

	)

620 
	#AMLI_RAMPRI_ECB_RAM0_Pri8
 (0x8ULè

	)

621 
	#AMLI_RAMPRI_ECB_RAM0_Pri10
 (0xAULè

	)

622 
	#AMLI_RAMPRI_ECB_RAM0_Pri12
 (0xCULè

	)

623 
	#AMLI_RAMPRI_ECB_RAM0_Pri14
 (0xEULè

	)

629 
	#AMLI_RAMPRI_CCM_RAM7_Pos
 (28ULè

	)

630 
	#AMLI_RAMPRI_CCM_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM7_Pos
è

	)

631 
	#AMLI_RAMPRI_CCM_RAM7_Pri0
 (0x0ULè

	)

632 
	#AMLI_RAMPRI_CCM_RAM7_Pri2
 (0x2ULè

	)

633 
	#AMLI_RAMPRI_CCM_RAM7_Pri4
 (0x4ULè

	)

634 
	#AMLI_RAMPRI_CCM_RAM7_Pri6
 (0x6ULè

	)

635 
	#AMLI_RAMPRI_CCM_RAM7_Pri8
 (0x8ULè

	)

636 
	#AMLI_RAMPRI_CCM_RAM7_Pri10
 (0xAULè

	)

637 
	#AMLI_RAMPRI_CCM_RAM7_Pri12
 (0xCULè

	)

638 
	#AMLI_RAMPRI_CCM_RAM7_Pri14
 (0xEULè

	)

641 
	#AMLI_RAMPRI_CCM_RAM6_Pos
 (24ULè

	)

642 
	#AMLI_RAMPRI_CCM_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM6_Pos
è

	)

643 
	#AMLI_RAMPRI_CCM_RAM6_Pri0
 (0x0ULè

	)

644 
	#AMLI_RAMPRI_CCM_RAM6_Pri2
 (0x2ULè

	)

645 
	#AMLI_RAMPRI_CCM_RAM6_Pri4
 (0x4ULè

	)

646 
	#AMLI_RAMPRI_CCM_RAM6_Pri6
 (0x6ULè

	)

647 
	#AMLI_RAMPRI_CCM_RAM6_Pri8
 (0x8ULè

	)

648 
	#AMLI_RAMPRI_CCM_RAM6_Pri10
 (0xAULè

	)

649 
	#AMLI_RAMPRI_CCM_RAM6_Pri12
 (0xCULè

	)

650 
	#AMLI_RAMPRI_CCM_RAM6_Pri14
 (0xEULè

	)

653 
	#AMLI_RAMPRI_CCM_RAM5_Pos
 (20ULè

	)

654 
	#AMLI_RAMPRI_CCM_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM5_Pos
è

	)

655 
	#AMLI_RAMPRI_CCM_RAM5_Pri0
 (0x0ULè

	)

656 
	#AMLI_RAMPRI_CCM_RAM5_Pri2
 (0x2ULè

	)

657 
	#AMLI_RAMPRI_CCM_RAM5_Pri4
 (0x4ULè

	)

658 
	#AMLI_RAMPRI_CCM_RAM5_Pri6
 (0x6ULè

	)

659 
	#AMLI_RAMPRI_CCM_RAM5_Pri8
 (0x8ULè

	)

660 
	#AMLI_RAMPRI_CCM_RAM5_Pri10
 (0xAULè

	)

661 
	#AMLI_RAMPRI_CCM_RAM5_Pri12
 (0xCULè

	)

662 
	#AMLI_RAMPRI_CCM_RAM5_Pri14
 (0xEULè

	)

665 
	#AMLI_RAMPRI_CCM_RAM4_Pos
 (16ULè

	)

666 
	#AMLI_RAMPRI_CCM_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM4_Pos
è

	)

667 
	#AMLI_RAMPRI_CCM_RAM4_Pri0
 (0x0ULè

	)

668 
	#AMLI_RAMPRI_CCM_RAM4_Pri2
 (0x2ULè

	)

669 
	#AMLI_RAMPRI_CCM_RAM4_Pri4
 (0x4ULè

	)

670 
	#AMLI_RAMPRI_CCM_RAM4_Pri6
 (0x6ULè

	)

671 
	#AMLI_RAMPRI_CCM_RAM4_Pri8
 (0x8ULè

	)

672 
	#AMLI_RAMPRI_CCM_RAM4_Pri10
 (0xAULè

	)

673 
	#AMLI_RAMPRI_CCM_RAM4_Pri12
 (0xCULè

	)

674 
	#AMLI_RAMPRI_CCM_RAM4_Pri14
 (0xEULè

	)

677 
	#AMLI_RAMPRI_CCM_RAM3_Pos
 (12ULè

	)

678 
	#AMLI_RAMPRI_CCM_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM3_Pos
è

	)

679 
	#AMLI_RAMPRI_CCM_RAM3_Pri0
 (0x0ULè

	)

680 
	#AMLI_RAMPRI_CCM_RAM3_Pri2
 (0x2ULè

	)

681 
	#AMLI_RAMPRI_CCM_RAM3_Pri4
 (0x4ULè

	)

682 
	#AMLI_RAMPRI_CCM_RAM3_Pri6
 (0x6ULè

	)

683 
	#AMLI_RAMPRI_CCM_RAM3_Pri8
 (0x8ULè

	)

684 
	#AMLI_RAMPRI_CCM_RAM3_Pri10
 (0xAULè

	)

685 
	#AMLI_RAMPRI_CCM_RAM3_Pri12
 (0xCULè

	)

686 
	#AMLI_RAMPRI_CCM_RAM3_Pri14
 (0xEULè

	)

689 
	#AMLI_RAMPRI_CCM_RAM2_Pos
 (8ULè

	)

690 
	#AMLI_RAMPRI_CCM_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM2_Pos
è

	)

691 
	#AMLI_RAMPRI_CCM_RAM2_Pri0
 (0x0ULè

	)

692 
	#AMLI_RAMPRI_CCM_RAM2_Pri2
 (0x2ULè

	)

693 
	#AMLI_RAMPRI_CCM_RAM2_Pri4
 (0x4ULè

	)

694 
	#AMLI_RAMPRI_CCM_RAM2_Pri6
 (0x6ULè

	)

695 
	#AMLI_RAMPRI_CCM_RAM2_Pri8
 (0x8ULè

	)

696 
	#AMLI_RAMPRI_CCM_RAM2_Pri10
 (0xAULè

	)

697 
	#AMLI_RAMPRI_CCM_RAM2_Pri12
 (0xCULè

	)

698 
	#AMLI_RAMPRI_CCM_RAM2_Pri14
 (0xEULè

	)

701 
	#AMLI_RAMPRI_CCM_RAM1_Pos
 (4ULè

	)

702 
	#AMLI_RAMPRI_CCM_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM1_Pos
è

	)

703 
	#AMLI_RAMPRI_CCM_RAM1_Pri0
 (0x0ULè

	)

704 
	#AMLI_RAMPRI_CCM_RAM1_Pri2
 (0x2ULè

	)

705 
	#AMLI_RAMPRI_CCM_RAM1_Pri4
 (0x4ULè

	)

706 
	#AMLI_RAMPRI_CCM_RAM1_Pri6
 (0x6ULè

	)

707 
	#AMLI_RAMPRI_CCM_RAM1_Pri8
 (0x8ULè

	)

708 
	#AMLI_RAMPRI_CCM_RAM1_Pri10
 (0xAULè

	)

709 
	#AMLI_RAMPRI_CCM_RAM1_Pri12
 (0xCULè

	)

710 
	#AMLI_RAMPRI_CCM_RAM1_Pri14
 (0xEULè

	)

713 
	#AMLI_RAMPRI_CCM_RAM0_Pos
 (0ULè

	)

714 
	#AMLI_RAMPRI_CCM_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM0_Pos
è

	)

715 
	#AMLI_RAMPRI_CCM_RAM0_Pri0
 (0x0ULè

	)

716 
	#AMLI_RAMPRI_CCM_RAM0_Pri2
 (0x2ULè

	)

717 
	#AMLI_RAMPRI_CCM_RAM0_Pri4
 (0x4ULè

	)

718 
	#AMLI_RAMPRI_CCM_RAM0_Pri6
 (0x6ULè

	)

719 
	#AMLI_RAMPRI_CCM_RAM0_Pri8
 (0x8ULè

	)

720 
	#AMLI_RAMPRI_CCM_RAM0_Pri10
 (0xAULè

	)

721 
	#AMLI_RAMPRI_CCM_RAM0_Pri12
 (0xCULè

	)

722 
	#AMLI_RAMPRI_CCM_RAM0_Pri14
 (0xEULè

	)

728 
	#AMLI_RAMPRI_AAR_RAM7_Pos
 (28ULè

	)

729 
	#AMLI_RAMPRI_AAR_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM7_Pos
è

	)

730 
	#AMLI_RAMPRI_AAR_RAM7_Pri0
 (0x0ULè

	)

731 
	#AMLI_RAMPRI_AAR_RAM7_Pri2
 (0x2ULè

	)

732 
	#AMLI_RAMPRI_AAR_RAM7_Pri4
 (0x4ULè

	)

733 
	#AMLI_RAMPRI_AAR_RAM7_Pri6
 (0x6ULè

	)

734 
	#AMLI_RAMPRI_AAR_RAM7_Pri8
 (0x8ULè

	)

735 
	#AMLI_RAMPRI_AAR_RAM7_Pri10
 (0xAULè

	)

736 
	#AMLI_RAMPRI_AAR_RAM7_Pri12
 (0xCULè

	)

737 
	#AMLI_RAMPRI_AAR_RAM7_Pri14
 (0xEULè

	)

740 
	#AMLI_RAMPRI_AAR_RAM6_Pos
 (24ULè

	)

741 
	#AMLI_RAMPRI_AAR_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM6_Pos
è

	)

742 
	#AMLI_RAMPRI_AAR_RAM6_Pri0
 (0x0ULè

	)

743 
	#AMLI_RAMPRI_AAR_RAM6_Pri2
 (0x2ULè

	)

744 
	#AMLI_RAMPRI_AAR_RAM6_Pri4
 (0x4ULè

	)

745 
	#AMLI_RAMPRI_AAR_RAM6_Pri6
 (0x6ULè

	)

746 
	#AMLI_RAMPRI_AAR_RAM6_Pri8
 (0x8ULè

	)

747 
	#AMLI_RAMPRI_AAR_RAM6_Pri10
 (0xAULè

	)

748 
	#AMLI_RAMPRI_AAR_RAM6_Pri12
 (0xCULè

	)

749 
	#AMLI_RAMPRI_AAR_RAM6_Pri14
 (0xEULè

	)

752 
	#AMLI_RAMPRI_AAR_RAM5_Pos
 (20ULè

	)

753 
	#AMLI_RAMPRI_AAR_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM5_Pos
è

	)

754 
	#AMLI_RAMPRI_AAR_RAM5_Pri0
 (0x0ULè

	)

755 
	#AMLI_RAMPRI_AAR_RAM5_Pri2
 (0x2ULè

	)

756 
	#AMLI_RAMPRI_AAR_RAM5_Pri4
 (0x4ULè

	)

757 
	#AMLI_RAMPRI_AAR_RAM5_Pri6
 (0x6ULè

	)

758 
	#AMLI_RAMPRI_AAR_RAM5_Pri8
 (0x8ULè

	)

759 
	#AMLI_RAMPRI_AAR_RAM5_Pri10
 (0xAULè

	)

760 
	#AMLI_RAMPRI_AAR_RAM5_Pri12
 (0xCULè

	)

761 
	#AMLI_RAMPRI_AAR_RAM5_Pri14
 (0xEULè

	)

764 
	#AMLI_RAMPRI_AAR_RAM4_Pos
 (16ULè

	)

765 
	#AMLI_RAMPRI_AAR_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM4_Pos
è

	)

766 
	#AMLI_RAMPRI_AAR_RAM4_Pri0
 (0x0ULè

	)

767 
	#AMLI_RAMPRI_AAR_RAM4_Pri2
 (0x2ULè

	)

768 
	#AMLI_RAMPRI_AAR_RAM4_Pri4
 (0x4ULè

	)

769 
	#AMLI_RAMPRI_AAR_RAM4_Pri6
 (0x6ULè

	)

770 
	#AMLI_RAMPRI_AAR_RAM4_Pri8
 (0x8ULè

	)

771 
	#AMLI_RAMPRI_AAR_RAM4_Pri10
 (0xAULè

	)

772 
	#AMLI_RAMPRI_AAR_RAM4_Pri12
 (0xCULè

	)

773 
	#AMLI_RAMPRI_AAR_RAM4_Pri14
 (0xEULè

	)

776 
	#AMLI_RAMPRI_AAR_RAM3_Pos
 (12ULè

	)

777 
	#AMLI_RAMPRI_AAR_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM3_Pos
è

	)

778 
	#AMLI_RAMPRI_AAR_RAM3_Pri0
 (0x0ULè

	)

779 
	#AMLI_RAMPRI_AAR_RAM3_Pri2
 (0x2ULè

	)

780 
	#AMLI_RAMPRI_AAR_RAM3_Pri4
 (0x4ULè

	)

781 
	#AMLI_RAMPRI_AAR_RAM3_Pri6
 (0x6ULè

	)

782 
	#AMLI_RAMPRI_AAR_RAM3_Pri8
 (0x8ULè

	)

783 
	#AMLI_RAMPRI_AAR_RAM3_Pri10
 (0xAULè

	)

784 
	#AMLI_RAMPRI_AAR_RAM3_Pri12
 (0xCULè

	)

785 
	#AMLI_RAMPRI_AAR_RAM3_Pri14
 (0xEULè

	)

788 
	#AMLI_RAMPRI_AAR_RAM2_Pos
 (8ULè

	)

789 
	#AMLI_RAMPRI_AAR_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM2_Pos
è

	)

790 
	#AMLI_RAMPRI_AAR_RAM2_Pri0
 (0x0ULè

	)

791 
	#AMLI_RAMPRI_AAR_RAM2_Pri2
 (0x2ULè

	)

792 
	#AMLI_RAMPRI_AAR_RAM2_Pri4
 (0x4ULè

	)

793 
	#AMLI_RAMPRI_AAR_RAM2_Pri6
 (0x6ULè

	)

794 
	#AMLI_RAMPRI_AAR_RAM2_Pri8
 (0x8ULè

	)

795 
	#AMLI_RAMPRI_AAR_RAM2_Pri10
 (0xAULè

	)

796 
	#AMLI_RAMPRI_AAR_RAM2_Pri12
 (0xCULè

	)

797 
	#AMLI_RAMPRI_AAR_RAM2_Pri14
 (0xEULè

	)

800 
	#AMLI_RAMPRI_AAR_RAM1_Pos
 (4ULè

	)

801 
	#AMLI_RAMPRI_AAR_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM1_Pos
è

	)

802 
	#AMLI_RAMPRI_AAR_RAM1_Pri0
 (0x0ULè

	)

803 
	#AMLI_RAMPRI_AAR_RAM1_Pri2
 (0x2ULè

	)

804 
	#AMLI_RAMPRI_AAR_RAM1_Pri4
 (0x4ULè

	)

805 
	#AMLI_RAMPRI_AAR_RAM1_Pri6
 (0x6ULè

	)

806 
	#AMLI_RAMPRI_AAR_RAM1_Pri8
 (0x8ULè

	)

807 
	#AMLI_RAMPRI_AAR_RAM1_Pri10
 (0xAULè

	)

808 
	#AMLI_RAMPRI_AAR_RAM1_Pri12
 (0xCULè

	)

809 
	#AMLI_RAMPRI_AAR_RAM1_Pri14
 (0xEULè

	)

812 
	#AMLI_RAMPRI_AAR_RAM0_Pos
 (0ULè

	)

813 
	#AMLI_RAMPRI_AAR_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM0_Pos
è

	)

814 
	#AMLI_RAMPRI_AAR_RAM0_Pri0
 (0x0ULè

	)

815 
	#AMLI_RAMPRI_AAR_RAM0_Pri2
 (0x2ULè

	)

816 
	#AMLI_RAMPRI_AAR_RAM0_Pri4
 (0x4ULè

	)

817 
	#AMLI_RAMPRI_AAR_RAM0_Pri6
 (0x6ULè

	)

818 
	#AMLI_RAMPRI_AAR_RAM0_Pri8
 (0x8ULè

	)

819 
	#AMLI_RAMPRI_AAR_RAM0_Pri10
 (0xAULè

	)

820 
	#AMLI_RAMPRI_AAR_RAM0_Pri12
 (0xCULè

	)

821 
	#AMLI_RAMPRI_AAR_RAM0_Pri14
 (0xEULè

	)

830 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Pos
 (0ULè

	)

831 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Msk
 (0x1UL << 
CCM_SHORTS_ENDKSGEN_CRYPT_Pos
è

	)

832 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Di§bËd
 (0ULè

	)

833 
	#CCM_SHORTS_ENDKSGEN_CRYPT_EÇbËd
 (1ULè

	)

839 
	#CCM_INTENSET_ERROR_Pos
 (2ULè

	)

840 
	#CCM_INTENSET_ERROR_Msk
 (0x1UL << 
CCM_INTENSET_ERROR_Pos
è

	)

841 
	#CCM_INTENSET_ERROR_Di§bËd
 (0ULè

	)

842 
	#CCM_INTENSET_ERROR_EÇbËd
 (1ULè

	)

843 
	#CCM_INTENSET_ERROR_S‘
 (1ULè

	)

846 
	#CCM_INTENSET_ENDCRYPT_Pos
 (1ULè

	)

847 
	#CCM_INTENSET_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENSET_ENDCRYPT_Pos
è

	)

848 
	#CCM_INTENSET_ENDCRYPT_Di§bËd
 (0ULè

	)

849 
	#CCM_INTENSET_ENDCRYPT_EÇbËd
 (1ULè

	)

850 
	#CCM_INTENSET_ENDCRYPT_S‘
 (1ULè

	)

853 
	#CCM_INTENSET_ENDKSGEN_Pos
 (0ULè

	)

854 
	#CCM_INTENSET_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENSET_ENDKSGEN_Pos
è

	)

855 
	#CCM_INTENSET_ENDKSGEN_Di§bËd
 (0ULè

	)

856 
	#CCM_INTENSET_ENDKSGEN_EÇbËd
 (1ULè

	)

857 
	#CCM_INTENSET_ENDKSGEN_S‘
 (1ULè

	)

863 
	#CCM_INTENCLR_ERROR_Pos
 (2ULè

	)

864 
	#CCM_INTENCLR_ERROR_Msk
 (0x1UL << 
CCM_INTENCLR_ERROR_Pos
è

	)

865 
	#CCM_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

866 
	#CCM_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

867 
	#CCM_INTENCLR_ERROR_CË¬
 (1ULè

	)

870 
	#CCM_INTENCLR_ENDCRYPT_Pos
 (1ULè

	)

871 
	#CCM_INTENCLR_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENCLR_ENDCRYPT_Pos
è

	)

872 
	#CCM_INTENCLR_ENDCRYPT_Di§bËd
 (0ULè

	)

873 
	#CCM_INTENCLR_ENDCRYPT_EÇbËd
 (1ULè

	)

874 
	#CCM_INTENCLR_ENDCRYPT_CË¬
 (1ULè

	)

877 
	#CCM_INTENCLR_ENDKSGEN_Pos
 (0ULè

	)

878 
	#CCM_INTENCLR_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENCLR_ENDKSGEN_Pos
è

	)

879 
	#CCM_INTENCLR_ENDKSGEN_Di§bËd
 (0ULè

	)

880 
	#CCM_INTENCLR_ENDKSGEN_EÇbËd
 (1ULè

	)

881 
	#CCM_INTENCLR_ENDKSGEN_CË¬
 (1ULè

	)

887 
	#CCM_MICSTATUS_MICSTATUS_Pos
 (0ULè

	)

888 
	#CCM_MICSTATUS_MICSTATUS_Msk
 (0x1UL << 
CCM_MICSTATUS_MICSTATUS_Pos
è

	)

889 
	#CCM_MICSTATUS_MICSTATUS_CheckFažed
 (0ULè

	)

890 
	#CCM_MICSTATUS_MICSTATUS_CheckPas£d
 (1ULè

	)

896 
	#CCM_ENABLE_ENABLE_Pos
 (0ULè

	)

897 
	#CCM_ENABLE_ENABLE_Msk
 (0x3UL << 
CCM_ENABLE_ENABLE_Pos
è

	)

898 
	#CCM_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

899 
	#CCM_ENABLE_ENABLE_EÇbËd
 (0x02ULè

	)

905 
	#CCM_MODE_MODE_Pos
 (0ULè

	)

906 
	#CCM_MODE_MODE_Msk
 (0x1UL << 
CCM_MODE_MODE_Pos
è

	)

907 
	#CCM_MODE_MODE_Enüy±iÚ
 (0ULè

	)

908 
	#CCM_MODE_MODE_Deüy±iÚ
 (1ULè

	)

914 
	#CCM_POWER_POWER_Pos
 (0ULè

	)

915 
	#CCM_POWER_POWER_Msk
 (0x1UL << 
CCM_POWER_POWER_Pos
è

	)

916 
	#CCM_POWER_POWER_Di§bËd
 (0ULè

	)

917 
	#CCM_POWER_POWER_EÇbËd
 (1ULè

	)

927 
	#CLOCK_INTENSET_CTTO_Pos
 (4ULè

	)

928 
	#CLOCK_INTENSET_CTTO_Msk
 (0x1UL << 
CLOCK_INTENSET_CTTO_Pos
è

	)

929 
	#CLOCK_INTENSET_CTTO_Di§bËd
 (0ULè

	)

930 
	#CLOCK_INTENSET_CTTO_EÇbËd
 (1ULè

	)

931 
	#CLOCK_INTENSET_CTTO_S‘
 (1ULè

	)

934 
	#CLOCK_INTENSET_DONE_Pos
 (3ULè

	)

935 
	#CLOCK_INTENSET_DONE_Msk
 (0x1UL << 
CLOCK_INTENSET_DONE_Pos
è

	)

936 
	#CLOCK_INTENSET_DONE_Di§bËd
 (0ULè

	)

937 
	#CLOCK_INTENSET_DONE_EÇbËd
 (1ULè

	)

938 
	#CLOCK_INTENSET_DONE_S‘
 (1ULè

	)

941 
	#CLOCK_INTENSET_LFCLKSTARTED_Pos
 (1ULè

	)

942 
	#CLOCK_INTENSET_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_LFCLKSTARTED_Pos
è

	)

943 
	#CLOCK_INTENSET_LFCLKSTARTED_Di§bËd
 (0ULè

	)

944 
	#CLOCK_INTENSET_LFCLKSTARTED_EÇbËd
 (1ULè

	)

945 
	#CLOCK_INTENSET_LFCLKSTARTED_S‘
 (1ULè

	)

948 
	#CLOCK_INTENSET_HFCLKSTARTED_Pos
 (0ULè

	)

949 
	#CLOCK_INTENSET_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_HFCLKSTARTED_Pos
è

	)

950 
	#CLOCK_INTENSET_HFCLKSTARTED_Di§bËd
 (0ULè

	)

951 
	#CLOCK_INTENSET_HFCLKSTARTED_EÇbËd
 (1ULè

	)

952 
	#CLOCK_INTENSET_HFCLKSTARTED_S‘
 (1ULè

	)

958 
	#CLOCK_INTENCLR_CTTO_Pos
 (4ULè

	)

959 
	#CLOCK_INTENCLR_CTTO_Msk
 (0x1UL << 
CLOCK_INTENCLR_CTTO_Pos
è

	)

960 
	#CLOCK_INTENCLR_CTTO_Di§bËd
 (0ULè

	)

961 
	#CLOCK_INTENCLR_CTTO_EÇbËd
 (1ULè

	)

962 
	#CLOCK_INTENCLR_CTTO_CË¬
 (1ULè

	)

965 
	#CLOCK_INTENCLR_DONE_Pos
 (3ULè

	)

966 
	#CLOCK_INTENCLR_DONE_Msk
 (0x1UL << 
CLOCK_INTENCLR_DONE_Pos
è

	)

967 
	#CLOCK_INTENCLR_DONE_Di§bËd
 (0ULè

	)

968 
	#CLOCK_INTENCLR_DONE_EÇbËd
 (1ULè

	)

969 
	#CLOCK_INTENCLR_DONE_CË¬
 (1ULè

	)

972 
	#CLOCK_INTENCLR_LFCLKSTARTED_Pos
 (1ULè

	)

973 
	#CLOCK_INTENCLR_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_LFCLKSTARTED_Pos
è

	)

974 
	#CLOCK_INTENCLR_LFCLKSTARTED_Di§bËd
 (0ULè

	)

975 
	#CLOCK_INTENCLR_LFCLKSTARTED_EÇbËd
 (1ULè

	)

976 
	#CLOCK_INTENCLR_LFCLKSTARTED_CË¬
 (1ULè

	)

979 
	#CLOCK_INTENCLR_HFCLKSTARTED_Pos
 (0ULè

	)

980 
	#CLOCK_INTENCLR_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_HFCLKSTARTED_Pos
è

	)

981 
	#CLOCK_INTENCLR_HFCLKSTARTED_Di§bËd
 (0ULè

	)

982 
	#CLOCK_INTENCLR_HFCLKSTARTED_EÇbËd
 (1ULè

	)

983 
	#CLOCK_INTENCLR_HFCLKSTARTED_CË¬
 (1ULè

	)

989 
	#CLOCK_HFCLKRUN_STATUS_Pos
 (0ULè

	)

990 
	#CLOCK_HFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_HFCLKRUN_STATUS_Pos
è

	)

991 
	#CLOCK_HFCLKRUN_STATUS_NÙTrigg”ed
 (0ULè

	)

992 
	#CLOCK_HFCLKRUN_STATUS_Trigg”ed
 (1ULè

	)

998 
	#CLOCK_HFCLKSTAT_STATE_Pos
 (16ULè

	)

999 
	#CLOCK_HFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_STATE_Pos
è

	)

1000 
	#CLOCK_HFCLKSTAT_STATE_NÙRuÂšg
 (0ULè

	)

1001 
	#CLOCK_HFCLKSTAT_STATE_RuÂšg
 (1ULè

	)

1004 
	#CLOCK_HFCLKSTAT_SRC_Pos
 (0ULè

	)

1005 
	#CLOCK_HFCLKSTAT_SRC_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_SRC_Pos
è

	)

1006 
	#CLOCK_HFCLKSTAT_SRC_RC
 (0ULè

	)

1007 
	#CLOCK_HFCLKSTAT_SRC_Xl
 (1ULè

	)

1013 
	#CLOCK_LFCLKRUN_STATUS_Pos
 (0ULè

	)

1014 
	#CLOCK_LFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_LFCLKRUN_STATUS_Pos
è

	)

1015 
	#CLOCK_LFCLKRUN_STATUS_NÙTrigg”ed
 (0ULè

	)

1016 
	#CLOCK_LFCLKRUN_STATUS_Trigg”ed
 (1ULè

	)

1022 
	#CLOCK_LFCLKSTAT_STATE_Pos
 (16ULè

	)

1023 
	#CLOCK_LFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_LFCLKSTAT_STATE_Pos
è

	)

1024 
	#CLOCK_LFCLKSTAT_STATE_NÙRuÂšg
 (0ULè

	)

1025 
	#CLOCK_LFCLKSTAT_STATE_RuÂšg
 (1ULè

	)

1028 
	#CLOCK_LFCLKSTAT_SRC_Pos
 (0ULè

	)

1029 
	#CLOCK_LFCLKSTAT_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSTAT_SRC_Pos
è

	)

1030 
	#CLOCK_LFCLKSTAT_SRC_RC
 (0ULè

	)

1031 
	#CLOCK_LFCLKSTAT_SRC_Xl
 (1ULè

	)

1032 
	#CLOCK_LFCLKSTAT_SRC_SyÁh
 (2ULè

	)

1038 
	#CLOCK_LFCLKSRCCOPY_SRC_Pos
 (0ULè

	)

1039 
	#CLOCK_LFCLKSRCCOPY_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRCCOPY_SRC_Pos
è

	)

1040 
	#CLOCK_LFCLKSRCCOPY_SRC_RC
 (0ULè

	)

1041 
	#CLOCK_LFCLKSRCCOPY_SRC_Xl
 (1ULè

	)

1042 
	#CLOCK_LFCLKSRCCOPY_SRC_SyÁh
 (2ULè

	)

1048 
	#CLOCK_LFCLKSRC_SRC_Pos
 (0ULè

	)

1049 
	#CLOCK_LFCLKSRC_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRC_SRC_Pos
è

	)

1050 
	#CLOCK_LFCLKSRC_SRC_RC
 (0ULè

	)

1051 
	#CLOCK_LFCLKSRC_SRC_Xl
 (1ULè

	)

1052 
	#CLOCK_LFCLKSRC_SRC_SyÁh
 (2ULè

	)

1058 
	#CLOCK_CTIV_CTIV_Pos
 (0ULè

	)

1059 
	#CLOCK_CTIV_CTIV_Msk
 (0x7FUL << 
CLOCK_CTIV_CTIV_Pos
è

	)

1065 
	#CLOCK_XTALFREQ_XTALFREQ_Pos
 (0ULè

	)

1066 
	#CLOCK_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
CLOCK_XTALFREQ_XTALFREQ_Pos
è

	)

1067 
	#CLOCK_XTALFREQ_XTALFREQ_16MHz
 (0xFFULè

	)

1068 
	#CLOCK_XTALFREQ_XTALFREQ_32MHz
 (0x00ULè

	)

1078 
	#ECB_INTENSET_ERRORECB_Pos
 (1ULè

	)

1079 
	#ECB_INTENSET_ERRORECB_Msk
 (0x1UL << 
ECB_INTENSET_ERRORECB_Pos
è

	)

1080 
	#ECB_INTENSET_ERRORECB_Di§bËd
 (0ULè

	)

1081 
	#ECB_INTENSET_ERRORECB_EÇbËd
 (1ULè

	)

1082 
	#ECB_INTENSET_ERRORECB_S‘
 (1ULè

	)

1085 
	#ECB_INTENSET_ENDECB_Pos
 (0ULè

	)

1086 
	#ECB_INTENSET_ENDECB_Msk
 (0x1UL << 
ECB_INTENSET_ENDECB_Pos
è

	)

1087 
	#ECB_INTENSET_ENDECB_Di§bËd
 (0ULè

	)

1088 
	#ECB_INTENSET_ENDECB_EÇbËd
 (1ULè

	)

1089 
	#ECB_INTENSET_ENDECB_S‘
 (1ULè

	)

1095 
	#ECB_INTENCLR_ERRORECB_Pos
 (1ULè

	)

1096 
	#ECB_INTENCLR_ERRORECB_Msk
 (0x1UL << 
ECB_INTENCLR_ERRORECB_Pos
è

	)

1097 
	#ECB_INTENCLR_ERRORECB_Di§bËd
 (0ULè

	)

1098 
	#ECB_INTENCLR_ERRORECB_EÇbËd
 (1ULè

	)

1099 
	#ECB_INTENCLR_ERRORECB_CË¬
 (1ULè

	)

1102 
	#ECB_INTENCLR_ENDECB_Pos
 (0ULè

	)

1103 
	#ECB_INTENCLR_ENDECB_Msk
 (0x1UL << 
ECB_INTENCLR_ENDECB_Pos
è

	)

1104 
	#ECB_INTENCLR_ENDECB_Di§bËd
 (0ULè

	)

1105 
	#ECB_INTENCLR_ENDECB_EÇbËd
 (1ULè

	)

1106 
	#ECB_INTENCLR_ENDECB_CË¬
 (1ULè

	)

1112 
	#ECB_POWER_POWER_Pos
 (0ULè

	)

1113 
	#ECB_POWER_POWER_Msk
 (0x1UL << 
ECB_POWER_POWER_Pos
è

	)

1114 
	#ECB_POWER_POWER_Di§bËd
 (0ULè

	)

1115 
	#ECB_POWER_POWER_EÇbËd
 (1ULè

	)

1125 
	#FICR_RBD_RBD_Pos
 (0ULè

	)

1126 
	#FICR_RBD_RBD_Msk
 (0xFFFFFFFFUL << 
FICR_RBD_RBD_Pos
è

	)

1127 
	#FICR_RBD_RBD_NoRoy®ty
 (0xFFFFFFFEULè

	)

1128 
	#FICR_RBD_RBD_Roy®ty
 (0xFFFFFFFFULè

	)

1134 
	#FICR_PPFC_PPFC_Pos
 (0ULè

	)

1135 
	#FICR_PPFC_PPFC_Msk
 (0xFFUL << 
FICR_PPFC_PPFC_Pos
è

	)

1136 
	#FICR_PPFC_PPFC_NÙP»£Á
 (0xFFULè

	)

1137 
	#FICR_PPFC_PPFC_P»£Á
 (0x00ULè

	)

1143 
	#FICR_CONFIGID_FWID_Pos
 (16ULè

	)

1144 
	#FICR_CONFIGID_FWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_FWID_Pos
è

	)

1147 
	#FICR_CONFIGID_HWID_Pos
 (0ULè

	)

1148 
	#FICR_CONFIGID_HWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_HWID_Pos
è

	)

1154 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
 (0ULè

	)

1155 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk
 (0x1UL << 
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
è

	)

1156 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public
 (0ULè

	)

1157 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Rªdom
 (1ULè

	)

1163 
	#FICR_OVERRIDEEN_BLE_1MBIT_Pos
 (3ULè

	)

1164 
	#FICR_OVERRIDEEN_BLE_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_BLE_1MBIT_Pos
è

	)

1165 
	#FICR_OVERRIDEEN_BLE_1MBIT_Ov”ride
 (0ULè

	)

1166 
	#FICR_OVERRIDEEN_BLE_1MBIT_NÙOv”ride
 (1ULè

	)

1169 
	#FICR_OVERRIDEEN_NRF_1MBIT_Pos
 (0ULè

	)

1170 
	#FICR_OVERRIDEEN_NRF_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_NRF_1MBIT_Pos
è

	)

1171 
	#FICR_OVERRIDEEN_NRF_1MBIT_Ov”ride
 (0ULè

	)

1172 
	#FICR_OVERRIDEEN_NRF_1MBIT_NÙOv”ride
 (1ULè

	)

1182 
	#GPIO_OUT_PIN31_Pos
 (31ULè

	)

1183 
	#GPIO_OUT_PIN31_Msk
 (0x1UL << 
GPIO_OUT_PIN31_Pos
è

	)

1184 
	#GPIO_OUT_PIN31_Low
 (0ULè

	)

1185 
	#GPIO_OUT_PIN31_High
 (1ULè

	)

1188 
	#GPIO_OUT_PIN30_Pos
 (30ULè

	)

1189 
	#GPIO_OUT_PIN30_Msk
 (0x1UL << 
GPIO_OUT_PIN30_Pos
è

	)

1190 
	#GPIO_OUT_PIN30_Low
 (0ULè

	)

1191 
	#GPIO_OUT_PIN30_High
 (1ULè

	)

1194 
	#GPIO_OUT_PIN29_Pos
 (29ULè

	)

1195 
	#GPIO_OUT_PIN29_Msk
 (0x1UL << 
GPIO_OUT_PIN29_Pos
è

	)

1196 
	#GPIO_OUT_PIN29_Low
 (0ULè

	)

1197 
	#GPIO_OUT_PIN29_High
 (1ULè

	)

1200 
	#GPIO_OUT_PIN28_Pos
 (28ULè

	)

1201 
	#GPIO_OUT_PIN28_Msk
 (0x1UL << 
GPIO_OUT_PIN28_Pos
è

	)

1202 
	#GPIO_OUT_PIN28_Low
 (0ULè

	)

1203 
	#GPIO_OUT_PIN28_High
 (1ULè

	)

1206 
	#GPIO_OUT_PIN27_Pos
 (27ULè

	)

1207 
	#GPIO_OUT_PIN27_Msk
 (0x1UL << 
GPIO_OUT_PIN27_Pos
è

	)

1208 
	#GPIO_OUT_PIN27_Low
 (0ULè

	)

1209 
	#GPIO_OUT_PIN27_High
 (1ULè

	)

1212 
	#GPIO_OUT_PIN26_Pos
 (26ULè

	)

1213 
	#GPIO_OUT_PIN26_Msk
 (0x1UL << 
GPIO_OUT_PIN26_Pos
è

	)

1214 
	#GPIO_OUT_PIN26_Low
 (0ULè

	)

1215 
	#GPIO_OUT_PIN26_High
 (1ULè

	)

1218 
	#GPIO_OUT_PIN25_Pos
 (25ULè

	)

1219 
	#GPIO_OUT_PIN25_Msk
 (0x1UL << 
GPIO_OUT_PIN25_Pos
è

	)

1220 
	#GPIO_OUT_PIN25_Low
 (0ULè

	)

1221 
	#GPIO_OUT_PIN25_High
 (1ULè

	)

1224 
	#GPIO_OUT_PIN24_Pos
 (24ULè

	)

1225 
	#GPIO_OUT_PIN24_Msk
 (0x1UL << 
GPIO_OUT_PIN24_Pos
è

	)

1226 
	#GPIO_OUT_PIN24_Low
 (0ULè

	)

1227 
	#GPIO_OUT_PIN24_High
 (1ULè

	)

1230 
	#GPIO_OUT_PIN23_Pos
 (23ULè

	)

1231 
	#GPIO_OUT_PIN23_Msk
 (0x1UL << 
GPIO_OUT_PIN23_Pos
è

	)

1232 
	#GPIO_OUT_PIN23_Low
 (0ULè

	)

1233 
	#GPIO_OUT_PIN23_High
 (1ULè

	)

1236 
	#GPIO_OUT_PIN22_Pos
 (22ULè

	)

1237 
	#GPIO_OUT_PIN22_Msk
 (0x1UL << 
GPIO_OUT_PIN22_Pos
è

	)

1238 
	#GPIO_OUT_PIN22_Low
 (0ULè

	)

1239 
	#GPIO_OUT_PIN22_High
 (1ULè

	)

1242 
	#GPIO_OUT_PIN21_Pos
 (21ULè

	)

1243 
	#GPIO_OUT_PIN21_Msk
 (0x1UL << 
GPIO_OUT_PIN21_Pos
è

	)

1244 
	#GPIO_OUT_PIN21_Low
 (0ULè

	)

1245 
	#GPIO_OUT_PIN21_High
 (1ULè

	)

1248 
	#GPIO_OUT_PIN20_Pos
 (20ULè

	)

1249 
	#GPIO_OUT_PIN20_Msk
 (0x1UL << 
GPIO_OUT_PIN20_Pos
è

	)

1250 
	#GPIO_OUT_PIN20_Low
 (0ULè

	)

1251 
	#GPIO_OUT_PIN20_High
 (1ULè

	)

1254 
	#GPIO_OUT_PIN19_Pos
 (19ULè

	)

1255 
	#GPIO_OUT_PIN19_Msk
 (0x1UL << 
GPIO_OUT_PIN19_Pos
è

	)

1256 
	#GPIO_OUT_PIN19_Low
 (0ULè

	)

1257 
	#GPIO_OUT_PIN19_High
 (1ULè

	)

1260 
	#GPIO_OUT_PIN18_Pos
 (18ULè

	)

1261 
	#GPIO_OUT_PIN18_Msk
 (0x1UL << 
GPIO_OUT_PIN18_Pos
è

	)

1262 
	#GPIO_OUT_PIN18_Low
 (0ULè

	)

1263 
	#GPIO_OUT_PIN18_High
 (1ULè

	)

1266 
	#GPIO_OUT_PIN17_Pos
 (17ULè

	)

1267 
	#GPIO_OUT_PIN17_Msk
 (0x1UL << 
GPIO_OUT_PIN17_Pos
è

	)

1268 
	#GPIO_OUT_PIN17_Low
 (0ULè

	)

1269 
	#GPIO_OUT_PIN17_High
 (1ULè

	)

1272 
	#GPIO_OUT_PIN16_Pos
 (16ULè

	)

1273 
	#GPIO_OUT_PIN16_Msk
 (0x1UL << 
GPIO_OUT_PIN16_Pos
è

	)

1274 
	#GPIO_OUT_PIN16_Low
 (0ULè

	)

1275 
	#GPIO_OUT_PIN16_High
 (1ULè

	)

1278 
	#GPIO_OUT_PIN15_Pos
 (15ULè

	)

1279 
	#GPIO_OUT_PIN15_Msk
 (0x1UL << 
GPIO_OUT_PIN15_Pos
è

	)

1280 
	#GPIO_OUT_PIN15_Low
 (0ULè

	)

1281 
	#GPIO_OUT_PIN15_High
 (1ULè

	)

1284 
	#GPIO_OUT_PIN14_Pos
 (14ULè

	)

1285 
	#GPIO_OUT_PIN14_Msk
 (0x1UL << 
GPIO_OUT_PIN14_Pos
è

	)

1286 
	#GPIO_OUT_PIN14_Low
 (0ULè

	)

1287 
	#GPIO_OUT_PIN14_High
 (1ULè

	)

1290 
	#GPIO_OUT_PIN13_Pos
 (13ULè

	)

1291 
	#GPIO_OUT_PIN13_Msk
 (0x1UL << 
GPIO_OUT_PIN13_Pos
è

	)

1292 
	#GPIO_OUT_PIN13_Low
 (0ULè

	)

1293 
	#GPIO_OUT_PIN13_High
 (1ULè

	)

1296 
	#GPIO_OUT_PIN12_Pos
 (12ULè

	)

1297 
	#GPIO_OUT_PIN12_Msk
 (0x1UL << 
GPIO_OUT_PIN12_Pos
è

	)

1298 
	#GPIO_OUT_PIN12_Low
 (0ULè

	)

1299 
	#GPIO_OUT_PIN12_High
 (1ULè

	)

1302 
	#GPIO_OUT_PIN11_Pos
 (11ULè

	)

1303 
	#GPIO_OUT_PIN11_Msk
 (0x1UL << 
GPIO_OUT_PIN11_Pos
è

	)

1304 
	#GPIO_OUT_PIN11_Low
 (0ULè

	)

1305 
	#GPIO_OUT_PIN11_High
 (1ULè

	)

1308 
	#GPIO_OUT_PIN10_Pos
 (10ULè

	)

1309 
	#GPIO_OUT_PIN10_Msk
 (0x1UL << 
GPIO_OUT_PIN10_Pos
è

	)

1310 
	#GPIO_OUT_PIN10_Low
 (0ULè

	)

1311 
	#GPIO_OUT_PIN10_High
 (1ULè

	)

1314 
	#GPIO_OUT_PIN9_Pos
 (9ULè

	)

1315 
	#GPIO_OUT_PIN9_Msk
 (0x1UL << 
GPIO_OUT_PIN9_Pos
è

	)

1316 
	#GPIO_OUT_PIN9_Low
 (0ULè

	)

1317 
	#GPIO_OUT_PIN9_High
 (1ULè

	)

1320 
	#GPIO_OUT_PIN8_Pos
 (8ULè

	)

1321 
	#GPIO_OUT_PIN8_Msk
 (0x1UL << 
GPIO_OUT_PIN8_Pos
è

	)

1322 
	#GPIO_OUT_PIN8_Low
 (0ULè

	)

1323 
	#GPIO_OUT_PIN8_High
 (1ULè

	)

1326 
	#GPIO_OUT_PIN7_Pos
 (7ULè

	)

1327 
	#GPIO_OUT_PIN7_Msk
 (0x1UL << 
GPIO_OUT_PIN7_Pos
è

	)

1328 
	#GPIO_OUT_PIN7_Low
 (0ULè

	)

1329 
	#GPIO_OUT_PIN7_High
 (1ULè

	)

1332 
	#GPIO_OUT_PIN6_Pos
 (6ULè

	)

1333 
	#GPIO_OUT_PIN6_Msk
 (0x1UL << 
GPIO_OUT_PIN6_Pos
è

	)

1334 
	#GPIO_OUT_PIN6_Low
 (0ULè

	)

1335 
	#GPIO_OUT_PIN6_High
 (1ULè

	)

1338 
	#GPIO_OUT_PIN5_Pos
 (5ULè

	)

1339 
	#GPIO_OUT_PIN5_Msk
 (0x1UL << 
GPIO_OUT_PIN5_Pos
è

	)

1340 
	#GPIO_OUT_PIN5_Low
 (0ULè

	)

1341 
	#GPIO_OUT_PIN5_High
 (1ULè

	)

1344 
	#GPIO_OUT_PIN4_Pos
 (4ULè

	)

1345 
	#GPIO_OUT_PIN4_Msk
 (0x1UL << 
GPIO_OUT_PIN4_Pos
è

	)

1346 
	#GPIO_OUT_PIN4_Low
 (0ULè

	)

1347 
	#GPIO_OUT_PIN4_High
 (1ULè

	)

1350 
	#GPIO_OUT_PIN3_Pos
 (3ULè

	)

1351 
	#GPIO_OUT_PIN3_Msk
 (0x1UL << 
GPIO_OUT_PIN3_Pos
è

	)

1352 
	#GPIO_OUT_PIN3_Low
 (0ULè

	)

1353 
	#GPIO_OUT_PIN3_High
 (1ULè

	)

1356 
	#GPIO_OUT_PIN2_Pos
 (2ULè

	)

1357 
	#GPIO_OUT_PIN2_Msk
 (0x1UL << 
GPIO_OUT_PIN2_Pos
è

	)

1358 
	#GPIO_OUT_PIN2_Low
 (0ULè

	)

1359 
	#GPIO_OUT_PIN2_High
 (1ULè

	)

1362 
	#GPIO_OUT_PIN1_Pos
 (1ULè

	)

1363 
	#GPIO_OUT_PIN1_Msk
 (0x1UL << 
GPIO_OUT_PIN1_Pos
è

	)

1364 
	#GPIO_OUT_PIN1_Low
 (0ULè

	)

1365 
	#GPIO_OUT_PIN1_High
 (1ULè

	)

1368 
	#GPIO_OUT_PIN0_Pos
 (0ULè

	)

1369 
	#GPIO_OUT_PIN0_Msk
 (0x1UL << 
GPIO_OUT_PIN0_Pos
è

	)

1370 
	#GPIO_OUT_PIN0_Low
 (0ULè

	)

1371 
	#GPIO_OUT_PIN0_High
 (1ULè

	)

1377 
	#GPIO_OUTSET_PIN31_Pos
 (31ULè

	)

1378 
	#GPIO_OUTSET_PIN31_Msk
 (0x1UL << 
GPIO_OUTSET_PIN31_Pos
è

	)

1379 
	#GPIO_OUTSET_PIN31_Low
 (0ULè

	)

1380 
	#GPIO_OUTSET_PIN31_High
 (1ULè

	)

1381 
	#GPIO_OUTSET_PIN31_S‘
 (1ULè

	)

1384 
	#GPIO_OUTSET_PIN30_Pos
 (30ULè

	)

1385 
	#GPIO_OUTSET_PIN30_Msk
 (0x1UL << 
GPIO_OUTSET_PIN30_Pos
è

	)

1386 
	#GPIO_OUTSET_PIN30_Low
 (0ULè

	)

1387 
	#GPIO_OUTSET_PIN30_High
 (1ULè

	)

1388 
	#GPIO_OUTSET_PIN30_S‘
 (1ULè

	)

1391 
	#GPIO_OUTSET_PIN29_Pos
 (29ULè

	)

1392 
	#GPIO_OUTSET_PIN29_Msk
 (0x1UL << 
GPIO_OUTSET_PIN29_Pos
è

	)

1393 
	#GPIO_OUTSET_PIN29_Low
 (0ULè

	)

1394 
	#GPIO_OUTSET_PIN29_High
 (1ULè

	)

1395 
	#GPIO_OUTSET_PIN29_S‘
 (1ULè

	)

1398 
	#GPIO_OUTSET_PIN28_Pos
 (28ULè

	)

1399 
	#GPIO_OUTSET_PIN28_Msk
 (0x1UL << 
GPIO_OUTSET_PIN28_Pos
è

	)

1400 
	#GPIO_OUTSET_PIN28_Low
 (0ULè

	)

1401 
	#GPIO_OUTSET_PIN28_High
 (1ULè

	)

1402 
	#GPIO_OUTSET_PIN28_S‘
 (1ULè

	)

1405 
	#GPIO_OUTSET_PIN27_Pos
 (27ULè

	)

1406 
	#GPIO_OUTSET_PIN27_Msk
 (0x1UL << 
GPIO_OUTSET_PIN27_Pos
è

	)

1407 
	#GPIO_OUTSET_PIN27_Low
 (0ULè

	)

1408 
	#GPIO_OUTSET_PIN27_High
 (1ULè

	)

1409 
	#GPIO_OUTSET_PIN27_S‘
 (1ULè

	)

1412 
	#GPIO_OUTSET_PIN26_Pos
 (26ULè

	)

1413 
	#GPIO_OUTSET_PIN26_Msk
 (0x1UL << 
GPIO_OUTSET_PIN26_Pos
è

	)

1414 
	#GPIO_OUTSET_PIN26_Low
 (0ULè

	)

1415 
	#GPIO_OUTSET_PIN26_High
 (1ULè

	)

1416 
	#GPIO_OUTSET_PIN26_S‘
 (1ULè

	)

1419 
	#GPIO_OUTSET_PIN25_Pos
 (25ULè

	)

1420 
	#GPIO_OUTSET_PIN25_Msk
 (0x1UL << 
GPIO_OUTSET_PIN25_Pos
è

	)

1421 
	#GPIO_OUTSET_PIN25_Low
 (0ULè

	)

1422 
	#GPIO_OUTSET_PIN25_High
 (1ULè

	)

1423 
	#GPIO_OUTSET_PIN25_S‘
 (1ULè

	)

1426 
	#GPIO_OUTSET_PIN24_Pos
 (24ULè

	)

1427 
	#GPIO_OUTSET_PIN24_Msk
 (0x1UL << 
GPIO_OUTSET_PIN24_Pos
è

	)

1428 
	#GPIO_OUTSET_PIN24_Low
 (0ULè

	)

1429 
	#GPIO_OUTSET_PIN24_High
 (1ULè

	)

1430 
	#GPIO_OUTSET_PIN24_S‘
 (1ULè

	)

1433 
	#GPIO_OUTSET_PIN23_Pos
 (23ULè

	)

1434 
	#GPIO_OUTSET_PIN23_Msk
 (0x1UL << 
GPIO_OUTSET_PIN23_Pos
è

	)

1435 
	#GPIO_OUTSET_PIN23_Low
 (0ULè

	)

1436 
	#GPIO_OUTSET_PIN23_High
 (1ULè

	)

1437 
	#GPIO_OUTSET_PIN23_S‘
 (1ULè

	)

1440 
	#GPIO_OUTSET_PIN22_Pos
 (22ULè

	)

1441 
	#GPIO_OUTSET_PIN22_Msk
 (0x1UL << 
GPIO_OUTSET_PIN22_Pos
è

	)

1442 
	#GPIO_OUTSET_PIN22_Low
 (0ULè

	)

1443 
	#GPIO_OUTSET_PIN22_High
 (1ULè

	)

1444 
	#GPIO_OUTSET_PIN22_S‘
 (1ULè

	)

1447 
	#GPIO_OUTSET_PIN21_Pos
 (21ULè

	)

1448 
	#GPIO_OUTSET_PIN21_Msk
 (0x1UL << 
GPIO_OUTSET_PIN21_Pos
è

	)

1449 
	#GPIO_OUTSET_PIN21_Low
 (0ULè

	)

1450 
	#GPIO_OUTSET_PIN21_High
 (1ULè

	)

1451 
	#GPIO_OUTSET_PIN21_S‘
 (1ULè

	)

1454 
	#GPIO_OUTSET_PIN20_Pos
 (20ULè

	)

1455 
	#GPIO_OUTSET_PIN20_Msk
 (0x1UL << 
GPIO_OUTSET_PIN20_Pos
è

	)

1456 
	#GPIO_OUTSET_PIN20_Low
 (0ULè

	)

1457 
	#GPIO_OUTSET_PIN20_High
 (1ULè

	)

1458 
	#GPIO_OUTSET_PIN20_S‘
 (1ULè

	)

1461 
	#GPIO_OUTSET_PIN19_Pos
 (19ULè

	)

1462 
	#GPIO_OUTSET_PIN19_Msk
 (0x1UL << 
GPIO_OUTSET_PIN19_Pos
è

	)

1463 
	#GPIO_OUTSET_PIN19_Low
 (0ULè

	)

1464 
	#GPIO_OUTSET_PIN19_High
 (1ULè

	)

1465 
	#GPIO_OUTSET_PIN19_S‘
 (1ULè

	)

1468 
	#GPIO_OUTSET_PIN18_Pos
 (18ULè

	)

1469 
	#GPIO_OUTSET_PIN18_Msk
 (0x1UL << 
GPIO_OUTSET_PIN18_Pos
è

	)

1470 
	#GPIO_OUTSET_PIN18_Low
 (0ULè

	)

1471 
	#GPIO_OUTSET_PIN18_High
 (1ULè

	)

1472 
	#GPIO_OUTSET_PIN18_S‘
 (1ULè

	)

1475 
	#GPIO_OUTSET_PIN17_Pos
 (17ULè

	)

1476 
	#GPIO_OUTSET_PIN17_Msk
 (0x1UL << 
GPIO_OUTSET_PIN17_Pos
è

	)

1477 
	#GPIO_OUTSET_PIN17_Low
 (0ULè

	)

1478 
	#GPIO_OUTSET_PIN17_High
 (1ULè

	)

1479 
	#GPIO_OUTSET_PIN17_S‘
 (1ULè

	)

1482 
	#GPIO_OUTSET_PIN16_Pos
 (16ULè

	)

1483 
	#GPIO_OUTSET_PIN16_Msk
 (0x1UL << 
GPIO_OUTSET_PIN16_Pos
è

	)

1484 
	#GPIO_OUTSET_PIN16_Low
 (0ULè

	)

1485 
	#GPIO_OUTSET_PIN16_High
 (1ULè

	)

1486 
	#GPIO_OUTSET_PIN16_S‘
 (1ULè

	)

1489 
	#GPIO_OUTSET_PIN15_Pos
 (15ULè

	)

1490 
	#GPIO_OUTSET_PIN15_Msk
 (0x1UL << 
GPIO_OUTSET_PIN15_Pos
è

	)

1491 
	#GPIO_OUTSET_PIN15_Low
 (0ULè

	)

1492 
	#GPIO_OUTSET_PIN15_High
 (1ULè

	)

1493 
	#GPIO_OUTSET_PIN15_S‘
 (1ULè

	)

1496 
	#GPIO_OUTSET_PIN14_Pos
 (14ULè

	)

1497 
	#GPIO_OUTSET_PIN14_Msk
 (0x1UL << 
GPIO_OUTSET_PIN14_Pos
è

	)

1498 
	#GPIO_OUTSET_PIN14_Low
 (0ULè

	)

1499 
	#GPIO_OUTSET_PIN14_High
 (1ULè

	)

1500 
	#GPIO_OUTSET_PIN14_S‘
 (1ULè

	)

1503 
	#GPIO_OUTSET_PIN13_Pos
 (13ULè

	)

1504 
	#GPIO_OUTSET_PIN13_Msk
 (0x1UL << 
GPIO_OUTSET_PIN13_Pos
è

	)

1505 
	#GPIO_OUTSET_PIN13_Low
 (0ULè

	)

1506 
	#GPIO_OUTSET_PIN13_High
 (1ULè

	)

1507 
	#GPIO_OUTSET_PIN13_S‘
 (1ULè

	)

1510 
	#GPIO_OUTSET_PIN12_Pos
 (12ULè

	)

1511 
	#GPIO_OUTSET_PIN12_Msk
 (0x1UL << 
GPIO_OUTSET_PIN12_Pos
è

	)

1512 
	#GPIO_OUTSET_PIN12_Low
 (0ULè

	)

1513 
	#GPIO_OUTSET_PIN12_High
 (1ULè

	)

1514 
	#GPIO_OUTSET_PIN12_S‘
 (1ULè

	)

1517 
	#GPIO_OUTSET_PIN11_Pos
 (11ULè

	)

1518 
	#GPIO_OUTSET_PIN11_Msk
 (0x1UL << 
GPIO_OUTSET_PIN11_Pos
è

	)

1519 
	#GPIO_OUTSET_PIN11_Low
 (0ULè

	)

1520 
	#GPIO_OUTSET_PIN11_High
 (1ULè

	)

1521 
	#GPIO_OUTSET_PIN11_S‘
 (1ULè

	)

1524 
	#GPIO_OUTSET_PIN10_Pos
 (10ULè

	)

1525 
	#GPIO_OUTSET_PIN10_Msk
 (0x1UL << 
GPIO_OUTSET_PIN10_Pos
è

	)

1526 
	#GPIO_OUTSET_PIN10_Low
 (0ULè

	)

1527 
	#GPIO_OUTSET_PIN10_High
 (1ULè

	)

1528 
	#GPIO_OUTSET_PIN10_S‘
 (1ULè

	)

1531 
	#GPIO_OUTSET_PIN9_Pos
 (9ULè

	)

1532 
	#GPIO_OUTSET_PIN9_Msk
 (0x1UL << 
GPIO_OUTSET_PIN9_Pos
è

	)

1533 
	#GPIO_OUTSET_PIN9_Low
 (0ULè

	)

1534 
	#GPIO_OUTSET_PIN9_High
 (1ULè

	)

1535 
	#GPIO_OUTSET_PIN9_S‘
 (1ULè

	)

1538 
	#GPIO_OUTSET_PIN8_Pos
 (8ULè

	)

1539 
	#GPIO_OUTSET_PIN8_Msk
 (0x1UL << 
GPIO_OUTSET_PIN8_Pos
è

	)

1540 
	#GPIO_OUTSET_PIN8_Low
 (0ULè

	)

1541 
	#GPIO_OUTSET_PIN8_High
 (1ULè

	)

1542 
	#GPIO_OUTSET_PIN8_S‘
 (1ULè

	)

1545 
	#GPIO_OUTSET_PIN7_Pos
 (7ULè

	)

1546 
	#GPIO_OUTSET_PIN7_Msk
 (0x1UL << 
GPIO_OUTSET_PIN7_Pos
è

	)

1547 
	#GPIO_OUTSET_PIN7_Low
 (0ULè

	)

1548 
	#GPIO_OUTSET_PIN7_High
 (1ULè

	)

1549 
	#GPIO_OUTSET_PIN7_S‘
 (1ULè

	)

1552 
	#GPIO_OUTSET_PIN6_Pos
 (6ULè

	)

1553 
	#GPIO_OUTSET_PIN6_Msk
 (0x1UL << 
GPIO_OUTSET_PIN6_Pos
è

	)

1554 
	#GPIO_OUTSET_PIN6_Low
 (0ULè

	)

1555 
	#GPIO_OUTSET_PIN6_High
 (1ULè

	)

1556 
	#GPIO_OUTSET_PIN6_S‘
 (1ULè

	)

1559 
	#GPIO_OUTSET_PIN5_Pos
 (5ULè

	)

1560 
	#GPIO_OUTSET_PIN5_Msk
 (0x1UL << 
GPIO_OUTSET_PIN5_Pos
è

	)

1561 
	#GPIO_OUTSET_PIN5_Low
 (0ULè

	)

1562 
	#GPIO_OUTSET_PIN5_High
 (1ULè

	)

1563 
	#GPIO_OUTSET_PIN5_S‘
 (1ULè

	)

1566 
	#GPIO_OUTSET_PIN4_Pos
 (4ULè

	)

1567 
	#GPIO_OUTSET_PIN4_Msk
 (0x1UL << 
GPIO_OUTSET_PIN4_Pos
è

	)

1568 
	#GPIO_OUTSET_PIN4_Low
 (0ULè

	)

1569 
	#GPIO_OUTSET_PIN4_High
 (1ULè

	)

1570 
	#GPIO_OUTSET_PIN4_S‘
 (1ULè

	)

1573 
	#GPIO_OUTSET_PIN3_Pos
 (3ULè

	)

1574 
	#GPIO_OUTSET_PIN3_Msk
 (0x1UL << 
GPIO_OUTSET_PIN3_Pos
è

	)

1575 
	#GPIO_OUTSET_PIN3_Low
 (0ULè

	)

1576 
	#GPIO_OUTSET_PIN3_High
 (1ULè

	)

1577 
	#GPIO_OUTSET_PIN3_S‘
 (1ULè

	)

1580 
	#GPIO_OUTSET_PIN2_Pos
 (2ULè

	)

1581 
	#GPIO_OUTSET_PIN2_Msk
 (0x1UL << 
GPIO_OUTSET_PIN2_Pos
è

	)

1582 
	#GPIO_OUTSET_PIN2_Low
 (0ULè

	)

1583 
	#GPIO_OUTSET_PIN2_High
 (1ULè

	)

1584 
	#GPIO_OUTSET_PIN2_S‘
 (1ULè

	)

1587 
	#GPIO_OUTSET_PIN1_Pos
 (1ULè

	)

1588 
	#GPIO_OUTSET_PIN1_Msk
 (0x1UL << 
GPIO_OUTSET_PIN1_Pos
è

	)

1589 
	#GPIO_OUTSET_PIN1_Low
 (0ULè

	)

1590 
	#GPIO_OUTSET_PIN1_High
 (1ULè

	)

1591 
	#GPIO_OUTSET_PIN1_S‘
 (1ULè

	)

1594 
	#GPIO_OUTSET_PIN0_Pos
 (0ULè

	)

1595 
	#GPIO_OUTSET_PIN0_Msk
 (0x1UL << 
GPIO_OUTSET_PIN0_Pos
è

	)

1596 
	#GPIO_OUTSET_PIN0_Low
 (0ULè

	)

1597 
	#GPIO_OUTSET_PIN0_High
 (1ULè

	)

1598 
	#GPIO_OUTSET_PIN0_S‘
 (1ULè

	)

1604 
	#GPIO_OUTCLR_PIN31_Pos
 (31ULè

	)

1605 
	#GPIO_OUTCLR_PIN31_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN31_Pos
è

	)

1606 
	#GPIO_OUTCLR_PIN31_Low
 (0ULè

	)

1607 
	#GPIO_OUTCLR_PIN31_High
 (1ULè

	)

1608 
	#GPIO_OUTCLR_PIN31_CË¬
 (1ULè

	)

1611 
	#GPIO_OUTCLR_PIN30_Pos
 (30ULè

	)

1612 
	#GPIO_OUTCLR_PIN30_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN30_Pos
è

	)

1613 
	#GPIO_OUTCLR_PIN30_Low
 (0ULè

	)

1614 
	#GPIO_OUTCLR_PIN30_High
 (1ULè

	)

1615 
	#GPIO_OUTCLR_PIN30_CË¬
 (1ULè

	)

1618 
	#GPIO_OUTCLR_PIN29_Pos
 (29ULè

	)

1619 
	#GPIO_OUTCLR_PIN29_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN29_Pos
è

	)

1620 
	#GPIO_OUTCLR_PIN29_Low
 (0ULè

	)

1621 
	#GPIO_OUTCLR_PIN29_High
 (1ULè

	)

1622 
	#GPIO_OUTCLR_PIN29_CË¬
 (1ULè

	)

1625 
	#GPIO_OUTCLR_PIN28_Pos
 (28ULè

	)

1626 
	#GPIO_OUTCLR_PIN28_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN28_Pos
è

	)

1627 
	#GPIO_OUTCLR_PIN28_Low
 (0ULè

	)

1628 
	#GPIO_OUTCLR_PIN28_High
 (1ULè

	)

1629 
	#GPIO_OUTCLR_PIN28_CË¬
 (1ULè

	)

1632 
	#GPIO_OUTCLR_PIN27_Pos
 (27ULè

	)

1633 
	#GPIO_OUTCLR_PIN27_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN27_Pos
è

	)

1634 
	#GPIO_OUTCLR_PIN27_Low
 (0ULè

	)

1635 
	#GPIO_OUTCLR_PIN27_High
 (1ULè

	)

1636 
	#GPIO_OUTCLR_PIN27_CË¬
 (1ULè

	)

1639 
	#GPIO_OUTCLR_PIN26_Pos
 (26ULè

	)

1640 
	#GPIO_OUTCLR_PIN26_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN26_Pos
è

	)

1641 
	#GPIO_OUTCLR_PIN26_Low
 (0ULè

	)

1642 
	#GPIO_OUTCLR_PIN26_High
 (1ULè

	)

1643 
	#GPIO_OUTCLR_PIN26_CË¬
 (1ULè

	)

1646 
	#GPIO_OUTCLR_PIN25_Pos
 (25ULè

	)

1647 
	#GPIO_OUTCLR_PIN25_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN25_Pos
è

	)

1648 
	#GPIO_OUTCLR_PIN25_Low
 (0ULè

	)

1649 
	#GPIO_OUTCLR_PIN25_High
 (1ULè

	)

1650 
	#GPIO_OUTCLR_PIN25_CË¬
 (1ULè

	)

1653 
	#GPIO_OUTCLR_PIN24_Pos
 (24ULè

	)

1654 
	#GPIO_OUTCLR_PIN24_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN24_Pos
è

	)

1655 
	#GPIO_OUTCLR_PIN24_Low
 (0ULè

	)

1656 
	#GPIO_OUTCLR_PIN24_High
 (1ULè

	)

1657 
	#GPIO_OUTCLR_PIN24_CË¬
 (1ULè

	)

1660 
	#GPIO_OUTCLR_PIN23_Pos
 (23ULè

	)

1661 
	#GPIO_OUTCLR_PIN23_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN23_Pos
è

	)

1662 
	#GPIO_OUTCLR_PIN23_Low
 (0ULè

	)

1663 
	#GPIO_OUTCLR_PIN23_High
 (1ULè

	)

1664 
	#GPIO_OUTCLR_PIN23_CË¬
 (1ULè

	)

1667 
	#GPIO_OUTCLR_PIN22_Pos
 (22ULè

	)

1668 
	#GPIO_OUTCLR_PIN22_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN22_Pos
è

	)

1669 
	#GPIO_OUTCLR_PIN22_Low
 (0ULè

	)

1670 
	#GPIO_OUTCLR_PIN22_High
 (1ULè

	)

1671 
	#GPIO_OUTCLR_PIN22_CË¬
 (1ULè

	)

1674 
	#GPIO_OUTCLR_PIN21_Pos
 (21ULè

	)

1675 
	#GPIO_OUTCLR_PIN21_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN21_Pos
è

	)

1676 
	#GPIO_OUTCLR_PIN21_Low
 (0ULè

	)

1677 
	#GPIO_OUTCLR_PIN21_High
 (1ULè

	)

1678 
	#GPIO_OUTCLR_PIN21_CË¬
 (1ULè

	)

1681 
	#GPIO_OUTCLR_PIN20_Pos
 (20ULè

	)

1682 
	#GPIO_OUTCLR_PIN20_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN20_Pos
è

	)

1683 
	#GPIO_OUTCLR_PIN20_Low
 (0ULè

	)

1684 
	#GPIO_OUTCLR_PIN20_High
 (1ULè

	)

1685 
	#GPIO_OUTCLR_PIN20_CË¬
 (1ULè

	)

1688 
	#GPIO_OUTCLR_PIN19_Pos
 (19ULè

	)

1689 
	#GPIO_OUTCLR_PIN19_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN19_Pos
è

	)

1690 
	#GPIO_OUTCLR_PIN19_Low
 (0ULè

	)

1691 
	#GPIO_OUTCLR_PIN19_High
 (1ULè

	)

1692 
	#GPIO_OUTCLR_PIN19_CË¬
 (1ULè

	)

1695 
	#GPIO_OUTCLR_PIN18_Pos
 (18ULè

	)

1696 
	#GPIO_OUTCLR_PIN18_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN18_Pos
è

	)

1697 
	#GPIO_OUTCLR_PIN18_Low
 (0ULè

	)

1698 
	#GPIO_OUTCLR_PIN18_High
 (1ULè

	)

1699 
	#GPIO_OUTCLR_PIN18_CË¬
 (1ULè

	)

1702 
	#GPIO_OUTCLR_PIN17_Pos
 (17ULè

	)

1703 
	#GPIO_OUTCLR_PIN17_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN17_Pos
è

	)

1704 
	#GPIO_OUTCLR_PIN17_Low
 (0ULè

	)

1705 
	#GPIO_OUTCLR_PIN17_High
 (1ULè

	)

1706 
	#GPIO_OUTCLR_PIN17_CË¬
 (1ULè

	)

1709 
	#GPIO_OUTCLR_PIN16_Pos
 (16ULè

	)

1710 
	#GPIO_OUTCLR_PIN16_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN16_Pos
è

	)

1711 
	#GPIO_OUTCLR_PIN16_Low
 (0ULè

	)

1712 
	#GPIO_OUTCLR_PIN16_High
 (1ULè

	)

1713 
	#GPIO_OUTCLR_PIN16_CË¬
 (1ULè

	)

1716 
	#GPIO_OUTCLR_PIN15_Pos
 (15ULè

	)

1717 
	#GPIO_OUTCLR_PIN15_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN15_Pos
è

	)

1718 
	#GPIO_OUTCLR_PIN15_Low
 (0ULè

	)

1719 
	#GPIO_OUTCLR_PIN15_High
 (1ULè

	)

1720 
	#GPIO_OUTCLR_PIN15_CË¬
 (1ULè

	)

1723 
	#GPIO_OUTCLR_PIN14_Pos
 (14ULè

	)

1724 
	#GPIO_OUTCLR_PIN14_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN14_Pos
è

	)

1725 
	#GPIO_OUTCLR_PIN14_Low
 (0ULè

	)

1726 
	#GPIO_OUTCLR_PIN14_High
 (1ULè

	)

1727 
	#GPIO_OUTCLR_PIN14_CË¬
 (1ULè

	)

1730 
	#GPIO_OUTCLR_PIN13_Pos
 (13ULè

	)

1731 
	#GPIO_OUTCLR_PIN13_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN13_Pos
è

	)

1732 
	#GPIO_OUTCLR_PIN13_Low
 (0ULè

	)

1733 
	#GPIO_OUTCLR_PIN13_High
 (1ULè

	)

1734 
	#GPIO_OUTCLR_PIN13_CË¬
 (1ULè

	)

1737 
	#GPIO_OUTCLR_PIN12_Pos
 (12ULè

	)

1738 
	#GPIO_OUTCLR_PIN12_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN12_Pos
è

	)

1739 
	#GPIO_OUTCLR_PIN12_Low
 (0ULè

	)

1740 
	#GPIO_OUTCLR_PIN12_High
 (1ULè

	)

1741 
	#GPIO_OUTCLR_PIN12_CË¬
 (1ULè

	)

1744 
	#GPIO_OUTCLR_PIN11_Pos
 (11ULè

	)

1745 
	#GPIO_OUTCLR_PIN11_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN11_Pos
è

	)

1746 
	#GPIO_OUTCLR_PIN11_Low
 (0ULè

	)

1747 
	#GPIO_OUTCLR_PIN11_High
 (1ULè

	)

1748 
	#GPIO_OUTCLR_PIN11_CË¬
 (1ULè

	)

1751 
	#GPIO_OUTCLR_PIN10_Pos
 (10ULè

	)

1752 
	#GPIO_OUTCLR_PIN10_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN10_Pos
è

	)

1753 
	#GPIO_OUTCLR_PIN10_Low
 (0ULè

	)

1754 
	#GPIO_OUTCLR_PIN10_High
 (1ULè

	)

1755 
	#GPIO_OUTCLR_PIN10_CË¬
 (1ULè

	)

1758 
	#GPIO_OUTCLR_PIN9_Pos
 (9ULè

	)

1759 
	#GPIO_OUTCLR_PIN9_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN9_Pos
è

	)

1760 
	#GPIO_OUTCLR_PIN9_Low
 (0ULè

	)

1761 
	#GPIO_OUTCLR_PIN9_High
 (1ULè

	)

1762 
	#GPIO_OUTCLR_PIN9_CË¬
 (1ULè

	)

1765 
	#GPIO_OUTCLR_PIN8_Pos
 (8ULè

	)

1766 
	#GPIO_OUTCLR_PIN8_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN8_Pos
è

	)

1767 
	#GPIO_OUTCLR_PIN8_Low
 (0ULè

	)

1768 
	#GPIO_OUTCLR_PIN8_High
 (1ULè

	)

1769 
	#GPIO_OUTCLR_PIN8_CË¬
 (1ULè

	)

1772 
	#GPIO_OUTCLR_PIN7_Pos
 (7ULè

	)

1773 
	#GPIO_OUTCLR_PIN7_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN7_Pos
è

	)

1774 
	#GPIO_OUTCLR_PIN7_Low
 (0ULè

	)

1775 
	#GPIO_OUTCLR_PIN7_High
 (1ULè

	)

1776 
	#GPIO_OUTCLR_PIN7_CË¬
 (1ULè

	)

1779 
	#GPIO_OUTCLR_PIN6_Pos
 (6ULè

	)

1780 
	#GPIO_OUTCLR_PIN6_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN6_Pos
è

	)

1781 
	#GPIO_OUTCLR_PIN6_Low
 (0ULè

	)

1782 
	#GPIO_OUTCLR_PIN6_High
 (1ULè

	)

1783 
	#GPIO_OUTCLR_PIN6_CË¬
 (1ULè

	)

1786 
	#GPIO_OUTCLR_PIN5_Pos
 (5ULè

	)

1787 
	#GPIO_OUTCLR_PIN5_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN5_Pos
è

	)

1788 
	#GPIO_OUTCLR_PIN5_Low
 (0ULè

	)

1789 
	#GPIO_OUTCLR_PIN5_High
 (1ULè

	)

1790 
	#GPIO_OUTCLR_PIN5_CË¬
 (1ULè

	)

1793 
	#GPIO_OUTCLR_PIN4_Pos
 (4ULè

	)

1794 
	#GPIO_OUTCLR_PIN4_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN4_Pos
è

	)

1795 
	#GPIO_OUTCLR_PIN4_Low
 (0ULè

	)

1796 
	#GPIO_OUTCLR_PIN4_High
 (1ULè

	)

1797 
	#GPIO_OUTCLR_PIN4_CË¬
 (1ULè

	)

1800 
	#GPIO_OUTCLR_PIN3_Pos
 (3ULè

	)

1801 
	#GPIO_OUTCLR_PIN3_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN3_Pos
è

	)

1802 
	#GPIO_OUTCLR_PIN3_Low
 (0ULè

	)

1803 
	#GPIO_OUTCLR_PIN3_High
 (1ULè

	)

1804 
	#GPIO_OUTCLR_PIN3_CË¬
 (1ULè

	)

1807 
	#GPIO_OUTCLR_PIN2_Pos
 (2ULè

	)

1808 
	#GPIO_OUTCLR_PIN2_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN2_Pos
è

	)

1809 
	#GPIO_OUTCLR_PIN2_Low
 (0ULè

	)

1810 
	#GPIO_OUTCLR_PIN2_High
 (1ULè

	)

1811 
	#GPIO_OUTCLR_PIN2_CË¬
 (1ULè

	)

1814 
	#GPIO_OUTCLR_PIN1_Pos
 (1ULè

	)

1815 
	#GPIO_OUTCLR_PIN1_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN1_Pos
è

	)

1816 
	#GPIO_OUTCLR_PIN1_Low
 (0ULè

	)

1817 
	#GPIO_OUTCLR_PIN1_High
 (1ULè

	)

1818 
	#GPIO_OUTCLR_PIN1_CË¬
 (1ULè

	)

1821 
	#GPIO_OUTCLR_PIN0_Pos
 (0ULè

	)

1822 
	#GPIO_OUTCLR_PIN0_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN0_Pos
è

	)

1823 
	#GPIO_OUTCLR_PIN0_Low
 (0ULè

	)

1824 
	#GPIO_OUTCLR_PIN0_High
 (1ULè

	)

1825 
	#GPIO_OUTCLR_PIN0_CË¬
 (1ULè

	)

1831 
	#GPIO_IN_PIN31_Pos
 (31ULè

	)

1832 
	#GPIO_IN_PIN31_Msk
 (0x1UL << 
GPIO_IN_PIN31_Pos
è

	)

1833 
	#GPIO_IN_PIN31_Low
 (0ULè

	)

1834 
	#GPIO_IN_PIN31_High
 (1ULè

	)

1837 
	#GPIO_IN_PIN30_Pos
 (30ULè

	)

1838 
	#GPIO_IN_PIN30_Msk
 (0x1UL << 
GPIO_IN_PIN30_Pos
è

	)

1839 
	#GPIO_IN_PIN30_Low
 (0ULè

	)

1840 
	#GPIO_IN_PIN30_High
 (1ULè

	)

1843 
	#GPIO_IN_PIN29_Pos
 (29ULè

	)

1844 
	#GPIO_IN_PIN29_Msk
 (0x1UL << 
GPIO_IN_PIN29_Pos
è

	)

1845 
	#GPIO_IN_PIN29_Low
 (0ULè

	)

1846 
	#GPIO_IN_PIN29_High
 (1ULè

	)

1849 
	#GPIO_IN_PIN28_Pos
 (28ULè

	)

1850 
	#GPIO_IN_PIN28_Msk
 (0x1UL << 
GPIO_IN_PIN28_Pos
è

	)

1851 
	#GPIO_IN_PIN28_Low
 (0ULè

	)

1852 
	#GPIO_IN_PIN28_High
 (1ULè

	)

1855 
	#GPIO_IN_PIN27_Pos
 (27ULè

	)

1856 
	#GPIO_IN_PIN27_Msk
 (0x1UL << 
GPIO_IN_PIN27_Pos
è

	)

1857 
	#GPIO_IN_PIN27_Low
 (0ULè

	)

1858 
	#GPIO_IN_PIN27_High
 (1ULè

	)

1861 
	#GPIO_IN_PIN26_Pos
 (26ULè

	)

1862 
	#GPIO_IN_PIN26_Msk
 (0x1UL << 
GPIO_IN_PIN26_Pos
è

	)

1863 
	#GPIO_IN_PIN26_Low
 (0ULè

	)

1864 
	#GPIO_IN_PIN26_High
 (1ULè

	)

1867 
	#GPIO_IN_PIN25_Pos
 (25ULè

	)

1868 
	#GPIO_IN_PIN25_Msk
 (0x1UL << 
GPIO_IN_PIN25_Pos
è

	)

1869 
	#GPIO_IN_PIN25_Low
 (0ULè

	)

1870 
	#GPIO_IN_PIN25_High
 (1ULè

	)

1873 
	#GPIO_IN_PIN24_Pos
 (24ULè

	)

1874 
	#GPIO_IN_PIN24_Msk
 (0x1UL << 
GPIO_IN_PIN24_Pos
è

	)

1875 
	#GPIO_IN_PIN24_Low
 (0ULè

	)

1876 
	#GPIO_IN_PIN24_High
 (1ULè

	)

1879 
	#GPIO_IN_PIN23_Pos
 (23ULè

	)

1880 
	#GPIO_IN_PIN23_Msk
 (0x1UL << 
GPIO_IN_PIN23_Pos
è

	)

1881 
	#GPIO_IN_PIN23_Low
 (0ULè

	)

1882 
	#GPIO_IN_PIN23_High
 (1ULè

	)

1885 
	#GPIO_IN_PIN22_Pos
 (22ULè

	)

1886 
	#GPIO_IN_PIN22_Msk
 (0x1UL << 
GPIO_IN_PIN22_Pos
è

	)

1887 
	#GPIO_IN_PIN22_Low
 (0ULè

	)

1888 
	#GPIO_IN_PIN22_High
 (1ULè

	)

1891 
	#GPIO_IN_PIN21_Pos
 (21ULè

	)

1892 
	#GPIO_IN_PIN21_Msk
 (0x1UL << 
GPIO_IN_PIN21_Pos
è

	)

1893 
	#GPIO_IN_PIN21_Low
 (0ULè

	)

1894 
	#GPIO_IN_PIN21_High
 (1ULè

	)

1897 
	#GPIO_IN_PIN20_Pos
 (20ULè

	)

1898 
	#GPIO_IN_PIN20_Msk
 (0x1UL << 
GPIO_IN_PIN20_Pos
è

	)

1899 
	#GPIO_IN_PIN20_Low
 (0ULè

	)

1900 
	#GPIO_IN_PIN20_High
 (1ULè

	)

1903 
	#GPIO_IN_PIN19_Pos
 (19ULè

	)

1904 
	#GPIO_IN_PIN19_Msk
 (0x1UL << 
GPIO_IN_PIN19_Pos
è

	)

1905 
	#GPIO_IN_PIN19_Low
 (0ULè

	)

1906 
	#GPIO_IN_PIN19_High
 (1ULè

	)

1909 
	#GPIO_IN_PIN18_Pos
 (18ULè

	)

1910 
	#GPIO_IN_PIN18_Msk
 (0x1UL << 
GPIO_IN_PIN18_Pos
è

	)

1911 
	#GPIO_IN_PIN18_Low
 (0ULè

	)

1912 
	#GPIO_IN_PIN18_High
 (1ULè

	)

1915 
	#GPIO_IN_PIN17_Pos
 (17ULè

	)

1916 
	#GPIO_IN_PIN17_Msk
 (0x1UL << 
GPIO_IN_PIN17_Pos
è

	)

1917 
	#GPIO_IN_PIN17_Low
 (0ULè

	)

1918 
	#GPIO_IN_PIN17_High
 (1ULè

	)

1921 
	#GPIO_IN_PIN16_Pos
 (16ULè

	)

1922 
	#GPIO_IN_PIN16_Msk
 (0x1UL << 
GPIO_IN_PIN16_Pos
è

	)

1923 
	#GPIO_IN_PIN16_Low
 (0ULè

	)

1924 
	#GPIO_IN_PIN16_High
 (1ULè

	)

1927 
	#GPIO_IN_PIN15_Pos
 (15ULè

	)

1928 
	#GPIO_IN_PIN15_Msk
 (0x1UL << 
GPIO_IN_PIN15_Pos
è

	)

1929 
	#GPIO_IN_PIN15_Low
 (0ULè

	)

1930 
	#GPIO_IN_PIN15_High
 (1ULè

	)

1933 
	#GPIO_IN_PIN14_Pos
 (14ULè

	)

1934 
	#GPIO_IN_PIN14_Msk
 (0x1UL << 
GPIO_IN_PIN14_Pos
è

	)

1935 
	#GPIO_IN_PIN14_Low
 (0ULè

	)

1936 
	#GPIO_IN_PIN14_High
 (1ULè

	)

1939 
	#GPIO_IN_PIN13_Pos
 (13ULè

	)

1940 
	#GPIO_IN_PIN13_Msk
 (0x1UL << 
GPIO_IN_PIN13_Pos
è

	)

1941 
	#GPIO_IN_PIN13_Low
 (0ULè

	)

1942 
	#GPIO_IN_PIN13_High
 (1ULè

	)

1945 
	#GPIO_IN_PIN12_Pos
 (12ULè

	)

1946 
	#GPIO_IN_PIN12_Msk
 (0x1UL << 
GPIO_IN_PIN12_Pos
è

	)

1947 
	#GPIO_IN_PIN12_Low
 (0ULè

	)

1948 
	#GPIO_IN_PIN12_High
 (1ULè

	)

1951 
	#GPIO_IN_PIN11_Pos
 (11ULè

	)

1952 
	#GPIO_IN_PIN11_Msk
 (0x1UL << 
GPIO_IN_PIN11_Pos
è

	)

1953 
	#GPIO_IN_PIN11_Low
 (0ULè

	)

1954 
	#GPIO_IN_PIN11_High
 (1ULè

	)

1957 
	#GPIO_IN_PIN10_Pos
 (10ULè

	)

1958 
	#GPIO_IN_PIN10_Msk
 (0x1UL << 
GPIO_IN_PIN10_Pos
è

	)

1959 
	#GPIO_IN_PIN10_Low
 (0ULè

	)

1960 
	#GPIO_IN_PIN10_High
 (1ULè

	)

1963 
	#GPIO_IN_PIN9_Pos
 (9ULè

	)

1964 
	#GPIO_IN_PIN9_Msk
 (0x1UL << 
GPIO_IN_PIN9_Pos
è

	)

1965 
	#GPIO_IN_PIN9_Low
 (0ULè

	)

1966 
	#GPIO_IN_PIN9_High
 (1ULè

	)

1969 
	#GPIO_IN_PIN8_Pos
 (8ULè

	)

1970 
	#GPIO_IN_PIN8_Msk
 (0x1UL << 
GPIO_IN_PIN8_Pos
è

	)

1971 
	#GPIO_IN_PIN8_Low
 (0ULè

	)

1972 
	#GPIO_IN_PIN8_High
 (1ULè

	)

1975 
	#GPIO_IN_PIN7_Pos
 (7ULè

	)

1976 
	#GPIO_IN_PIN7_Msk
 (0x1UL << 
GPIO_IN_PIN7_Pos
è

	)

1977 
	#GPIO_IN_PIN7_Low
 (0ULè

	)

1978 
	#GPIO_IN_PIN7_High
 (1ULè

	)

1981 
	#GPIO_IN_PIN6_Pos
 (6ULè

	)

1982 
	#GPIO_IN_PIN6_Msk
 (0x1UL << 
GPIO_IN_PIN6_Pos
è

	)

1983 
	#GPIO_IN_PIN6_Low
 (0ULè

	)

1984 
	#GPIO_IN_PIN6_High
 (1ULè

	)

1987 
	#GPIO_IN_PIN5_Pos
 (5ULè

	)

1988 
	#GPIO_IN_PIN5_Msk
 (0x1UL << 
GPIO_IN_PIN5_Pos
è

	)

1989 
	#GPIO_IN_PIN5_Low
 (0ULè

	)

1990 
	#GPIO_IN_PIN5_High
 (1ULè

	)

1993 
	#GPIO_IN_PIN4_Pos
 (4ULè

	)

1994 
	#GPIO_IN_PIN4_Msk
 (0x1UL << 
GPIO_IN_PIN4_Pos
è

	)

1995 
	#GPIO_IN_PIN4_Low
 (0ULè

	)

1996 
	#GPIO_IN_PIN4_High
 (1ULè

	)

1999 
	#GPIO_IN_PIN3_Pos
 (3ULè

	)

2000 
	#GPIO_IN_PIN3_Msk
 (0x1UL << 
GPIO_IN_PIN3_Pos
è

	)

2001 
	#GPIO_IN_PIN3_Low
 (0ULè

	)

2002 
	#GPIO_IN_PIN3_High
 (1ULè

	)

2005 
	#GPIO_IN_PIN2_Pos
 (2ULè

	)

2006 
	#GPIO_IN_PIN2_Msk
 (0x1UL << 
GPIO_IN_PIN2_Pos
è

	)

2007 
	#GPIO_IN_PIN2_Low
 (0ULè

	)

2008 
	#GPIO_IN_PIN2_High
 (1ULè

	)

2011 
	#GPIO_IN_PIN1_Pos
 (1ULè

	)

2012 
	#GPIO_IN_PIN1_Msk
 (0x1UL << 
GPIO_IN_PIN1_Pos
è

	)

2013 
	#GPIO_IN_PIN1_Low
 (0ULè

	)

2014 
	#GPIO_IN_PIN1_High
 (1ULè

	)

2017 
	#GPIO_IN_PIN0_Pos
 (0ULè

	)

2018 
	#GPIO_IN_PIN0_Msk
 (0x1UL << 
GPIO_IN_PIN0_Pos
è

	)

2019 
	#GPIO_IN_PIN0_Low
 (0ULè

	)

2020 
	#GPIO_IN_PIN0_High
 (1ULè

	)

2026 
	#GPIO_DIR_PIN31_Pos
 (31ULè

	)

2027 
	#GPIO_DIR_PIN31_Msk
 (0x1UL << 
GPIO_DIR_PIN31_Pos
è

	)

2028 
	#GPIO_DIR_PIN31_IÅut
 (0ULè

	)

2029 
	#GPIO_DIR_PIN31_Ouut
 (1ULè

	)

2032 
	#GPIO_DIR_PIN30_Pos
 (30ULè

	)

2033 
	#GPIO_DIR_PIN30_Msk
 (0x1UL << 
GPIO_DIR_PIN30_Pos
è

	)

2034 
	#GPIO_DIR_PIN30_IÅut
 (0ULè

	)

2035 
	#GPIO_DIR_PIN30_Ouut
 (1ULè

	)

2038 
	#GPIO_DIR_PIN29_Pos
 (29ULè

	)

2039 
	#GPIO_DIR_PIN29_Msk
 (0x1UL << 
GPIO_DIR_PIN29_Pos
è

	)

2040 
	#GPIO_DIR_PIN29_IÅut
 (0ULè

	)

2041 
	#GPIO_DIR_PIN29_Ouut
 (1ULè

	)

2044 
	#GPIO_DIR_PIN28_Pos
 (28ULè

	)

2045 
	#GPIO_DIR_PIN28_Msk
 (0x1UL << 
GPIO_DIR_PIN28_Pos
è

	)

2046 
	#GPIO_DIR_PIN28_IÅut
 (0ULè

	)

2047 
	#GPIO_DIR_PIN28_Ouut
 (1ULè

	)

2050 
	#GPIO_DIR_PIN27_Pos
 (27ULè

	)

2051 
	#GPIO_DIR_PIN27_Msk
 (0x1UL << 
GPIO_DIR_PIN27_Pos
è

	)

2052 
	#GPIO_DIR_PIN27_IÅut
 (0ULè

	)

2053 
	#GPIO_DIR_PIN27_Ouut
 (1ULè

	)

2056 
	#GPIO_DIR_PIN26_Pos
 (26ULè

	)

2057 
	#GPIO_DIR_PIN26_Msk
 (0x1UL << 
GPIO_DIR_PIN26_Pos
è

	)

2058 
	#GPIO_DIR_PIN26_IÅut
 (0ULè

	)

2059 
	#GPIO_DIR_PIN26_Ouut
 (1ULè

	)

2062 
	#GPIO_DIR_PIN25_Pos
 (25ULè

	)

2063 
	#GPIO_DIR_PIN25_Msk
 (0x1UL << 
GPIO_DIR_PIN25_Pos
è

	)

2064 
	#GPIO_DIR_PIN25_IÅut
 (0ULè

	)

2065 
	#GPIO_DIR_PIN25_Ouut
 (1ULè

	)

2068 
	#GPIO_DIR_PIN24_Pos
 (24ULè

	)

2069 
	#GPIO_DIR_PIN24_Msk
 (0x1UL << 
GPIO_DIR_PIN24_Pos
è

	)

2070 
	#GPIO_DIR_PIN24_IÅut
 (0ULè

	)

2071 
	#GPIO_DIR_PIN24_Ouut
 (1ULè

	)

2074 
	#GPIO_DIR_PIN23_Pos
 (23ULè

	)

2075 
	#GPIO_DIR_PIN23_Msk
 (0x1UL << 
GPIO_DIR_PIN23_Pos
è

	)

2076 
	#GPIO_DIR_PIN23_IÅut
 (0ULè

	)

2077 
	#GPIO_DIR_PIN23_Ouut
 (1ULè

	)

2080 
	#GPIO_DIR_PIN22_Pos
 (22ULè

	)

2081 
	#GPIO_DIR_PIN22_Msk
 (0x1UL << 
GPIO_DIR_PIN22_Pos
è

	)

2082 
	#GPIO_DIR_PIN22_IÅut
 (0ULè

	)

2083 
	#GPIO_DIR_PIN22_Ouut
 (1ULè

	)

2086 
	#GPIO_DIR_PIN21_Pos
 (21ULè

	)

2087 
	#GPIO_DIR_PIN21_Msk
 (0x1UL << 
GPIO_DIR_PIN21_Pos
è

	)

2088 
	#GPIO_DIR_PIN21_IÅut
 (0ULè

	)

2089 
	#GPIO_DIR_PIN21_Ouut
 (1ULè

	)

2092 
	#GPIO_DIR_PIN20_Pos
 (20ULè

	)

2093 
	#GPIO_DIR_PIN20_Msk
 (0x1UL << 
GPIO_DIR_PIN20_Pos
è

	)

2094 
	#GPIO_DIR_PIN20_IÅut
 (0ULè

	)

2095 
	#GPIO_DIR_PIN20_Ouut
 (1ULè

	)

2098 
	#GPIO_DIR_PIN19_Pos
 (19ULè

	)

2099 
	#GPIO_DIR_PIN19_Msk
 (0x1UL << 
GPIO_DIR_PIN19_Pos
è

	)

2100 
	#GPIO_DIR_PIN19_IÅut
 (0ULè

	)

2101 
	#GPIO_DIR_PIN19_Ouut
 (1ULè

	)

2104 
	#GPIO_DIR_PIN18_Pos
 (18ULè

	)

2105 
	#GPIO_DIR_PIN18_Msk
 (0x1UL << 
GPIO_DIR_PIN18_Pos
è

	)

2106 
	#GPIO_DIR_PIN18_IÅut
 (0ULè

	)

2107 
	#GPIO_DIR_PIN18_Ouut
 (1ULè

	)

2110 
	#GPIO_DIR_PIN17_Pos
 (17ULè

	)

2111 
	#GPIO_DIR_PIN17_Msk
 (0x1UL << 
GPIO_DIR_PIN17_Pos
è

	)

2112 
	#GPIO_DIR_PIN17_IÅut
 (0ULè

	)

2113 
	#GPIO_DIR_PIN17_Ouut
 (1ULè

	)

2116 
	#GPIO_DIR_PIN16_Pos
 (16ULè

	)

2117 
	#GPIO_DIR_PIN16_Msk
 (0x1UL << 
GPIO_DIR_PIN16_Pos
è

	)

2118 
	#GPIO_DIR_PIN16_IÅut
 (0ULè

	)

2119 
	#GPIO_DIR_PIN16_Ouut
 (1ULè

	)

2122 
	#GPIO_DIR_PIN15_Pos
 (15ULè

	)

2123 
	#GPIO_DIR_PIN15_Msk
 (0x1UL << 
GPIO_DIR_PIN15_Pos
è

	)

2124 
	#GPIO_DIR_PIN15_IÅut
 (0ULè

	)

2125 
	#GPIO_DIR_PIN15_Ouut
 (1ULè

	)

2128 
	#GPIO_DIR_PIN14_Pos
 (14ULè

	)

2129 
	#GPIO_DIR_PIN14_Msk
 (0x1UL << 
GPIO_DIR_PIN14_Pos
è

	)

2130 
	#GPIO_DIR_PIN14_IÅut
 (0ULè

	)

2131 
	#GPIO_DIR_PIN14_Ouut
 (1ULè

	)

2134 
	#GPIO_DIR_PIN13_Pos
 (13ULè

	)

2135 
	#GPIO_DIR_PIN13_Msk
 (0x1UL << 
GPIO_DIR_PIN13_Pos
è

	)

2136 
	#GPIO_DIR_PIN13_IÅut
 (0ULè

	)

2137 
	#GPIO_DIR_PIN13_Ouut
 (1ULè

	)

2140 
	#GPIO_DIR_PIN12_Pos
 (12ULè

	)

2141 
	#GPIO_DIR_PIN12_Msk
 (0x1UL << 
GPIO_DIR_PIN12_Pos
è

	)

2142 
	#GPIO_DIR_PIN12_IÅut
 (0ULè

	)

2143 
	#GPIO_DIR_PIN12_Ouut
 (1ULè

	)

2146 
	#GPIO_DIR_PIN11_Pos
 (11ULè

	)

2147 
	#GPIO_DIR_PIN11_Msk
 (0x1UL << 
GPIO_DIR_PIN11_Pos
è

	)

2148 
	#GPIO_DIR_PIN11_IÅut
 (0ULè

	)

2149 
	#GPIO_DIR_PIN11_Ouut
 (1ULè

	)

2152 
	#GPIO_DIR_PIN10_Pos
 (10ULè

	)

2153 
	#GPIO_DIR_PIN10_Msk
 (0x1UL << 
GPIO_DIR_PIN10_Pos
è

	)

2154 
	#GPIO_DIR_PIN10_IÅut
 (0ULè

	)

2155 
	#GPIO_DIR_PIN10_Ouut
 (1ULè

	)

2158 
	#GPIO_DIR_PIN9_Pos
 (9ULè

	)

2159 
	#GPIO_DIR_PIN9_Msk
 (0x1UL << 
GPIO_DIR_PIN9_Pos
è

	)

2160 
	#GPIO_DIR_PIN9_IÅut
 (0ULè

	)

2161 
	#GPIO_DIR_PIN9_Ouut
 (1ULè

	)

2164 
	#GPIO_DIR_PIN8_Pos
 (8ULè

	)

2165 
	#GPIO_DIR_PIN8_Msk
 (0x1UL << 
GPIO_DIR_PIN8_Pos
è

	)

2166 
	#GPIO_DIR_PIN8_IÅut
 (0ULè

	)

2167 
	#GPIO_DIR_PIN8_Ouut
 (1ULè

	)

2170 
	#GPIO_DIR_PIN7_Pos
 (7ULè

	)

2171 
	#GPIO_DIR_PIN7_Msk
 (0x1UL << 
GPIO_DIR_PIN7_Pos
è

	)

2172 
	#GPIO_DIR_PIN7_IÅut
 (0ULè

	)

2173 
	#GPIO_DIR_PIN7_Ouut
 (1ULè

	)

2176 
	#GPIO_DIR_PIN6_Pos
 (6ULè

	)

2177 
	#GPIO_DIR_PIN6_Msk
 (0x1UL << 
GPIO_DIR_PIN6_Pos
è

	)

2178 
	#GPIO_DIR_PIN6_IÅut
 (0ULè

	)

2179 
	#GPIO_DIR_PIN6_Ouut
 (1ULè

	)

2182 
	#GPIO_DIR_PIN5_Pos
 (5ULè

	)

2183 
	#GPIO_DIR_PIN5_Msk
 (0x1UL << 
GPIO_DIR_PIN5_Pos
è

	)

2184 
	#GPIO_DIR_PIN5_IÅut
 (0ULè

	)

2185 
	#GPIO_DIR_PIN5_Ouut
 (1ULè

	)

2188 
	#GPIO_DIR_PIN4_Pos
 (4ULè

	)

2189 
	#GPIO_DIR_PIN4_Msk
 (0x1UL << 
GPIO_DIR_PIN4_Pos
è

	)

2190 
	#GPIO_DIR_PIN4_IÅut
 (0ULè

	)

2191 
	#GPIO_DIR_PIN4_Ouut
 (1ULè

	)

2194 
	#GPIO_DIR_PIN3_Pos
 (3ULè

	)

2195 
	#GPIO_DIR_PIN3_Msk
 (0x1UL << 
GPIO_DIR_PIN3_Pos
è

	)

2196 
	#GPIO_DIR_PIN3_IÅut
 (0ULè

	)

2197 
	#GPIO_DIR_PIN3_Ouut
 (1ULè

	)

2200 
	#GPIO_DIR_PIN2_Pos
 (2ULè

	)

2201 
	#GPIO_DIR_PIN2_Msk
 (0x1UL << 
GPIO_DIR_PIN2_Pos
è

	)

2202 
	#GPIO_DIR_PIN2_IÅut
 (0ULè

	)

2203 
	#GPIO_DIR_PIN2_Ouut
 (1ULè

	)

2206 
	#GPIO_DIR_PIN1_Pos
 (1ULè

	)

2207 
	#GPIO_DIR_PIN1_Msk
 (0x1UL << 
GPIO_DIR_PIN1_Pos
è

	)

2208 
	#GPIO_DIR_PIN1_IÅut
 (0ULè

	)

2209 
	#GPIO_DIR_PIN1_Ouut
 (1ULè

	)

2212 
	#GPIO_DIR_PIN0_Pos
 (0ULè

	)

2213 
	#GPIO_DIR_PIN0_Msk
 (0x1UL << 
GPIO_DIR_PIN0_Pos
è

	)

2214 
	#GPIO_DIR_PIN0_IÅut
 (0ULè

	)

2215 
	#GPIO_DIR_PIN0_Ouut
 (1ULè

	)

2221 
	#GPIO_DIRSET_PIN31_Pos
 (31ULè

	)

2222 
	#GPIO_DIRSET_PIN31_Msk
 (0x1UL << 
GPIO_DIRSET_PIN31_Pos
è

	)

2223 
	#GPIO_DIRSET_PIN31_IÅut
 (0ULè

	)

2224 
	#GPIO_DIRSET_PIN31_Ouut
 (1ULè

	)

2225 
	#GPIO_DIRSET_PIN31_S‘
 (1ULè

	)

2228 
	#GPIO_DIRSET_PIN30_Pos
 (30ULè

	)

2229 
	#GPIO_DIRSET_PIN30_Msk
 (0x1UL << 
GPIO_DIRSET_PIN30_Pos
è

	)

2230 
	#GPIO_DIRSET_PIN30_IÅut
 (0ULè

	)

2231 
	#GPIO_DIRSET_PIN30_Ouut
 (1ULè

	)

2232 
	#GPIO_DIRSET_PIN30_S‘
 (1ULè

	)

2235 
	#GPIO_DIRSET_PIN29_Pos
 (29ULè

	)

2236 
	#GPIO_DIRSET_PIN29_Msk
 (0x1UL << 
GPIO_DIRSET_PIN29_Pos
è

	)

2237 
	#GPIO_DIRSET_PIN29_IÅut
 (0ULè

	)

2238 
	#GPIO_DIRSET_PIN29_Ouut
 (1ULè

	)

2239 
	#GPIO_DIRSET_PIN29_S‘
 (1ULè

	)

2242 
	#GPIO_DIRSET_PIN28_Pos
 (28ULè

	)

2243 
	#GPIO_DIRSET_PIN28_Msk
 (0x1UL << 
GPIO_DIRSET_PIN28_Pos
è

	)

2244 
	#GPIO_DIRSET_PIN28_IÅut
 (0ULè

	)

2245 
	#GPIO_DIRSET_PIN28_Ouut
 (1ULè

	)

2246 
	#GPIO_DIRSET_PIN28_S‘
 (1ULè

	)

2249 
	#GPIO_DIRSET_PIN27_Pos
 (27ULè

	)

2250 
	#GPIO_DIRSET_PIN27_Msk
 (0x1UL << 
GPIO_DIRSET_PIN27_Pos
è

	)

2251 
	#GPIO_DIRSET_PIN27_IÅut
 (0ULè

	)

2252 
	#GPIO_DIRSET_PIN27_Ouut
 (1ULè

	)

2253 
	#GPIO_DIRSET_PIN27_S‘
 (1ULè

	)

2256 
	#GPIO_DIRSET_PIN26_Pos
 (26ULè

	)

2257 
	#GPIO_DIRSET_PIN26_Msk
 (0x1UL << 
GPIO_DIRSET_PIN26_Pos
è

	)

2258 
	#GPIO_DIRSET_PIN26_IÅut
 (0ULè

	)

2259 
	#GPIO_DIRSET_PIN26_Ouut
 (1ULè

	)

2260 
	#GPIO_DIRSET_PIN26_S‘
 (1ULè

	)

2263 
	#GPIO_DIRSET_PIN25_Pos
 (25ULè

	)

2264 
	#GPIO_DIRSET_PIN25_Msk
 (0x1UL << 
GPIO_DIRSET_PIN25_Pos
è

	)

2265 
	#GPIO_DIRSET_PIN25_IÅut
 (0ULè

	)

2266 
	#GPIO_DIRSET_PIN25_Ouut
 (1ULè

	)

2267 
	#GPIO_DIRSET_PIN25_S‘
 (1ULè

	)

2270 
	#GPIO_DIRSET_PIN24_Pos
 (24ULè

	)

2271 
	#GPIO_DIRSET_PIN24_Msk
 (0x1UL << 
GPIO_DIRSET_PIN24_Pos
è

	)

2272 
	#GPIO_DIRSET_PIN24_IÅut
 (0ULè

	)

2273 
	#GPIO_DIRSET_PIN24_Ouut
 (1ULè

	)

2274 
	#GPIO_DIRSET_PIN24_S‘
 (1ULè

	)

2277 
	#GPIO_DIRSET_PIN23_Pos
 (23ULè

	)

2278 
	#GPIO_DIRSET_PIN23_Msk
 (0x1UL << 
GPIO_DIRSET_PIN23_Pos
è

	)

2279 
	#GPIO_DIRSET_PIN23_IÅut
 (0ULè

	)

2280 
	#GPIO_DIRSET_PIN23_Ouut
 (1ULè

	)

2281 
	#GPIO_DIRSET_PIN23_S‘
 (1ULè

	)

2284 
	#GPIO_DIRSET_PIN22_Pos
 (22ULè

	)

2285 
	#GPIO_DIRSET_PIN22_Msk
 (0x1UL << 
GPIO_DIRSET_PIN22_Pos
è

	)

2286 
	#GPIO_DIRSET_PIN22_IÅut
 (0ULè

	)

2287 
	#GPIO_DIRSET_PIN22_Ouut
 (1ULè

	)

2288 
	#GPIO_DIRSET_PIN22_S‘
 (1ULè

	)

2291 
	#GPIO_DIRSET_PIN21_Pos
 (21ULè

	)

2292 
	#GPIO_DIRSET_PIN21_Msk
 (0x1UL << 
GPIO_DIRSET_PIN21_Pos
è

	)

2293 
	#GPIO_DIRSET_PIN21_IÅut
 (0ULè

	)

2294 
	#GPIO_DIRSET_PIN21_Ouut
 (1ULè

	)

2295 
	#GPIO_DIRSET_PIN21_S‘
 (1ULè

	)

2298 
	#GPIO_DIRSET_PIN20_Pos
 (20ULè

	)

2299 
	#GPIO_DIRSET_PIN20_Msk
 (0x1UL << 
GPIO_DIRSET_PIN20_Pos
è

	)

2300 
	#GPIO_DIRSET_PIN20_IÅut
 (0ULè

	)

2301 
	#GPIO_DIRSET_PIN20_Ouut
 (1ULè

	)

2302 
	#GPIO_DIRSET_PIN20_S‘
 (1ULè

	)

2305 
	#GPIO_DIRSET_PIN19_Pos
 (19ULè

	)

2306 
	#GPIO_DIRSET_PIN19_Msk
 (0x1UL << 
GPIO_DIRSET_PIN19_Pos
è

	)

2307 
	#GPIO_DIRSET_PIN19_IÅut
 (0ULè

	)

2308 
	#GPIO_DIRSET_PIN19_Ouut
 (1ULè

	)

2309 
	#GPIO_DIRSET_PIN19_S‘
 (1ULè

	)

2312 
	#GPIO_DIRSET_PIN18_Pos
 (18ULè

	)

2313 
	#GPIO_DIRSET_PIN18_Msk
 (0x1UL << 
GPIO_DIRSET_PIN18_Pos
è

	)

2314 
	#GPIO_DIRSET_PIN18_IÅut
 (0ULè

	)

2315 
	#GPIO_DIRSET_PIN18_Ouut
 (1ULè

	)

2316 
	#GPIO_DIRSET_PIN18_S‘
 (1ULè

	)

2319 
	#GPIO_DIRSET_PIN17_Pos
 (17ULè

	)

2320 
	#GPIO_DIRSET_PIN17_Msk
 (0x1UL << 
GPIO_DIRSET_PIN17_Pos
è

	)

2321 
	#GPIO_DIRSET_PIN17_IÅut
 (0ULè

	)

2322 
	#GPIO_DIRSET_PIN17_Ouut
 (1ULè

	)

2323 
	#GPIO_DIRSET_PIN17_S‘
 (1ULè

	)

2326 
	#GPIO_DIRSET_PIN16_Pos
 (16ULè

	)

2327 
	#GPIO_DIRSET_PIN16_Msk
 (0x1UL << 
GPIO_DIRSET_PIN16_Pos
è

	)

2328 
	#GPIO_DIRSET_PIN16_IÅut
 (0ULè

	)

2329 
	#GPIO_DIRSET_PIN16_Ouut
 (1ULè

	)

2330 
	#GPIO_DIRSET_PIN16_S‘
 (1ULè

	)

2333 
	#GPIO_DIRSET_PIN15_Pos
 (15ULè

	)

2334 
	#GPIO_DIRSET_PIN15_Msk
 (0x1UL << 
GPIO_DIRSET_PIN15_Pos
è

	)

2335 
	#GPIO_DIRSET_PIN15_IÅut
 (0ULè

	)

2336 
	#GPIO_DIRSET_PIN15_Ouut
 (1ULè

	)

2337 
	#GPIO_DIRSET_PIN15_S‘
 (1ULè

	)

2340 
	#GPIO_DIRSET_PIN14_Pos
 (14ULè

	)

2341 
	#GPIO_DIRSET_PIN14_Msk
 (0x1UL << 
GPIO_DIRSET_PIN14_Pos
è

	)

2342 
	#GPIO_DIRSET_PIN14_IÅut
 (0ULè

	)

2343 
	#GPIO_DIRSET_PIN14_Ouut
 (1ULè

	)

2344 
	#GPIO_DIRSET_PIN14_S‘
 (1ULè

	)

2347 
	#GPIO_DIRSET_PIN13_Pos
 (13ULè

	)

2348 
	#GPIO_DIRSET_PIN13_Msk
 (0x1UL << 
GPIO_DIRSET_PIN13_Pos
è

	)

2349 
	#GPIO_DIRSET_PIN13_IÅut
 (0ULè

	)

2350 
	#GPIO_DIRSET_PIN13_Ouut
 (1ULè

	)

2351 
	#GPIO_DIRSET_PIN13_S‘
 (1ULè

	)

2354 
	#GPIO_DIRSET_PIN12_Pos
 (12ULè

	)

2355 
	#GPIO_DIRSET_PIN12_Msk
 (0x1UL << 
GPIO_DIRSET_PIN12_Pos
è

	)

2356 
	#GPIO_DIRSET_PIN12_IÅut
 (0ULè

	)

2357 
	#GPIO_DIRSET_PIN12_Ouut
 (1ULè

	)

2358 
	#GPIO_DIRSET_PIN12_S‘
 (1ULè

	)

2361 
	#GPIO_DIRSET_PIN11_Pos
 (11ULè

	)

2362 
	#GPIO_DIRSET_PIN11_Msk
 (0x1UL << 
GPIO_DIRSET_PIN11_Pos
è

	)

2363 
	#GPIO_DIRSET_PIN11_IÅut
 (0ULè

	)

2364 
	#GPIO_DIRSET_PIN11_Ouut
 (1ULè

	)

2365 
	#GPIO_DIRSET_PIN11_S‘
 (1ULè

	)

2368 
	#GPIO_DIRSET_PIN10_Pos
 (10ULè

	)

2369 
	#GPIO_DIRSET_PIN10_Msk
 (0x1UL << 
GPIO_DIRSET_PIN10_Pos
è

	)

2370 
	#GPIO_DIRSET_PIN10_IÅut
 (0ULè

	)

2371 
	#GPIO_DIRSET_PIN10_Ouut
 (1ULè

	)

2372 
	#GPIO_DIRSET_PIN10_S‘
 (1ULè

	)

2375 
	#GPIO_DIRSET_PIN9_Pos
 (9ULè

	)

2376 
	#GPIO_DIRSET_PIN9_Msk
 (0x1UL << 
GPIO_DIRSET_PIN9_Pos
è

	)

2377 
	#GPIO_DIRSET_PIN9_IÅut
 (0ULè

	)

2378 
	#GPIO_DIRSET_PIN9_Ouut
 (1ULè

	)

2379 
	#GPIO_DIRSET_PIN9_S‘
 (1ULè

	)

2382 
	#GPIO_DIRSET_PIN8_Pos
 (8ULè

	)

2383 
	#GPIO_DIRSET_PIN8_Msk
 (0x1UL << 
GPIO_DIRSET_PIN8_Pos
è

	)

2384 
	#GPIO_DIRSET_PIN8_IÅut
 (0ULè

	)

2385 
	#GPIO_DIRSET_PIN8_Ouut
 (1ULè

	)

2386 
	#GPIO_DIRSET_PIN8_S‘
 (1ULè

	)

2389 
	#GPIO_DIRSET_PIN7_Pos
 (7ULè

	)

2390 
	#GPIO_DIRSET_PIN7_Msk
 (0x1UL << 
GPIO_DIRSET_PIN7_Pos
è

	)

2391 
	#GPIO_DIRSET_PIN7_IÅut
 (0ULè

	)

2392 
	#GPIO_DIRSET_PIN7_Ouut
 (1ULè

	)

2393 
	#GPIO_DIRSET_PIN7_S‘
 (1ULè

	)

2396 
	#GPIO_DIRSET_PIN6_Pos
 (6ULè

	)

2397 
	#GPIO_DIRSET_PIN6_Msk
 (0x1UL << 
GPIO_DIRSET_PIN6_Pos
è

	)

2398 
	#GPIO_DIRSET_PIN6_IÅut
 (0ULè

	)

2399 
	#GPIO_DIRSET_PIN6_Ouut
 (1ULè

	)

2400 
	#GPIO_DIRSET_PIN6_S‘
 (1ULè

	)

2403 
	#GPIO_DIRSET_PIN5_Pos
 (5ULè

	)

2404 
	#GPIO_DIRSET_PIN5_Msk
 (0x1UL << 
GPIO_DIRSET_PIN5_Pos
è

	)

2405 
	#GPIO_DIRSET_PIN5_IÅut
 (0ULè

	)

2406 
	#GPIO_DIRSET_PIN5_Ouut
 (1ULè

	)

2407 
	#GPIO_DIRSET_PIN5_S‘
 (1ULè

	)

2410 
	#GPIO_DIRSET_PIN4_Pos
 (4ULè

	)

2411 
	#GPIO_DIRSET_PIN4_Msk
 (0x1UL << 
GPIO_DIRSET_PIN4_Pos
è

	)

2412 
	#GPIO_DIRSET_PIN4_IÅut
 (0ULè

	)

2413 
	#GPIO_DIRSET_PIN4_Ouut
 (1ULè

	)

2414 
	#GPIO_DIRSET_PIN4_S‘
 (1ULè

	)

2417 
	#GPIO_DIRSET_PIN3_Pos
 (3ULè

	)

2418 
	#GPIO_DIRSET_PIN3_Msk
 (0x1UL << 
GPIO_DIRSET_PIN3_Pos
è

	)

2419 
	#GPIO_DIRSET_PIN3_IÅut
 (0ULè

	)

2420 
	#GPIO_DIRSET_PIN3_Ouut
 (1ULè

	)

2421 
	#GPIO_DIRSET_PIN3_S‘
 (1ULè

	)

2424 
	#GPIO_DIRSET_PIN2_Pos
 (2ULè

	)

2425 
	#GPIO_DIRSET_PIN2_Msk
 (0x1UL << 
GPIO_DIRSET_PIN2_Pos
è

	)

2426 
	#GPIO_DIRSET_PIN2_IÅut
 (0ULè

	)

2427 
	#GPIO_DIRSET_PIN2_Ouut
 (1ULè

	)

2428 
	#GPIO_DIRSET_PIN2_S‘
 (1ULè

	)

2431 
	#GPIO_DIRSET_PIN1_Pos
 (1ULè

	)

2432 
	#GPIO_DIRSET_PIN1_Msk
 (0x1UL << 
GPIO_DIRSET_PIN1_Pos
è

	)

2433 
	#GPIO_DIRSET_PIN1_IÅut
 (0ULè

	)

2434 
	#GPIO_DIRSET_PIN1_Ouut
 (1ULè

	)

2435 
	#GPIO_DIRSET_PIN1_S‘
 (1ULè

	)

2438 
	#GPIO_DIRSET_PIN0_Pos
 (0ULè

	)

2439 
	#GPIO_DIRSET_PIN0_Msk
 (0x1UL << 
GPIO_DIRSET_PIN0_Pos
è

	)

2440 
	#GPIO_DIRSET_PIN0_IÅut
 (0ULè

	)

2441 
	#GPIO_DIRSET_PIN0_Ouut
 (1ULè

	)

2442 
	#GPIO_DIRSET_PIN0_S‘
 (1ULè

	)

2448 
	#GPIO_DIRCLR_PIN31_Pos
 (31ULè

	)

2449 
	#GPIO_DIRCLR_PIN31_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN31_Pos
è

	)

2450 
	#GPIO_DIRCLR_PIN31_IÅut
 (0ULè

	)

2451 
	#GPIO_DIRCLR_PIN31_Ouut
 (1ULè

	)

2452 
	#GPIO_DIRCLR_PIN31_CË¬
 (1ULè

	)

2455 
	#GPIO_DIRCLR_PIN30_Pos
 (30ULè

	)

2456 
	#GPIO_DIRCLR_PIN30_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN30_Pos
è

	)

2457 
	#GPIO_DIRCLR_PIN30_IÅut
 (0ULè

	)

2458 
	#GPIO_DIRCLR_PIN30_Ouut
 (1ULè

	)

2459 
	#GPIO_DIRCLR_PIN30_CË¬
 (1ULè

	)

2462 
	#GPIO_DIRCLR_PIN29_Pos
 (29ULè

	)

2463 
	#GPIO_DIRCLR_PIN29_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN29_Pos
è

	)

2464 
	#GPIO_DIRCLR_PIN29_IÅut
 (0ULè

	)

2465 
	#GPIO_DIRCLR_PIN29_Ouut
 (1ULè

	)

2466 
	#GPIO_DIRCLR_PIN29_CË¬
 (1ULè

	)

2469 
	#GPIO_DIRCLR_PIN28_Pos
 (28ULè

	)

2470 
	#GPIO_DIRCLR_PIN28_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN28_Pos
è

	)

2471 
	#GPIO_DIRCLR_PIN28_IÅut
 (0ULè

	)

2472 
	#GPIO_DIRCLR_PIN28_Ouut
 (1ULè

	)

2473 
	#GPIO_DIRCLR_PIN28_CË¬
 (1ULè

	)

2476 
	#GPIO_DIRCLR_PIN27_Pos
 (27ULè

	)

2477 
	#GPIO_DIRCLR_PIN27_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN27_Pos
è

	)

2478 
	#GPIO_DIRCLR_PIN27_IÅut
 (0ULè

	)

2479 
	#GPIO_DIRCLR_PIN27_Ouut
 (1ULè

	)

2480 
	#GPIO_DIRCLR_PIN27_CË¬
 (1ULè

	)

2483 
	#GPIO_DIRCLR_PIN26_Pos
 (26ULè

	)

2484 
	#GPIO_DIRCLR_PIN26_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN26_Pos
è

	)

2485 
	#GPIO_DIRCLR_PIN26_IÅut
 (0ULè

	)

2486 
	#GPIO_DIRCLR_PIN26_Ouut
 (1ULè

	)

2487 
	#GPIO_DIRCLR_PIN26_CË¬
 (1ULè

	)

2490 
	#GPIO_DIRCLR_PIN25_Pos
 (25ULè

	)

2491 
	#GPIO_DIRCLR_PIN25_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN25_Pos
è

	)

2492 
	#GPIO_DIRCLR_PIN25_IÅut
 (0ULè

	)

2493 
	#GPIO_DIRCLR_PIN25_Ouut
 (1ULè

	)

2494 
	#GPIO_DIRCLR_PIN25_CË¬
 (1ULè

	)

2497 
	#GPIO_DIRCLR_PIN24_Pos
 (24ULè

	)

2498 
	#GPIO_DIRCLR_PIN24_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN24_Pos
è

	)

2499 
	#GPIO_DIRCLR_PIN24_IÅut
 (0ULè

	)

2500 
	#GPIO_DIRCLR_PIN24_Ouut
 (1ULè

	)

2501 
	#GPIO_DIRCLR_PIN24_CË¬
 (1ULè

	)

2504 
	#GPIO_DIRCLR_PIN23_Pos
 (23ULè

	)

2505 
	#GPIO_DIRCLR_PIN23_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN23_Pos
è

	)

2506 
	#GPIO_DIRCLR_PIN23_IÅut
 (0ULè

	)

2507 
	#GPIO_DIRCLR_PIN23_Ouut
 (1ULè

	)

2508 
	#GPIO_DIRCLR_PIN23_CË¬
 (1ULè

	)

2511 
	#GPIO_DIRCLR_PIN22_Pos
 (22ULè

	)

2512 
	#GPIO_DIRCLR_PIN22_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN22_Pos
è

	)

2513 
	#GPIO_DIRCLR_PIN22_IÅut
 (0ULè

	)

2514 
	#GPIO_DIRCLR_PIN22_Ouut
 (1ULè

	)

2515 
	#GPIO_DIRCLR_PIN22_CË¬
 (1ULè

	)

2518 
	#GPIO_DIRCLR_PIN21_Pos
 (21ULè

	)

2519 
	#GPIO_DIRCLR_PIN21_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN21_Pos
è

	)

2520 
	#GPIO_DIRCLR_PIN21_IÅut
 (0ULè

	)

2521 
	#GPIO_DIRCLR_PIN21_Ouut
 (1ULè

	)

2522 
	#GPIO_DIRCLR_PIN21_CË¬
 (1ULè

	)

2525 
	#GPIO_DIRCLR_PIN20_Pos
 (20ULè

	)

2526 
	#GPIO_DIRCLR_PIN20_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN20_Pos
è

	)

2527 
	#GPIO_DIRCLR_PIN20_IÅut
 (0ULè

	)

2528 
	#GPIO_DIRCLR_PIN20_Ouut
 (1ULè

	)

2529 
	#GPIO_DIRCLR_PIN20_CË¬
 (1ULè

	)

2532 
	#GPIO_DIRCLR_PIN19_Pos
 (19ULè

	)

2533 
	#GPIO_DIRCLR_PIN19_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN19_Pos
è

	)

2534 
	#GPIO_DIRCLR_PIN19_IÅut
 (0ULè

	)

2535 
	#GPIO_DIRCLR_PIN19_Ouut
 (1ULè

	)

2536 
	#GPIO_DIRCLR_PIN19_CË¬
 (1ULè

	)

2539 
	#GPIO_DIRCLR_PIN18_Pos
 (18ULè

	)

2540 
	#GPIO_DIRCLR_PIN18_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN18_Pos
è

	)

2541 
	#GPIO_DIRCLR_PIN18_IÅut
 (0ULè

	)

2542 
	#GPIO_DIRCLR_PIN18_Ouut
 (1ULè

	)

2543 
	#GPIO_DIRCLR_PIN18_CË¬
 (1ULè

	)

2546 
	#GPIO_DIRCLR_PIN17_Pos
 (17ULè

	)

2547 
	#GPIO_DIRCLR_PIN17_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN17_Pos
è

	)

2548 
	#GPIO_DIRCLR_PIN17_IÅut
 (0ULè

	)

2549 
	#GPIO_DIRCLR_PIN17_Ouut
 (1ULè

	)

2550 
	#GPIO_DIRCLR_PIN17_CË¬
 (1ULè

	)

2553 
	#GPIO_DIRCLR_PIN16_Pos
 (16ULè

	)

2554 
	#GPIO_DIRCLR_PIN16_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN16_Pos
è

	)

2555 
	#GPIO_DIRCLR_PIN16_IÅut
 (0ULè

	)

2556 
	#GPIO_DIRCLR_PIN16_Ouut
 (1ULè

	)

2557 
	#GPIO_DIRCLR_PIN16_CË¬
 (1ULè

	)

2560 
	#GPIO_DIRCLR_PIN15_Pos
 (15ULè

	)

2561 
	#GPIO_DIRCLR_PIN15_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN15_Pos
è

	)

2562 
	#GPIO_DIRCLR_PIN15_IÅut
 (0ULè

	)

2563 
	#GPIO_DIRCLR_PIN15_Ouut
 (1ULè

	)

2564 
	#GPIO_DIRCLR_PIN15_CË¬
 (1ULè

	)

2567 
	#GPIO_DIRCLR_PIN14_Pos
 (14ULè

	)

2568 
	#GPIO_DIRCLR_PIN14_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN14_Pos
è

	)

2569 
	#GPIO_DIRCLR_PIN14_IÅut
 (0ULè

	)

2570 
	#GPIO_DIRCLR_PIN14_Ouut
 (1ULè

	)

2571 
	#GPIO_DIRCLR_PIN14_CË¬
 (1ULè

	)

2574 
	#GPIO_DIRCLR_PIN13_Pos
 (13ULè

	)

2575 
	#GPIO_DIRCLR_PIN13_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN13_Pos
è

	)

2576 
	#GPIO_DIRCLR_PIN13_IÅut
 (0ULè

	)

2577 
	#GPIO_DIRCLR_PIN13_Ouut
 (1ULè

	)

2578 
	#GPIO_DIRCLR_PIN13_CË¬
 (1ULè

	)

2581 
	#GPIO_DIRCLR_PIN12_Pos
 (12ULè

	)

2582 
	#GPIO_DIRCLR_PIN12_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN12_Pos
è

	)

2583 
	#GPIO_DIRCLR_PIN12_IÅut
 (0ULè

	)

2584 
	#GPIO_DIRCLR_PIN12_Ouut
 (1ULè

	)

2585 
	#GPIO_DIRCLR_PIN12_CË¬
 (1ULè

	)

2588 
	#GPIO_DIRCLR_PIN11_Pos
 (11ULè

	)

2589 
	#GPIO_DIRCLR_PIN11_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN11_Pos
è

	)

2590 
	#GPIO_DIRCLR_PIN11_IÅut
 (0ULè

	)

2591 
	#GPIO_DIRCLR_PIN11_Ouut
 (1ULè

	)

2592 
	#GPIO_DIRCLR_PIN11_CË¬
 (1ULè

	)

2595 
	#GPIO_DIRCLR_PIN10_Pos
 (10ULè

	)

2596 
	#GPIO_DIRCLR_PIN10_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN10_Pos
è

	)

2597 
	#GPIO_DIRCLR_PIN10_IÅut
 (0ULè

	)

2598 
	#GPIO_DIRCLR_PIN10_Ouut
 (1ULè

	)

2599 
	#GPIO_DIRCLR_PIN10_CË¬
 (1ULè

	)

2602 
	#GPIO_DIRCLR_PIN9_Pos
 (9ULè

	)

2603 
	#GPIO_DIRCLR_PIN9_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN9_Pos
è

	)

2604 
	#GPIO_DIRCLR_PIN9_IÅut
 (0ULè

	)

2605 
	#GPIO_DIRCLR_PIN9_Ouut
 (1ULè

	)

2606 
	#GPIO_DIRCLR_PIN9_CË¬
 (1ULè

	)

2609 
	#GPIO_DIRCLR_PIN8_Pos
 (8ULè

	)

2610 
	#GPIO_DIRCLR_PIN8_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN8_Pos
è

	)

2611 
	#GPIO_DIRCLR_PIN8_IÅut
 (0ULè

	)

2612 
	#GPIO_DIRCLR_PIN8_Ouut
 (1ULè

	)

2613 
	#GPIO_DIRCLR_PIN8_CË¬
 (1ULè

	)

2616 
	#GPIO_DIRCLR_PIN7_Pos
 (7ULè

	)

2617 
	#GPIO_DIRCLR_PIN7_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN7_Pos
è

	)

2618 
	#GPIO_DIRCLR_PIN7_IÅut
 (0ULè

	)

2619 
	#GPIO_DIRCLR_PIN7_Ouut
 (1ULè

	)

2620 
	#GPIO_DIRCLR_PIN7_CË¬
 (1ULè

	)

2623 
	#GPIO_DIRCLR_PIN6_Pos
 (6ULè

	)

2624 
	#GPIO_DIRCLR_PIN6_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN6_Pos
è

	)

2625 
	#GPIO_DIRCLR_PIN6_IÅut
 (0ULè

	)

2626 
	#GPIO_DIRCLR_PIN6_Ouut
 (1ULè

	)

2627 
	#GPIO_DIRCLR_PIN6_CË¬
 (1ULè

	)

2630 
	#GPIO_DIRCLR_PIN5_Pos
 (5ULè

	)

2631 
	#GPIO_DIRCLR_PIN5_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN5_Pos
è

	)

2632 
	#GPIO_DIRCLR_PIN5_IÅut
 (0ULè

	)

2633 
	#GPIO_DIRCLR_PIN5_Ouut
 (1ULè

	)

2634 
	#GPIO_DIRCLR_PIN5_CË¬
 (1ULè

	)

2637 
	#GPIO_DIRCLR_PIN4_Pos
 (4ULè

	)

2638 
	#GPIO_DIRCLR_PIN4_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN4_Pos
è

	)

2639 
	#GPIO_DIRCLR_PIN4_IÅut
 (0ULè

	)

2640 
	#GPIO_DIRCLR_PIN4_Ouut
 (1ULè

	)

2641 
	#GPIO_DIRCLR_PIN4_CË¬
 (1ULè

	)

2644 
	#GPIO_DIRCLR_PIN3_Pos
 (3ULè

	)

2645 
	#GPIO_DIRCLR_PIN3_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN3_Pos
è

	)

2646 
	#GPIO_DIRCLR_PIN3_IÅut
 (0ULè

	)

2647 
	#GPIO_DIRCLR_PIN3_Ouut
 (1ULè

	)

2648 
	#GPIO_DIRCLR_PIN3_CË¬
 (1ULè

	)

2651 
	#GPIO_DIRCLR_PIN2_Pos
 (2ULè

	)

2652 
	#GPIO_DIRCLR_PIN2_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN2_Pos
è

	)

2653 
	#GPIO_DIRCLR_PIN2_IÅut
 (0ULè

	)

2654 
	#GPIO_DIRCLR_PIN2_Ouut
 (1ULè

	)

2655 
	#GPIO_DIRCLR_PIN2_CË¬
 (1ULè

	)

2658 
	#GPIO_DIRCLR_PIN1_Pos
 (1ULè

	)

2659 
	#GPIO_DIRCLR_PIN1_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN1_Pos
è

	)

2660 
	#GPIO_DIRCLR_PIN1_IÅut
 (0ULè

	)

2661 
	#GPIO_DIRCLR_PIN1_Ouut
 (1ULè

	)

2662 
	#GPIO_DIRCLR_PIN1_CË¬
 (1ULè

	)

2665 
	#GPIO_DIRCLR_PIN0_Pos
 (0ULè

	)

2666 
	#GPIO_DIRCLR_PIN0_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN0_Pos
è

	)

2667 
	#GPIO_DIRCLR_PIN0_IÅut
 (0ULè

	)

2668 
	#GPIO_DIRCLR_PIN0_Ouut
 (1ULè

	)

2669 
	#GPIO_DIRCLR_PIN0_CË¬
 (1ULè

	)

2675 
	#GPIO_PIN_CNF_SENSE_Pos
 (16ULè

	)

2676 
	#GPIO_PIN_CNF_SENSE_Msk
 (0x3UL << 
GPIO_PIN_CNF_SENSE_Pos
è

	)

2677 
	#GPIO_PIN_CNF_SENSE_Di§bËd
 (0x00ULè

	)

2678 
	#GPIO_PIN_CNF_SENSE_High
 (0x02ULè

	)

2679 
	#GPIO_PIN_CNF_SENSE_Low
 (0x03ULè

	)

2682 
	#GPIO_PIN_CNF_DRIVE_Pos
 (8ULè

	)

2683 
	#GPIO_PIN_CNF_DRIVE_Msk
 (0x7UL << 
GPIO_PIN_CNF_DRIVE_Pos
è

	)

2684 
	#GPIO_PIN_CNF_DRIVE_S0S1
 (0x00ULè

	)

2685 
	#GPIO_PIN_CNF_DRIVE_H0S1
 (0x01ULè

	)

2686 
	#GPIO_PIN_CNF_DRIVE_S0H1
 (0x02ULè

	)

2687 
	#GPIO_PIN_CNF_DRIVE_H0H1
 (0x03ULè

	)

2688 
	#GPIO_PIN_CNF_DRIVE_D0S1
 (0x04ULè

	)

2689 
	#GPIO_PIN_CNF_DRIVE_D0H1
 (0x05ULè

	)

2690 
	#GPIO_PIN_CNF_DRIVE_S0D1
 (0x06ULè

	)

2691 
	#GPIO_PIN_CNF_DRIVE_H0D1
 (0x07ULè

	)

2694 
	#GPIO_PIN_CNF_PULL_Pos
 (2ULè

	)

2695 
	#GPIO_PIN_CNF_PULL_Msk
 (0x3UL << 
GPIO_PIN_CNF_PULL_Pos
è

	)

2696 
	#GPIO_PIN_CNF_PULL_Di§bËd
 (0x00ULè

	)

2697 
	#GPIO_PIN_CNF_PULL_PuÎdown
 (0x01ULè

	)

2698 
	#GPIO_PIN_CNF_PULL_PuÎup
 (0x03ULè

	)

2701 
	#GPIO_PIN_CNF_INPUT_Pos
 (1ULè

	)

2702 
	#GPIO_PIN_CNF_INPUT_Msk
 (0x1UL << 
GPIO_PIN_CNF_INPUT_Pos
è

	)

2703 
	#GPIO_PIN_CNF_INPUT_CÚÃù
 (0ULè

	)

2704 
	#GPIO_PIN_CNF_INPUT_DiscÚÃù
 (1ULè

	)

2707 
	#GPIO_PIN_CNF_DIR_Pos
 (0ULè

	)

2708 
	#GPIO_PIN_CNF_DIR_Msk
 (0x1UL << 
GPIO_PIN_CNF_DIR_Pos
è

	)

2709 
	#GPIO_PIN_CNF_DIR_IÅut
 (0ULè

	)

2710 
	#GPIO_PIN_CNF_DIR_Ouut
 (1ULè

	)

2720 
	#GPIOTE_INTENSET_PORT_Pos
 (31ULè

	)

2721 
	#GPIOTE_INTENSET_PORT_Msk
 (0x1UL << 
GPIOTE_INTENSET_PORT_Pos
è

	)

2722 
	#GPIOTE_INTENSET_PORT_Di§bËd
 (0ULè

	)

2723 
	#GPIOTE_INTENSET_PORT_EÇbËd
 (1ULè

	)

2724 
	#GPIOTE_INTENSET_PORT_S‘
 (1ULè

	)

2727 
	#GPIOTE_INTENSET_IN3_Pos
 (3ULè

	)

2728 
	#GPIOTE_INTENSET_IN3_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN3_Pos
è

	)

2729 
	#GPIOTE_INTENSET_IN3_Di§bËd
 (0ULè

	)

2730 
	#GPIOTE_INTENSET_IN3_EÇbËd
 (1ULè

	)

2731 
	#GPIOTE_INTENSET_IN3_S‘
 (1ULè

	)

2734 
	#GPIOTE_INTENSET_IN2_Pos
 (2ULè

	)

2735 
	#GPIOTE_INTENSET_IN2_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN2_Pos
è

	)

2736 
	#GPIOTE_INTENSET_IN2_Di§bËd
 (0ULè

	)

2737 
	#GPIOTE_INTENSET_IN2_EÇbËd
 (1ULè

	)

2738 
	#GPIOTE_INTENSET_IN2_S‘
 (1ULè

	)

2741 
	#GPIOTE_INTENSET_IN1_Pos
 (1ULè

	)

2742 
	#GPIOTE_INTENSET_IN1_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN1_Pos
è

	)

2743 
	#GPIOTE_INTENSET_IN1_Di§bËd
 (0ULè

	)

2744 
	#GPIOTE_INTENSET_IN1_EÇbËd
 (1ULè

	)

2745 
	#GPIOTE_INTENSET_IN1_S‘
 (1ULè

	)

2748 
	#GPIOTE_INTENSET_IN0_Pos
 (0ULè

	)

2749 
	#GPIOTE_INTENSET_IN0_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN0_Pos
è

	)

2750 
	#GPIOTE_INTENSET_IN0_Di§bËd
 (0ULè

	)

2751 
	#GPIOTE_INTENSET_IN0_EÇbËd
 (1ULè

	)

2752 
	#GPIOTE_INTENSET_IN0_S‘
 (1ULè

	)

2758 
	#GPIOTE_INTENCLR_PORT_Pos
 (31ULè

	)

2759 
	#GPIOTE_INTENCLR_PORT_Msk
 (0x1UL << 
GPIOTE_INTENCLR_PORT_Pos
è

	)

2760 
	#GPIOTE_INTENCLR_PORT_Di§bËd
 (0ULè

	)

2761 
	#GPIOTE_INTENCLR_PORT_EÇbËd
 (1ULè

	)

2762 
	#GPIOTE_INTENCLR_PORT_CË¬
 (1ULè

	)

2765 
	#GPIOTE_INTENCLR_IN3_Pos
 (3ULè

	)

2766 
	#GPIOTE_INTENCLR_IN3_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN3_Pos
è

	)

2767 
	#GPIOTE_INTENCLR_IN3_Di§bËd
 (0ULè

	)

2768 
	#GPIOTE_INTENCLR_IN3_EÇbËd
 (1ULè

	)

2769 
	#GPIOTE_INTENCLR_IN3_CË¬
 (1ULè

	)

2772 
	#GPIOTE_INTENCLR_IN2_Pos
 (2ULè

	)

2773 
	#GPIOTE_INTENCLR_IN2_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN2_Pos
è

	)

2774 
	#GPIOTE_INTENCLR_IN2_Di§bËd
 (0ULè

	)

2775 
	#GPIOTE_INTENCLR_IN2_EÇbËd
 (1ULè

	)

2776 
	#GPIOTE_INTENCLR_IN2_CË¬
 (1ULè

	)

2779 
	#GPIOTE_INTENCLR_IN1_Pos
 (1ULè

	)

2780 
	#GPIOTE_INTENCLR_IN1_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN1_Pos
è

	)

2781 
	#GPIOTE_INTENCLR_IN1_Di§bËd
 (0ULè

	)

2782 
	#GPIOTE_INTENCLR_IN1_EÇbËd
 (1ULè

	)

2783 
	#GPIOTE_INTENCLR_IN1_CË¬
 (1ULè

	)

2786 
	#GPIOTE_INTENCLR_IN0_Pos
 (0ULè

	)

2787 
	#GPIOTE_INTENCLR_IN0_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN0_Pos
è

	)

2788 
	#GPIOTE_INTENCLR_IN0_Di§bËd
 (0ULè

	)

2789 
	#GPIOTE_INTENCLR_IN0_EÇbËd
 (1ULè

	)

2790 
	#GPIOTE_INTENCLR_IN0_CË¬
 (1ULè

	)

2796 
	#GPIOTE_CONFIG_OUTINIT_Pos
 (20ULè

	)

2797 
	#GPIOTE_CONFIG_OUTINIT_Msk
 (0x1UL << 
GPIOTE_CONFIG_OUTINIT_Pos
è

	)

2798 
	#GPIOTE_CONFIG_OUTINIT_Low
 (0ULè

	)

2799 
	#GPIOTE_CONFIG_OUTINIT_High
 (1ULè

	)

2802 
	#GPIOTE_CONFIG_POLARITY_Pos
 (16ULè

	)

2803 
	#GPIOTE_CONFIG_POLARITY_Msk
 (0x3UL << 
GPIOTE_CONFIG_POLARITY_Pos
è

	)

2804 
	#GPIOTE_CONFIG_POLARITY_LoToHi
 (0x01ULè

	)

2805 
	#GPIOTE_CONFIG_POLARITY_HiToLo
 (0x02ULè

	)

2806 
	#GPIOTE_CONFIG_POLARITY_ToggË
 (0x03ULè

	)

2809 
	#GPIOTE_CONFIG_PSEL_Pos
 (8ULè

	)

2810 
	#GPIOTE_CONFIG_PSEL_Msk
 (0x1FUL << 
GPIOTE_CONFIG_PSEL_Pos
è

	)

2813 
	#GPIOTE_CONFIG_MODE_Pos
 (0ULè

	)

2814 
	#GPIOTE_CONFIG_MODE_Msk
 (0x3UL << 
GPIOTE_CONFIG_MODE_Pos
è

	)

2815 
	#GPIOTE_CONFIG_MODE_Di§bËd
 (0x00ULè

	)

2816 
	#GPIOTE_CONFIG_MODE_Ev’t
 (0x01ULè

	)

2817 
	#GPIOTE_CONFIG_MODE_Task
 (0x03ULè

	)

2823 
	#GPIOTE_POWER_POWER_Pos
 (0ULè

	)

2824 
	#GPIOTE_POWER_POWER_Msk
 (0x1UL << 
GPIOTE_POWER_POWER_Pos
è

	)

2825 
	#GPIOTE_POWER_POWER_Di§bËd
 (0ULè

	)

2826 
	#GPIOTE_POWER_POWER_EÇbËd
 (1ULè

	)

2836 
	#LPCOMP_SHORTS_CROSS_STOP_Pos
 (4ULè

	)

2837 
	#LPCOMP_SHORTS_CROSS_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_CROSS_STOP_Pos
è

	)

2838 
	#LPCOMP_SHORTS_CROSS_STOP_Di§bËd
 (0ULè

	)

2839 
	#LPCOMP_SHORTS_CROSS_STOP_EÇbËd
 (1ULè

	)

2842 
	#LPCOMP_SHORTS_UP_STOP_Pos
 (3ULè

	)

2843 
	#LPCOMP_SHORTS_UP_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_UP_STOP_Pos
è

	)

2844 
	#LPCOMP_SHORTS_UP_STOP_Di§bËd
 (0ULè

	)

2845 
	#LPCOMP_SHORTS_UP_STOP_EÇbËd
 (1ULè

	)

2848 
	#LPCOMP_SHORTS_DOWN_STOP_Pos
 (2ULè

	)

2849 
	#LPCOMP_SHORTS_DOWN_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_DOWN_STOP_Pos
è

	)

2850 
	#LPCOMP_SHORTS_DOWN_STOP_Di§bËd
 (0ULè

	)

2851 
	#LPCOMP_SHORTS_DOWN_STOP_EÇbËd
 (1ULè

	)

2854 
	#LPCOMP_SHORTS_READY_STOP_Pos
 (1ULè

	)

2855 
	#LPCOMP_SHORTS_READY_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_STOP_Pos
è

	)

2856 
	#LPCOMP_SHORTS_READY_STOP_Di§bËd
 (0ULè

	)

2857 
	#LPCOMP_SHORTS_READY_STOP_EÇbËd
 (1ULè

	)

2860 
	#LPCOMP_SHORTS_READY_SAMPLE_Pos
 (0ULè

	)

2861 
	#LPCOMP_SHORTS_READY_SAMPLE_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_SAMPLE_Pos
è

	)

2862 
	#LPCOMP_SHORTS_READY_SAMPLE_Di§bËd
 (0ULè

	)

2863 
	#LPCOMP_SHORTS_READY_SAMPLE_EÇbËd
 (1ULè

	)

2869 
	#LPCOMP_INTENSET_CROSS_Pos
 (3ULè

	)

2870 
	#LPCOMP_INTENSET_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENSET_CROSS_Pos
è

	)

2871 
	#LPCOMP_INTENSET_CROSS_Di§bËd
 (0ULè

	)

2872 
	#LPCOMP_INTENSET_CROSS_EÇbËd
 (1ULè

	)

2873 
	#LPCOMP_INTENSET_CROSS_S‘
 (1ULè

	)

2876 
	#LPCOMP_INTENSET_UP_Pos
 (2ULè

	)

2877 
	#LPCOMP_INTENSET_UP_Msk
 (0x1UL << 
LPCOMP_INTENSET_UP_Pos
è

	)

2878 
	#LPCOMP_INTENSET_UP_Di§bËd
 (0ULè

	)

2879 
	#LPCOMP_INTENSET_UP_EÇbËd
 (1ULè

	)

2880 
	#LPCOMP_INTENSET_UP_S‘
 (1ULè

	)

2883 
	#LPCOMP_INTENSET_DOWN_Pos
 (1ULè

	)

2884 
	#LPCOMP_INTENSET_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENSET_DOWN_Pos
è

	)

2885 
	#LPCOMP_INTENSET_DOWN_Di§bËd
 (0ULè

	)

2886 
	#LPCOMP_INTENSET_DOWN_EÇbËd
 (1ULè

	)

2887 
	#LPCOMP_INTENSET_DOWN_S‘
 (1ULè

	)

2890 
	#LPCOMP_INTENSET_READY_Pos
 (0ULè

	)

2891 
	#LPCOMP_INTENSET_READY_Msk
 (0x1UL << 
LPCOMP_INTENSET_READY_Pos
è

	)

2892 
	#LPCOMP_INTENSET_READY_Di§bËd
 (0ULè

	)

2893 
	#LPCOMP_INTENSET_READY_EÇbËd
 (1ULè

	)

2894 
	#LPCOMP_INTENSET_READY_S‘
 (1ULè

	)

2900 
	#LPCOMP_INTENCLR_CROSS_Pos
 (3ULè

	)

2901 
	#LPCOMP_INTENCLR_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENCLR_CROSS_Pos
è

	)

2902 
	#LPCOMP_INTENCLR_CROSS_Di§bËd
 (0ULè

	)

2903 
	#LPCOMP_INTENCLR_CROSS_EÇbËd
 (1ULè

	)

2904 
	#LPCOMP_INTENCLR_CROSS_CË¬
 (1ULè

	)

2907 
	#LPCOMP_INTENCLR_UP_Pos
 (2ULè

	)

2908 
	#LPCOMP_INTENCLR_UP_Msk
 (0x1UL << 
LPCOMP_INTENCLR_UP_Pos
è

	)

2909 
	#LPCOMP_INTENCLR_UP_Di§bËd
 (0ULè

	)

2910 
	#LPCOMP_INTENCLR_UP_EÇbËd
 (1ULè

	)

2911 
	#LPCOMP_INTENCLR_UP_CË¬
 (1ULè

	)

2914 
	#LPCOMP_INTENCLR_DOWN_Pos
 (1ULè

	)

2915 
	#LPCOMP_INTENCLR_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENCLR_DOWN_Pos
è

	)

2916 
	#LPCOMP_INTENCLR_DOWN_Di§bËd
 (0ULè

	)

2917 
	#LPCOMP_INTENCLR_DOWN_EÇbËd
 (1ULè

	)

2918 
	#LPCOMP_INTENCLR_DOWN_CË¬
 (1ULè

	)

2921 
	#LPCOMP_INTENCLR_READY_Pos
 (0ULè

	)

2922 
	#LPCOMP_INTENCLR_READY_Msk
 (0x1UL << 
LPCOMP_INTENCLR_READY_Pos
è

	)

2923 
	#LPCOMP_INTENCLR_READY_Di§bËd
 (0ULè

	)

2924 
	#LPCOMP_INTENCLR_READY_EÇbËd
 (1ULè

	)

2925 
	#LPCOMP_INTENCLR_READY_CË¬
 (1ULè

	)

2931 
	#LPCOMP_RESULT_RESULT_Pos
 (0ULè

	)

2932 
	#LPCOMP_RESULT_RESULT_Msk
 (0x1UL << 
LPCOMP_RESULT_RESULT_Pos
è

	)

2933 
	#LPCOMP_RESULT_RESULT_B–low
 (0ULè

	)

2934 
	#LPCOMP_RESULT_RESULT_Above
 (1ULè

	)

2940 
	#LPCOMP_ENABLE_ENABLE_Pos
 (0ULè

	)

2941 
	#LPCOMP_ENABLE_ENABLE_Msk
 (0x3UL << 
LPCOMP_ENABLE_ENABLE_Pos
è

	)

2942 
	#LPCOMP_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

2943 
	#LPCOMP_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

2949 
	#LPCOMP_PSEL_PSEL_Pos
 (0ULè

	)

2950 
	#LPCOMP_PSEL_PSEL_Msk
 (0x7UL << 
LPCOMP_PSEL_PSEL_Pos
è

	)

2951 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut0
 (0ULè

	)

2952 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut1
 (1ULè

	)

2953 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut2
 (2ULè

	)

2954 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut3
 (3ULè

	)

2955 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut4
 (4ULè

	)

2956 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut5
 (5ULè

	)

2957 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut6
 (6ULè

	)

2958 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut7
 (7ULè

	)

2964 
	#LPCOMP_REFSEL_REFSEL_Pos
 (0ULè

	)

2965 
	#LPCOMP_REFSEL_REFSEL_Msk
 (0x7UL << 
LPCOMP_REFSEL_REFSEL_Pos
è

	)

2966 
	#LPCOMP_REFSEL_REFSEL_SuµlyOÃEighthP»sÿlšg
 (0ULè

	)

2967 
	#LPCOMP_REFSEL_REFSEL_SuµlyTwoEighthsP»sÿlšg
 (1ULè

	)

2968 
	#LPCOMP_REFSEL_REFSEL_SuµlyTh»eEighthsP»sÿlšg
 (2ULè

	)

2969 
	#LPCOMP_REFSEL_REFSEL_SuµlyFourEighthsP»sÿlšg
 (3ULè

	)

2970 
	#LPCOMP_REFSEL_REFSEL_SuµlyFiveEighthsP»sÿlšg
 (4ULè

	)

2971 
	#LPCOMP_REFSEL_REFSEL_SuµlySixEighthsP»sÿlšg
 (5ULè

	)

2972 
	#LPCOMP_REFSEL_REFSEL_SuµlySev’EighthsP»sÿlšg
 (6ULè

	)

2973 
	#LPCOMP_REFSEL_REFSEL_ARef
 (7ULè

	)

2979 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Pos
 (0ULè

	)

2980 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Msk
 (0x1UL << 
LPCOMP_EXTREFSEL_EXTREFSEL_Pos
è

	)

2981 
	#LPCOMP_EXTREFSEL_EXTREFSEL_AÇlogReã»nû0
 (0ULè

	)

2982 
	#LPCOMP_EXTREFSEL_EXTREFSEL_AÇlogReã»nû1
 (1ULè

	)

2988 
	#LPCOMP_ANADETECT_ANADETECT_Pos
 (0ULè

	)

2989 
	#LPCOMP_ANADETECT_ANADETECT_Msk
 (0x3UL << 
LPCOMP_ANADETECT_ANADETECT_Pos
è

	)

2990 
	#LPCOMP_ANADETECT_ANADETECT_Cross
 (0ULè

	)

2991 
	#LPCOMP_ANADETECT_ANADETECT_Up
 (1ULè

	)

2992 
	#LPCOMP_ANADETECT_ANADETECT_Down
 (2ULè

	)

2998 
	#LPCOMP_POWER_POWER_Pos
 (0ULè

	)

2999 
	#LPCOMP_POWER_POWER_Msk
 (0x1UL << 
LPCOMP_POWER_POWER_Pos
è

	)

3000 
	#LPCOMP_POWER_POWER_Di§bËd
 (0ULè

	)

3001 
	#LPCOMP_POWER_POWER_EÇbËd
 (1ULè

	)

3011 
	#MPU_PERR0_PPI_Pos
 (31ULè

	)

3012 
	#MPU_PERR0_PPI_Msk
 (0x1UL << 
MPU_PERR0_PPI_Pos
è

	)

3013 
	#MPU_PERR0_PPI_InRegiÚ1
 (0ULè

	)

3014 
	#MPU_PERR0_PPI_InRegiÚ0
 (1ULè

	)

3017 
	#MPU_PERR0_NVMC_Pos
 (30ULè

	)

3018 
	#MPU_PERR0_NVMC_Msk
 (0x1UL << 
MPU_PERR0_NVMC_Pos
è

	)

3019 
	#MPU_PERR0_NVMC_InRegiÚ1
 (0ULè

	)

3020 
	#MPU_PERR0_NVMC_InRegiÚ0
 (1ULè

	)

3023 
	#MPU_PERR0_LPCOMP_Pos
 (19ULè

	)

3024 
	#MPU_PERR0_LPCOMP_Msk
 (0x1UL << 
MPU_PERR0_LPCOMP_Pos
è

	)

3025 
	#MPU_PERR0_LPCOMP_InRegiÚ1
 (0ULè

	)

3026 
	#MPU_PERR0_LPCOMP_InRegiÚ0
 (1ULè

	)

3029 
	#MPU_PERR0_QDEC_Pos
 (18ULè

	)

3030 
	#MPU_PERR0_QDEC_Msk
 (0x1UL << 
MPU_PERR0_QDEC_Pos
è

	)

3031 
	#MPU_PERR0_QDEC_InRegiÚ1
 (0ULè

	)

3032 
	#MPU_PERR0_QDEC_InRegiÚ0
 (1ULè

	)

3035 
	#MPU_PERR0_RTC1_Pos
 (17ULè

	)

3036 
	#MPU_PERR0_RTC1_Msk
 (0x1UL << 
MPU_PERR0_RTC1_Pos
è

	)

3037 
	#MPU_PERR0_RTC1_InRegiÚ1
 (0ULè

	)

3038 
	#MPU_PERR0_RTC1_InRegiÚ0
 (1ULè

	)

3041 
	#MPU_PERR0_WDT_Pos
 (16ULè

	)

3042 
	#MPU_PERR0_WDT_Msk
 (0x1UL << 
MPU_PERR0_WDT_Pos
è

	)

3043 
	#MPU_PERR0_WDT_InRegiÚ1
 (0ULè

	)

3044 
	#MPU_PERR0_WDT_InRegiÚ0
 (1ULè

	)

3047 
	#MPU_PERR0_CCM_AAR_Pos
 (15ULè

	)

3048 
	#MPU_PERR0_CCM_AAR_Msk
 (0x1UL << 
MPU_PERR0_CCM_AAR_Pos
è

	)

3049 
	#MPU_PERR0_CCM_AAR_InRegiÚ1
 (0ULè

	)

3050 
	#MPU_PERR0_CCM_AAR_InRegiÚ0
 (1ULè

	)

3053 
	#MPU_PERR0_ECB_Pos
 (14ULè

	)

3054 
	#MPU_PERR0_ECB_Msk
 (0x1UL << 
MPU_PERR0_ECB_Pos
è

	)

3055 
	#MPU_PERR0_ECB_InRegiÚ1
 (0ULè

	)

3056 
	#MPU_PERR0_ECB_InRegiÚ0
 (1ULè

	)

3059 
	#MPU_PERR0_RNG_Pos
 (13ULè

	)

3060 
	#MPU_PERR0_RNG_Msk
 (0x1UL << 
MPU_PERR0_RNG_Pos
è

	)

3061 
	#MPU_PERR0_RNG_InRegiÚ1
 (0ULè

	)

3062 
	#MPU_PERR0_RNG_InRegiÚ0
 (1ULè

	)

3065 
	#MPU_PERR0_TEMP_Pos
 (12ULè

	)

3066 
	#MPU_PERR0_TEMP_Msk
 (0x1UL << 
MPU_PERR0_TEMP_Pos
è

	)

3067 
	#MPU_PERR0_TEMP_InRegiÚ1
 (0ULè

	)

3068 
	#MPU_PERR0_TEMP_InRegiÚ0
 (1ULè

	)

3071 
	#MPU_PERR0_RTC0_Pos
 (11ULè

	)

3072 
	#MPU_PERR0_RTC0_Msk
 (0x1UL << 
MPU_PERR0_RTC0_Pos
è

	)

3073 
	#MPU_PERR0_RTC0_InRegiÚ1
 (0ULè

	)

3074 
	#MPU_PERR0_RTC0_InRegiÚ0
 (1ULè

	)

3077 
	#MPU_PERR0_TIMER2_Pos
 (10ULè

	)

3078 
	#MPU_PERR0_TIMER2_Msk
 (0x1UL << 
MPU_PERR0_TIMER2_Pos
è

	)

3079 
	#MPU_PERR0_TIMER2_InRegiÚ1
 (0ULè

	)

3080 
	#MPU_PERR0_TIMER2_InRegiÚ0
 (1ULè

	)

3083 
	#MPU_PERR0_TIMER1_Pos
 (9ULè

	)

3084 
	#MPU_PERR0_TIMER1_Msk
 (0x1UL << 
MPU_PERR0_TIMER1_Pos
è

	)

3085 
	#MPU_PERR0_TIMER1_InRegiÚ1
 (0ULè

	)

3086 
	#MPU_PERR0_TIMER1_InRegiÚ0
 (1ULè

	)

3089 
	#MPU_PERR0_TIMER0_Pos
 (8ULè

	)

3090 
	#MPU_PERR0_TIMER0_Msk
 (0x1UL << 
MPU_PERR0_TIMER0_Pos
è

	)

3091 
	#MPU_PERR0_TIMER0_InRegiÚ1
 (0ULè

	)

3092 
	#MPU_PERR0_TIMER0_InRegiÚ0
 (1ULè

	)

3095 
	#MPU_PERR0_ADC_Pos
 (7ULè

	)

3096 
	#MPU_PERR0_ADC_Msk
 (0x1UL << 
MPU_PERR0_ADC_Pos
è

	)

3097 
	#MPU_PERR0_ADC_InRegiÚ1
 (0ULè

	)

3098 
	#MPU_PERR0_ADC_InRegiÚ0
 (1ULè

	)

3101 
	#MPU_PERR0_GPIOTE_Pos
 (6ULè

	)

3102 
	#MPU_PERR0_GPIOTE_Msk
 (0x1UL << 
MPU_PERR0_GPIOTE_Pos
è

	)

3103 
	#MPU_PERR0_GPIOTE_InRegiÚ1
 (0ULè

	)

3104 
	#MPU_PERR0_GPIOTE_InRegiÚ0
 (1ULè

	)

3107 
	#MPU_PERR0_SPI1_TWI1_Pos
 (4ULè

	)

3108 
	#MPU_PERR0_SPI1_TWI1_Msk
 (0x1UL << 
MPU_PERR0_SPI1_TWI1_Pos
è

	)

3109 
	#MPU_PERR0_SPI1_TWI1_InRegiÚ1
 (0ULè

	)

3110 
	#MPU_PERR0_SPI1_TWI1_InRegiÚ0
 (1ULè

	)

3113 
	#MPU_PERR0_SPI0_TWI0_Pos
 (3ULè

	)

3114 
	#MPU_PERR0_SPI0_TWI0_Msk
 (0x1UL << 
MPU_PERR0_SPI0_TWI0_Pos
è

	)

3115 
	#MPU_PERR0_SPI0_TWI0_InRegiÚ1
 (0ULè

	)

3116 
	#MPU_PERR0_SPI0_TWI0_InRegiÚ0
 (1ULè

	)

3119 
	#MPU_PERR0_UART0_Pos
 (2ULè

	)

3120 
	#MPU_PERR0_UART0_Msk
 (0x1UL << 
MPU_PERR0_UART0_Pos
è

	)

3121 
	#MPU_PERR0_UART0_InRegiÚ1
 (0ULè

	)

3122 
	#MPU_PERR0_UART0_InRegiÚ0
 (1ULè

	)

3125 
	#MPU_PERR0_RADIO_Pos
 (1ULè

	)

3126 
	#MPU_PERR0_RADIO_Msk
 (0x1UL << 
MPU_PERR0_RADIO_Pos
è

	)

3127 
	#MPU_PERR0_RADIO_InRegiÚ1
 (0ULè

	)

3128 
	#MPU_PERR0_RADIO_InRegiÚ0
 (1ULè

	)

3131 
	#MPU_PERR0_POWER_CLOCK_Pos
 (0ULè

	)

3132 
	#MPU_PERR0_POWER_CLOCK_Msk
 (0x1UL << 
MPU_PERR0_POWER_CLOCK_Pos
è

	)

3133 
	#MPU_PERR0_POWER_CLOCK_InRegiÚ1
 (0ULè

	)

3134 
	#MPU_PERR0_POWER_CLOCK_InRegiÚ0
 (1ULè

	)

3140 
	#MPU_PROTENSET0_PROTREG31_Pos
 (31ULè

	)

3141 
	#MPU_PROTENSET0_PROTREG31_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG31_Pos
è

	)

3142 
	#MPU_PROTENSET0_PROTREG31_Di§bËd
 (0ULè

	)

3143 
	#MPU_PROTENSET0_PROTREG31_EÇbËd
 (1ULè

	)

3144 
	#MPU_PROTENSET0_PROTREG31_S‘
 (1ULè

	)

3147 
	#MPU_PROTENSET0_PROTREG30_Pos
 (30ULè

	)

3148 
	#MPU_PROTENSET0_PROTREG30_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG30_Pos
è

	)

3149 
	#MPU_PROTENSET0_PROTREG30_Di§bËd
 (0ULè

	)

3150 
	#MPU_PROTENSET0_PROTREG30_EÇbËd
 (1ULè

	)

3151 
	#MPU_PROTENSET0_PROTREG30_S‘
 (1ULè

	)

3154 
	#MPU_PROTENSET0_PROTREG29_Pos
 (29ULè

	)

3155 
	#MPU_PROTENSET0_PROTREG29_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG29_Pos
è

	)

3156 
	#MPU_PROTENSET0_PROTREG29_Di§bËd
 (0ULè

	)

3157 
	#MPU_PROTENSET0_PROTREG29_EÇbËd
 (1ULè

	)

3158 
	#MPU_PROTENSET0_PROTREG29_S‘
 (1ULè

	)

3161 
	#MPU_PROTENSET0_PROTREG28_Pos
 (28ULè

	)

3162 
	#MPU_PROTENSET0_PROTREG28_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG28_Pos
è

	)

3163 
	#MPU_PROTENSET0_PROTREG28_Di§bËd
 (0ULè

	)

3164 
	#MPU_PROTENSET0_PROTREG28_EÇbËd
 (1ULè

	)

3165 
	#MPU_PROTENSET0_PROTREG28_S‘
 (1ULè

	)

3168 
	#MPU_PROTENSET0_PROTREG27_Pos
 (27ULè

	)

3169 
	#MPU_PROTENSET0_PROTREG27_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG27_Pos
è

	)

3170 
	#MPU_PROTENSET0_PROTREG27_Di§bËd
 (0ULè

	)

3171 
	#MPU_PROTENSET0_PROTREG27_EÇbËd
 (1ULè

	)

3172 
	#MPU_PROTENSET0_PROTREG27_S‘
 (1ULè

	)

3175 
	#MPU_PROTENSET0_PROTREG26_Pos
 (26ULè

	)

3176 
	#MPU_PROTENSET0_PROTREG26_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG26_Pos
è

	)

3177 
	#MPU_PROTENSET0_PROTREG26_Di§bËd
 (0ULè

	)

3178 
	#MPU_PROTENSET0_PROTREG26_EÇbËd
 (1ULè

	)

3179 
	#MPU_PROTENSET0_PROTREG26_S‘
 (1ULè

	)

3182 
	#MPU_PROTENSET0_PROTREG25_Pos
 (25ULè

	)

3183 
	#MPU_PROTENSET0_PROTREG25_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG25_Pos
è

	)

3184 
	#MPU_PROTENSET0_PROTREG25_Di§bËd
 (0ULè

	)

3185 
	#MPU_PROTENSET0_PROTREG25_EÇbËd
 (1ULè

	)

3186 
	#MPU_PROTENSET0_PROTREG25_S‘
 (1ULè

	)

3189 
	#MPU_PROTENSET0_PROTREG24_Pos
 (24ULè

	)

3190 
	#MPU_PROTENSET0_PROTREG24_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG24_Pos
è

	)

3191 
	#MPU_PROTENSET0_PROTREG24_Di§bËd
 (0ULè

	)

3192 
	#MPU_PROTENSET0_PROTREG24_EÇbËd
 (1ULè

	)

3193 
	#MPU_PROTENSET0_PROTREG24_S‘
 (1ULè

	)

3196 
	#MPU_PROTENSET0_PROTREG23_Pos
 (23ULè

	)

3197 
	#MPU_PROTENSET0_PROTREG23_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG23_Pos
è

	)

3198 
	#MPU_PROTENSET0_PROTREG23_Di§bËd
 (0ULè

	)

3199 
	#MPU_PROTENSET0_PROTREG23_EÇbËd
 (1ULè

	)

3200 
	#MPU_PROTENSET0_PROTREG23_S‘
 (1ULè

	)

3203 
	#MPU_PROTENSET0_PROTREG22_Pos
 (22ULè

	)

3204 
	#MPU_PROTENSET0_PROTREG22_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG22_Pos
è

	)

3205 
	#MPU_PROTENSET0_PROTREG22_Di§bËd
 (0ULè

	)

3206 
	#MPU_PROTENSET0_PROTREG22_EÇbËd
 (1ULè

	)

3207 
	#MPU_PROTENSET0_PROTREG22_S‘
 (1ULè

	)

3210 
	#MPU_PROTENSET0_PROTREG21_Pos
 (21ULè

	)

3211 
	#MPU_PROTENSET0_PROTREG21_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG21_Pos
è

	)

3212 
	#MPU_PROTENSET0_PROTREG21_Di§bËd
 (0ULè

	)

3213 
	#MPU_PROTENSET0_PROTREG21_EÇbËd
 (1ULè

	)

3214 
	#MPU_PROTENSET0_PROTREG21_S‘
 (1ULè

	)

3217 
	#MPU_PROTENSET0_PROTREG20_Pos
 (20ULè

	)

3218 
	#MPU_PROTENSET0_PROTREG20_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG20_Pos
è

	)

3219 
	#MPU_PROTENSET0_PROTREG20_Di§bËd
 (0ULè

	)

3220 
	#MPU_PROTENSET0_PROTREG20_EÇbËd
 (1ULè

	)

3221 
	#MPU_PROTENSET0_PROTREG20_S‘
 (1ULè

	)

3224 
	#MPU_PROTENSET0_PROTREG19_Pos
 (19ULè

	)

3225 
	#MPU_PROTENSET0_PROTREG19_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG19_Pos
è

	)

3226 
	#MPU_PROTENSET0_PROTREG19_Di§bËd
 (0ULè

	)

3227 
	#MPU_PROTENSET0_PROTREG19_EÇbËd
 (1ULè

	)

3228 
	#MPU_PROTENSET0_PROTREG19_S‘
 (1ULè

	)

3231 
	#MPU_PROTENSET0_PROTREG18_Pos
 (18ULè

	)

3232 
	#MPU_PROTENSET0_PROTREG18_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG18_Pos
è

	)

3233 
	#MPU_PROTENSET0_PROTREG18_Di§bËd
 (0ULè

	)

3234 
	#MPU_PROTENSET0_PROTREG18_EÇbËd
 (1ULè

	)

3235 
	#MPU_PROTENSET0_PROTREG18_S‘
 (1ULè

	)

3238 
	#MPU_PROTENSET0_PROTREG17_Pos
 (17ULè

	)

3239 
	#MPU_PROTENSET0_PROTREG17_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG17_Pos
è

	)

3240 
	#MPU_PROTENSET0_PROTREG17_Di§bËd
 (0ULè

	)

3241 
	#MPU_PROTENSET0_PROTREG17_EÇbËd
 (1ULè

	)

3242 
	#MPU_PROTENSET0_PROTREG17_S‘
 (1ULè

	)

3245 
	#MPU_PROTENSET0_PROTREG16_Pos
 (16ULè

	)

3246 
	#MPU_PROTENSET0_PROTREG16_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG16_Pos
è

	)

3247 
	#MPU_PROTENSET0_PROTREG16_Di§bËd
 (0ULè

	)

3248 
	#MPU_PROTENSET0_PROTREG16_EÇbËd
 (1ULè

	)

3249 
	#MPU_PROTENSET0_PROTREG16_S‘
 (1ULè

	)

3252 
	#MPU_PROTENSET0_PROTREG15_Pos
 (15ULè

	)

3253 
	#MPU_PROTENSET0_PROTREG15_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG15_Pos
è

	)

3254 
	#MPU_PROTENSET0_PROTREG15_Di§bËd
 (0ULè

	)

3255 
	#MPU_PROTENSET0_PROTREG15_EÇbËd
 (1ULè

	)

3256 
	#MPU_PROTENSET0_PROTREG15_S‘
 (1ULè

	)

3259 
	#MPU_PROTENSET0_PROTREG14_Pos
 (14ULè

	)

3260 
	#MPU_PROTENSET0_PROTREG14_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG14_Pos
è

	)

3261 
	#MPU_PROTENSET0_PROTREG14_Di§bËd
 (0ULè

	)

3262 
	#MPU_PROTENSET0_PROTREG14_EÇbËd
 (1ULè

	)

3263 
	#MPU_PROTENSET0_PROTREG14_S‘
 (1ULè

	)

3266 
	#MPU_PROTENSET0_PROTREG13_Pos
 (13ULè

	)

3267 
	#MPU_PROTENSET0_PROTREG13_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG13_Pos
è

	)

3268 
	#MPU_PROTENSET0_PROTREG13_Di§bËd
 (0ULè

	)

3269 
	#MPU_PROTENSET0_PROTREG13_EÇbËd
 (1ULè

	)

3270 
	#MPU_PROTENSET0_PROTREG13_S‘
 (1ULè

	)

3273 
	#MPU_PROTENSET0_PROTREG12_Pos
 (12ULè

	)

3274 
	#MPU_PROTENSET0_PROTREG12_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG12_Pos
è

	)

3275 
	#MPU_PROTENSET0_PROTREG12_Di§bËd
 (0ULè

	)

3276 
	#MPU_PROTENSET0_PROTREG12_EÇbËd
 (1ULè

	)

3277 
	#MPU_PROTENSET0_PROTREG12_S‘
 (1ULè

	)

3280 
	#MPU_PROTENSET0_PROTREG11_Pos
 (11ULè

	)

3281 
	#MPU_PROTENSET0_PROTREG11_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG11_Pos
è

	)

3282 
	#MPU_PROTENSET0_PROTREG11_Di§bËd
 (0ULè

	)

3283 
	#MPU_PROTENSET0_PROTREG11_EÇbËd
 (1ULè

	)

3284 
	#MPU_PROTENSET0_PROTREG11_S‘
 (1ULè

	)

3287 
	#MPU_PROTENSET0_PROTREG10_Pos
 (10ULè

	)

3288 
	#MPU_PROTENSET0_PROTREG10_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG10_Pos
è

	)

3289 
	#MPU_PROTENSET0_PROTREG10_Di§bËd
 (0ULè

	)

3290 
	#MPU_PROTENSET0_PROTREG10_EÇbËd
 (1ULè

	)

3291 
	#MPU_PROTENSET0_PROTREG10_S‘
 (1ULè

	)

3294 
	#MPU_PROTENSET0_PROTREG9_Pos
 (9ULè

	)

3295 
	#MPU_PROTENSET0_PROTREG9_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG9_Pos
è

	)

3296 
	#MPU_PROTENSET0_PROTREG9_Di§bËd
 (0ULè

	)

3297 
	#MPU_PROTENSET0_PROTREG9_EÇbËd
 (1ULè

	)

3298 
	#MPU_PROTENSET0_PROTREG9_S‘
 (1ULè

	)

3301 
	#MPU_PROTENSET0_PROTREG8_Pos
 (8ULè

	)

3302 
	#MPU_PROTENSET0_PROTREG8_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG8_Pos
è

	)

3303 
	#MPU_PROTENSET0_PROTREG8_Di§bËd
 (0ULè

	)

3304 
	#MPU_PROTENSET0_PROTREG8_EÇbËd
 (1ULè

	)

3305 
	#MPU_PROTENSET0_PROTREG8_S‘
 (1ULè

	)

3308 
	#MPU_PROTENSET0_PROTREG7_Pos
 (7ULè

	)

3309 
	#MPU_PROTENSET0_PROTREG7_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG7_Pos
è

	)

3310 
	#MPU_PROTENSET0_PROTREG7_Di§bËd
 (0ULè

	)

3311 
	#MPU_PROTENSET0_PROTREG7_EÇbËd
 (1ULè

	)

3312 
	#MPU_PROTENSET0_PROTREG7_S‘
 (1ULè

	)

3315 
	#MPU_PROTENSET0_PROTREG6_Pos
 (6ULè

	)

3316 
	#MPU_PROTENSET0_PROTREG6_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG6_Pos
è

	)

3317 
	#MPU_PROTENSET0_PROTREG6_Di§bËd
 (0ULè

	)

3318 
	#MPU_PROTENSET0_PROTREG6_EÇbËd
 (1ULè

	)

3319 
	#MPU_PROTENSET0_PROTREG6_S‘
 (1ULè

	)

3322 
	#MPU_PROTENSET0_PROTREG5_Pos
 (5ULè

	)

3323 
	#MPU_PROTENSET0_PROTREG5_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG5_Pos
è

	)

3324 
	#MPU_PROTENSET0_PROTREG5_Di§bËd
 (0ULè

	)

3325 
	#MPU_PROTENSET0_PROTREG5_EÇbËd
 (1ULè

	)

3326 
	#MPU_PROTENSET0_PROTREG5_S‘
 (1ULè

	)

3329 
	#MPU_PROTENSET0_PROTREG4_Pos
 (4ULè

	)

3330 
	#MPU_PROTENSET0_PROTREG4_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG4_Pos
è

	)

3331 
	#MPU_PROTENSET0_PROTREG4_Di§bËd
 (0ULè

	)

3332 
	#MPU_PROTENSET0_PROTREG4_EÇbËd
 (1ULè

	)

3333 
	#MPU_PROTENSET0_PROTREG4_S‘
 (1ULè

	)

3336 
	#MPU_PROTENSET0_PROTREG3_Pos
 (3ULè

	)

3337 
	#MPU_PROTENSET0_PROTREG3_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG3_Pos
è

	)

3338 
	#MPU_PROTENSET0_PROTREG3_Di§bËd
 (0ULè

	)

3339 
	#MPU_PROTENSET0_PROTREG3_EÇbËd
 (1ULè

	)

3340 
	#MPU_PROTENSET0_PROTREG3_S‘
 (1ULè

	)

3343 
	#MPU_PROTENSET0_PROTREG2_Pos
 (2ULè

	)

3344 
	#MPU_PROTENSET0_PROTREG2_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG2_Pos
è

	)

3345 
	#MPU_PROTENSET0_PROTREG2_Di§bËd
 (0ULè

	)

3346 
	#MPU_PROTENSET0_PROTREG2_EÇbËd
 (1ULè

	)

3347 
	#MPU_PROTENSET0_PROTREG2_S‘
 (1ULè

	)

3350 
	#MPU_PROTENSET0_PROTREG1_Pos
 (1ULè

	)

3351 
	#MPU_PROTENSET0_PROTREG1_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG1_Pos
è

	)

3352 
	#MPU_PROTENSET0_PROTREG1_Di§bËd
 (0ULè

	)

3353 
	#MPU_PROTENSET0_PROTREG1_EÇbËd
 (1ULè

	)

3354 
	#MPU_PROTENSET0_PROTREG1_S‘
 (1ULè

	)

3357 
	#MPU_PROTENSET0_PROTREG0_Pos
 (0ULè

	)

3358 
	#MPU_PROTENSET0_PROTREG0_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG0_Pos
è

	)

3359 
	#MPU_PROTENSET0_PROTREG0_Di§bËd
 (0ULè

	)

3360 
	#MPU_PROTENSET0_PROTREG0_EÇbËd
 (1ULè

	)

3361 
	#MPU_PROTENSET0_PROTREG0_S‘
 (1ULè

	)

3367 
	#MPU_PROTENSET1_PROTREG63_Pos
 (31ULè

	)

3368 
	#MPU_PROTENSET1_PROTREG63_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG63_Pos
è

	)

3369 
	#MPU_PROTENSET1_PROTREG63_Di§bËd
 (0ULè

	)

3370 
	#MPU_PROTENSET1_PROTREG63_EÇbËd
 (1ULè

	)

3371 
	#MPU_PROTENSET1_PROTREG63_S‘
 (1ULè

	)

3374 
	#MPU_PROTENSET1_PROTREG62_Pos
 (30ULè

	)

3375 
	#MPU_PROTENSET1_PROTREG62_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG62_Pos
è

	)

3376 
	#MPU_PROTENSET1_PROTREG62_Di§bËd
 (0ULè

	)

3377 
	#MPU_PROTENSET1_PROTREG62_EÇbËd
 (1ULè

	)

3378 
	#MPU_PROTENSET1_PROTREG62_S‘
 (1ULè

	)

3381 
	#MPU_PROTENSET1_PROTREG61_Pos
 (29ULè

	)

3382 
	#MPU_PROTENSET1_PROTREG61_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG61_Pos
è

	)

3383 
	#MPU_PROTENSET1_PROTREG61_Di§bËd
 (0ULè

	)

3384 
	#MPU_PROTENSET1_PROTREG61_EÇbËd
 (1ULè

	)

3385 
	#MPU_PROTENSET1_PROTREG61_S‘
 (1ULè

	)

3388 
	#MPU_PROTENSET1_PROTREG60_Pos
 (28ULè

	)

3389 
	#MPU_PROTENSET1_PROTREG60_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG60_Pos
è

	)

3390 
	#MPU_PROTENSET1_PROTREG60_Di§bËd
 (0ULè

	)

3391 
	#MPU_PROTENSET1_PROTREG60_EÇbËd
 (1ULè

	)

3392 
	#MPU_PROTENSET1_PROTREG60_S‘
 (1ULè

	)

3395 
	#MPU_PROTENSET1_PROTREG59_Pos
 (27ULè

	)

3396 
	#MPU_PROTENSET1_PROTREG59_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG59_Pos
è

	)

3397 
	#MPU_PROTENSET1_PROTREG59_Di§bËd
 (0ULè

	)

3398 
	#MPU_PROTENSET1_PROTREG59_EÇbËd
 (1ULè

	)

3399 
	#MPU_PROTENSET1_PROTREG59_S‘
 (1ULè

	)

3402 
	#MPU_PROTENSET1_PROTREG58_Pos
 (26ULè

	)

3403 
	#MPU_PROTENSET1_PROTREG58_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG58_Pos
è

	)

3404 
	#MPU_PROTENSET1_PROTREG58_Di§bËd
 (0ULè

	)

3405 
	#MPU_PROTENSET1_PROTREG58_EÇbËd
 (1ULè

	)

3406 
	#MPU_PROTENSET1_PROTREG58_S‘
 (1ULè

	)

3409 
	#MPU_PROTENSET1_PROTREG57_Pos
 (25ULè

	)

3410 
	#MPU_PROTENSET1_PROTREG57_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG57_Pos
è

	)

3411 
	#MPU_PROTENSET1_PROTREG57_Di§bËd
 (0ULè

	)

3412 
	#MPU_PROTENSET1_PROTREG57_EÇbËd
 (1ULè

	)

3413 
	#MPU_PROTENSET1_PROTREG57_S‘
 (1ULè

	)

3416 
	#MPU_PROTENSET1_PROTREG56_Pos
 (24ULè

	)

3417 
	#MPU_PROTENSET1_PROTREG56_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG56_Pos
è

	)

3418 
	#MPU_PROTENSET1_PROTREG56_Di§bËd
 (0ULè

	)

3419 
	#MPU_PROTENSET1_PROTREG56_EÇbËd
 (1ULè

	)

3420 
	#MPU_PROTENSET1_PROTREG56_S‘
 (1ULè

	)

3423 
	#MPU_PROTENSET1_PROTREG55_Pos
 (23ULè

	)

3424 
	#MPU_PROTENSET1_PROTREG55_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG55_Pos
è

	)

3425 
	#MPU_PROTENSET1_PROTREG55_Di§bËd
 (0ULè

	)

3426 
	#MPU_PROTENSET1_PROTREG55_EÇbËd
 (1ULè

	)

3427 
	#MPU_PROTENSET1_PROTREG55_S‘
 (1ULè

	)

3430 
	#MPU_PROTENSET1_PROTREG54_Pos
 (22ULè

	)

3431 
	#MPU_PROTENSET1_PROTREG54_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG54_Pos
è

	)

3432 
	#MPU_PROTENSET1_PROTREG54_Di§bËd
 (0ULè

	)

3433 
	#MPU_PROTENSET1_PROTREG54_EÇbËd
 (1ULè

	)

3434 
	#MPU_PROTENSET1_PROTREG54_S‘
 (1ULè

	)

3437 
	#MPU_PROTENSET1_PROTREG53_Pos
 (21ULè

	)

3438 
	#MPU_PROTENSET1_PROTREG53_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG53_Pos
è

	)

3439 
	#MPU_PROTENSET1_PROTREG53_Di§bËd
 (0ULè

	)

3440 
	#MPU_PROTENSET1_PROTREG53_EÇbËd
 (1ULè

	)

3441 
	#MPU_PROTENSET1_PROTREG53_S‘
 (1ULè

	)

3444 
	#MPU_PROTENSET1_PROTREG52_Pos
 (20ULè

	)

3445 
	#MPU_PROTENSET1_PROTREG52_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG52_Pos
è

	)

3446 
	#MPU_PROTENSET1_PROTREG52_Di§bËd
 (0ULè

	)

3447 
	#MPU_PROTENSET1_PROTREG52_EÇbËd
 (1ULè

	)

3448 
	#MPU_PROTENSET1_PROTREG52_S‘
 (1ULè

	)

3451 
	#MPU_PROTENSET1_PROTREG51_Pos
 (19ULè

	)

3452 
	#MPU_PROTENSET1_PROTREG51_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG51_Pos
è

	)

3453 
	#MPU_PROTENSET1_PROTREG51_Di§bËd
 (0ULè

	)

3454 
	#MPU_PROTENSET1_PROTREG51_EÇbËd
 (1ULè

	)

3455 
	#MPU_PROTENSET1_PROTREG51_S‘
 (1ULè

	)

3458 
	#MPU_PROTENSET1_PROTREG50_Pos
 (18ULè

	)

3459 
	#MPU_PROTENSET1_PROTREG50_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG50_Pos
è

	)

3460 
	#MPU_PROTENSET1_PROTREG50_Di§bËd
 (0ULè

	)

3461 
	#MPU_PROTENSET1_PROTREG50_EÇbËd
 (1ULè

	)

3462 
	#MPU_PROTENSET1_PROTREG50_S‘
 (1ULè

	)

3465 
	#MPU_PROTENSET1_PROTREG49_Pos
 (17ULè

	)

3466 
	#MPU_PROTENSET1_PROTREG49_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG49_Pos
è

	)

3467 
	#MPU_PROTENSET1_PROTREG49_Di§bËd
 (0ULè

	)

3468 
	#MPU_PROTENSET1_PROTREG49_EÇbËd
 (1ULè

	)

3469 
	#MPU_PROTENSET1_PROTREG49_S‘
 (1ULè

	)

3472 
	#MPU_PROTENSET1_PROTREG48_Pos
 (16ULè

	)

3473 
	#MPU_PROTENSET1_PROTREG48_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG48_Pos
è

	)

3474 
	#MPU_PROTENSET1_PROTREG48_Di§bËd
 (0ULè

	)

3475 
	#MPU_PROTENSET1_PROTREG48_EÇbËd
 (1ULè

	)

3476 
	#MPU_PROTENSET1_PROTREG48_S‘
 (1ULè

	)

3479 
	#MPU_PROTENSET1_PROTREG47_Pos
 (15ULè

	)

3480 
	#MPU_PROTENSET1_PROTREG47_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG47_Pos
è

	)

3481 
	#MPU_PROTENSET1_PROTREG47_Di§bËd
 (0ULè

	)

3482 
	#MPU_PROTENSET1_PROTREG47_EÇbËd
 (1ULè

	)

3483 
	#MPU_PROTENSET1_PROTREG47_S‘
 (1ULè

	)

3486 
	#MPU_PROTENSET1_PROTREG46_Pos
 (14ULè

	)

3487 
	#MPU_PROTENSET1_PROTREG46_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG46_Pos
è

	)

3488 
	#MPU_PROTENSET1_PROTREG46_Di§bËd
 (0ULè

	)

3489 
	#MPU_PROTENSET1_PROTREG46_EÇbËd
 (1ULè

	)

3490 
	#MPU_PROTENSET1_PROTREG46_S‘
 (1ULè

	)

3493 
	#MPU_PROTENSET1_PROTREG45_Pos
 (13ULè

	)

3494 
	#MPU_PROTENSET1_PROTREG45_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG45_Pos
è

	)

3495 
	#MPU_PROTENSET1_PROTREG45_Di§bËd
 (0ULè

	)

3496 
	#MPU_PROTENSET1_PROTREG45_EÇbËd
 (1ULè

	)

3497 
	#MPU_PROTENSET1_PROTREG45_S‘
 (1ULè

	)

3500 
	#MPU_PROTENSET1_PROTREG44_Pos
 (12ULè

	)

3501 
	#MPU_PROTENSET1_PROTREG44_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG44_Pos
è

	)

3502 
	#MPU_PROTENSET1_PROTREG44_Di§bËd
 (0ULè

	)

3503 
	#MPU_PROTENSET1_PROTREG44_EÇbËd
 (1ULè

	)

3504 
	#MPU_PROTENSET1_PROTREG44_S‘
 (1ULè

	)

3507 
	#MPU_PROTENSET1_PROTREG43_Pos
 (11ULè

	)

3508 
	#MPU_PROTENSET1_PROTREG43_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG43_Pos
è

	)

3509 
	#MPU_PROTENSET1_PROTREG43_Di§bËd
 (0ULè

	)

3510 
	#MPU_PROTENSET1_PROTREG43_EÇbËd
 (1ULè

	)

3511 
	#MPU_PROTENSET1_PROTREG43_S‘
 (1ULè

	)

3514 
	#MPU_PROTENSET1_PROTREG42_Pos
 (10ULè

	)

3515 
	#MPU_PROTENSET1_PROTREG42_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG42_Pos
è

	)

3516 
	#MPU_PROTENSET1_PROTREG42_Di§bËd
 (0ULè

	)

3517 
	#MPU_PROTENSET1_PROTREG42_EÇbËd
 (1ULè

	)

3518 
	#MPU_PROTENSET1_PROTREG42_S‘
 (1ULè

	)

3521 
	#MPU_PROTENSET1_PROTREG41_Pos
 (9ULè

	)

3522 
	#MPU_PROTENSET1_PROTREG41_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG41_Pos
è

	)

3523 
	#MPU_PROTENSET1_PROTREG41_Di§bËd
 (0ULè

	)

3524 
	#MPU_PROTENSET1_PROTREG41_EÇbËd
 (1ULè

	)

3525 
	#MPU_PROTENSET1_PROTREG41_S‘
 (1ULè

	)

3528 
	#MPU_PROTENSET1_PROTREG40_Pos
 (8ULè

	)

3529 
	#MPU_PROTENSET1_PROTREG40_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG40_Pos
è

	)

3530 
	#MPU_PROTENSET1_PROTREG40_Di§bËd
 (0ULè

	)

3531 
	#MPU_PROTENSET1_PROTREG40_EÇbËd
 (1ULè

	)

3532 
	#MPU_PROTENSET1_PROTREG40_S‘
 (1ULè

	)

3535 
	#MPU_PROTENSET1_PROTREG39_Pos
 (7ULè

	)

3536 
	#MPU_PROTENSET1_PROTREG39_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG39_Pos
è

	)

3537 
	#MPU_PROTENSET1_PROTREG39_Di§bËd
 (0ULè

	)

3538 
	#MPU_PROTENSET1_PROTREG39_EÇbËd
 (1ULè

	)

3539 
	#MPU_PROTENSET1_PROTREG39_S‘
 (1ULè

	)

3542 
	#MPU_PROTENSET1_PROTREG38_Pos
 (6ULè

	)

3543 
	#MPU_PROTENSET1_PROTREG38_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG38_Pos
è

	)

3544 
	#MPU_PROTENSET1_PROTREG38_Di§bËd
 (0ULè

	)

3545 
	#MPU_PROTENSET1_PROTREG38_EÇbËd
 (1ULè

	)

3546 
	#MPU_PROTENSET1_PROTREG38_S‘
 (1ULè

	)

3549 
	#MPU_PROTENSET1_PROTREG37_Pos
 (5ULè

	)

3550 
	#MPU_PROTENSET1_PROTREG37_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG37_Pos
è

	)

3551 
	#MPU_PROTENSET1_PROTREG37_Di§bËd
 (0ULè

	)

3552 
	#MPU_PROTENSET1_PROTREG37_EÇbËd
 (1ULè

	)

3553 
	#MPU_PROTENSET1_PROTREG37_S‘
 (1ULè

	)

3556 
	#MPU_PROTENSET1_PROTREG36_Pos
 (4ULè

	)

3557 
	#MPU_PROTENSET1_PROTREG36_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG36_Pos
è

	)

3558 
	#MPU_PROTENSET1_PROTREG36_Di§bËd
 (0ULè

	)

3559 
	#MPU_PROTENSET1_PROTREG36_EÇbËd
 (1ULè

	)

3560 
	#MPU_PROTENSET1_PROTREG36_S‘
 (1ULè

	)

3563 
	#MPU_PROTENSET1_PROTREG35_Pos
 (3ULè

	)

3564 
	#MPU_PROTENSET1_PROTREG35_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG35_Pos
è

	)

3565 
	#MPU_PROTENSET1_PROTREG35_Di§bËd
 (0ULè

	)

3566 
	#MPU_PROTENSET1_PROTREG35_EÇbËd
 (1ULè

	)

3567 
	#MPU_PROTENSET1_PROTREG35_S‘
 (1ULè

	)

3570 
	#MPU_PROTENSET1_PROTREG34_Pos
 (2ULè

	)

3571 
	#MPU_PROTENSET1_PROTREG34_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG34_Pos
è

	)

3572 
	#MPU_PROTENSET1_PROTREG34_Di§bËd
 (0ULè

	)

3573 
	#MPU_PROTENSET1_PROTREG34_EÇbËd
 (1ULè

	)

3574 
	#MPU_PROTENSET1_PROTREG34_S‘
 (1ULè

	)

3577 
	#MPU_PROTENSET1_PROTREG33_Pos
 (1ULè

	)

3578 
	#MPU_PROTENSET1_PROTREG33_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG33_Pos
è

	)

3579 
	#MPU_PROTENSET1_PROTREG33_Di§bËd
 (0ULè

	)

3580 
	#MPU_PROTENSET1_PROTREG33_EÇbËd
 (1ULè

	)

3581 
	#MPU_PROTENSET1_PROTREG33_S‘
 (1ULè

	)

3584 
	#MPU_PROTENSET1_PROTREG32_Pos
 (0ULè

	)

3585 
	#MPU_PROTENSET1_PROTREG32_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG32_Pos
è

	)

3586 
	#MPU_PROTENSET1_PROTREG32_Di§bËd
 (0ULè

	)

3587 
	#MPU_PROTENSET1_PROTREG32_EÇbËd
 (1ULè

	)

3588 
	#MPU_PROTENSET1_PROTREG32_S‘
 (1ULè

	)

3594 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
 (0ULè

	)

3595 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk
 (0x1UL << 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
è

	)

3596 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_EÇbËd
 (0ULè

	)

3597 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Di§bËd
 (1ULè

	)

3603 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
 (0ULè

	)

3604 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk
 (0x3UL << 
MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
è

	)

3605 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k
 (0ULè

	)

3611 
	#MPU_ENRBDREG_ENRBDREG_Pos
 (0ULè

	)

3612 
	#MPU_ENRBDREG_ENRBDREG_Msk
 (0x1UL << 
MPU_ENRBDREG_ENRBDREG_Pos
è

	)

3613 
	#MPU_ENRBDREG_ENRBDREG_Di§bËd
 (0ULè

	)

3614 
	#MPU_ENRBDREG_ENRBDREG_EÇbËd
 (1ULè

	)

3624 
	#NVMC_READY_READY_Pos
 (0ULè

	)

3625 
	#NVMC_READY_READY_Msk
 (0x1UL << 
NVMC_READY_READY_Pos
è

	)

3626 
	#NVMC_READY_READY_Busy
 (0ULè

	)

3627 
	#NVMC_READY_READY_R—dy
 (1ULè

	)

3633 
	#NVMC_CONFIG_WEN_Pos
 (0ULè

	)

3634 
	#NVMC_CONFIG_WEN_Msk
 (0x3UL << 
NVMC_CONFIG_WEN_Pos
è

	)

3635 
	#NVMC_CONFIG_WEN_R’
 (0x00ULè

	)

3636 
	#NVMC_CONFIG_WEN_W’
 (0x01ULè

	)

3637 
	#NVMC_CONFIG_WEN_E’
 (0x02ULè

	)

3643 
	#NVMC_ERASEALL_ERASEALL_Pos
 (0ULè

	)

3644 
	#NVMC_ERASEALL_ERASEALL_Msk
 (0x1UL << 
NVMC_ERASEALL_ERASEALL_Pos
è

	)

3645 
	#NVMC_ERASEALL_ERASEALL_NoO³¿tiÚ
 (0ULè

	)

3646 
	#NVMC_ERASEALL_ERASEALL_E¿£
 (1ULè

	)

3652 
	#NVMC_ERASEUICR_ERASEUICR_Pos
 (0ULè

	)

3653 
	#NVMC_ERASEUICR_ERASEUICR_Msk
 (0x1UL << 
NVMC_ERASEUICR_ERASEUICR_Pos
è

	)

3654 
	#NVMC_ERASEUICR_ERASEUICR_NoO³¿tiÚ
 (0ULè

	)

3655 
	#NVMC_ERASEUICR_ERASEUICR_E¿£
 (1ULè

	)

3665 
	#POWER_INTENSET_POFWARN_Pos
 (2ULè

	)

3666 
	#POWER_INTENSET_POFWARN_Msk
 (0x1UL << 
POWER_INTENSET_POFWARN_Pos
è

	)

3667 
	#POWER_INTENSET_POFWARN_Di§bËd
 (0ULè

	)

3668 
	#POWER_INTENSET_POFWARN_EÇbËd
 (1ULè

	)

3669 
	#POWER_INTENSET_POFWARN_S‘
 (1ULè

	)

3675 
	#POWER_INTENCLR_POFWARN_Pos
 (2ULè

	)

3676 
	#POWER_INTENCLR_POFWARN_Msk
 (0x1UL << 
POWER_INTENCLR_POFWARN_Pos
è

	)

3677 
	#POWER_INTENCLR_POFWARN_Di§bËd
 (0ULè

	)

3678 
	#POWER_INTENCLR_POFWARN_EÇbËd
 (1ULè

	)

3679 
	#POWER_INTENCLR_POFWARN_CË¬
 (1ULè

	)

3685 
	#POWER_RESETREAS_DIF_Pos
 (18ULè

	)

3686 
	#POWER_RESETREAS_DIF_Msk
 (0x1UL << 
POWER_RESETREAS_DIF_Pos
è

	)

3689 
	#POWER_RESETREAS_LPCOMP_Pos
 (17ULè

	)

3690 
	#POWER_RESETREAS_LPCOMP_Msk
 (0x1UL << 
POWER_RESETREAS_LPCOMP_Pos
è

	)

3693 
	#POWER_RESETREAS_OFF_Pos
 (16ULè

	)

3694 
	#POWER_RESETREAS_OFF_Msk
 (0x1UL << 
POWER_RESETREAS_OFF_Pos
è

	)

3697 
	#POWER_RESETREAS_LOCKUP_Pos
 (3ULè

	)

3698 
	#POWER_RESETREAS_LOCKUP_Msk
 (0x1UL << 
POWER_RESETREAS_LOCKUP_Pos
è

	)

3701 
	#POWER_RESETREAS_SREQ_Pos
 (2ULè

	)

3702 
	#POWER_RESETREAS_SREQ_Msk
 (0x1UL << 
POWER_RESETREAS_SREQ_Pos
è

	)

3705 
	#POWER_RESETREAS_DOG_Pos
 (1ULè

	)

3706 
	#POWER_RESETREAS_DOG_Msk
 (0x1UL << 
POWER_RESETREAS_DOG_Pos
è

	)

3709 
	#POWER_RESETREAS_RESETPIN_Pos
 (0ULè

	)

3710 
	#POWER_RESETREAS_RESETPIN_Msk
 (0x1UL << 
POWER_RESETREAS_RESETPIN_Pos
è

	)

3716 
	#POWER_RAMSTATUS_RAMBLOCK3_Pos
 (3ULè

	)

3717 
	#POWER_RAMSTATUS_RAMBLOCK3_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK3_Pos
è

	)

3718 
	#POWER_RAMSTATUS_RAMBLOCK3_Off
 (0ULè

	)

3719 
	#POWER_RAMSTATUS_RAMBLOCK3_On
 (1ULè

	)

3722 
	#POWER_RAMSTATUS_RAMBLOCK2_Pos
 (2ULè

	)

3723 
	#POWER_RAMSTATUS_RAMBLOCK2_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK2_Pos
è

	)

3724 
	#POWER_RAMSTATUS_RAMBLOCK2_Off
 (0ULè

	)

3725 
	#POWER_RAMSTATUS_RAMBLOCK2_On
 (1ULè

	)

3728 
	#POWER_RAMSTATUS_RAMBLOCK1_Pos
 (1ULè

	)

3729 
	#POWER_RAMSTATUS_RAMBLOCK1_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK1_Pos
è

	)

3730 
	#POWER_RAMSTATUS_RAMBLOCK1_Off
 (0ULè

	)

3731 
	#POWER_RAMSTATUS_RAMBLOCK1_On
 (1ULè

	)

3734 
	#POWER_RAMSTATUS_RAMBLOCK0_Pos
 (0ULè

	)

3735 
	#POWER_RAMSTATUS_RAMBLOCK0_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK0_Pos
è

	)

3736 
	#POWER_RAMSTATUS_RAMBLOCK0_Off
 (0ULè

	)

3737 
	#POWER_RAMSTATUS_RAMBLOCK0_On
 (1ULè

	)

3743 
	#POWER_SYSTEMOFF_SYSTEMOFF_Pos
 (0ULè

	)

3744 
	#POWER_SYSTEMOFF_SYSTEMOFF_Msk
 (0x1UL << 
POWER_SYSTEMOFF_SYSTEMOFF_Pos
è

	)

3745 
	#POWER_SYSTEMOFF_SYSTEMOFF_EÁ”
 (1ULè

	)

3751 
	#POWER_POFCON_THRESHOLD_Pos
 (1ULè

	)

3752 
	#POWER_POFCON_THRESHOLD_Msk
 (0x3UL << 
POWER_POFCON_THRESHOLD_Pos
è

	)

3753 
	#POWER_POFCON_THRESHOLD_V21
 (0x00ULè

	)

3754 
	#POWER_POFCON_THRESHOLD_V23
 (0x01ULè

	)

3755 
	#POWER_POFCON_THRESHOLD_V25
 (0x02ULè

	)

3756 
	#POWER_POFCON_THRESHOLD_V27
 (0x03ULè

	)

3759 
	#POWER_POFCON_POF_Pos
 (0ULè

	)

3760 
	#POWER_POFCON_POF_Msk
 (0x1UL << 
POWER_POFCON_POF_Pos
è

	)

3761 
	#POWER_POFCON_POF_Di§bËd
 (0ULè

	)

3762 
	#POWER_POFCON_POF_EÇbËd
 (1ULè

	)

3768 
	#POWER_GPREGRET_GPREGRET_Pos
 (0ULè

	)

3769 
	#POWER_GPREGRET_GPREGRET_Msk
 (0xFFUL << 
POWER_GPREGRET_GPREGRET_Pos
è

	)

3775 
	#POWER_RAMON_OFFRAM1_Pos
 (17ULè

	)

3776 
	#POWER_RAMON_OFFRAM1_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM1_Pos
è

	)

3777 
	#POWER_RAMON_OFFRAM1_RAM1Off
 (0ULè

	)

3778 
	#POWER_RAMON_OFFRAM1_RAM1On
 (1ULè

	)

3781 
	#POWER_RAMON_OFFRAM0_Pos
 (16ULè

	)

3782 
	#POWER_RAMON_OFFRAM0_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM0_Pos
è

	)

3783 
	#POWER_RAMON_OFFRAM0_RAM0Off
 (0ULè

	)

3784 
	#POWER_RAMON_OFFRAM0_RAM0On
 (1ULè

	)

3787 
	#POWER_RAMON_ONRAM1_Pos
 (1ULè

	)

3788 
	#POWER_RAMON_ONRAM1_Msk
 (0x1UL << 
POWER_RAMON_ONRAM1_Pos
è

	)

3789 
	#POWER_RAMON_ONRAM1_RAM1Off
 (0ULè

	)

3790 
	#POWER_RAMON_ONRAM1_RAM1On
 (1ULè

	)

3793 
	#POWER_RAMON_ONRAM0_Pos
 (0ULè

	)

3794 
	#POWER_RAMON_ONRAM0_Msk
 (0x1UL << 
POWER_RAMON_ONRAM0_Pos
è

	)

3795 
	#POWER_RAMON_ONRAM0_RAM0Off
 (0ULè

	)

3796 
	#POWER_RAMON_ONRAM0_RAM0On
 (1ULè

	)

3802 
	#POWER_RESET_RESET_Pos
 (0ULè

	)

3803 
	#POWER_RESET_RESET_Msk
 (0x1UL << 
POWER_RESET_RESET_Pos
è

	)

3804 
	#POWER_RESET_RESET_Di§bËd
 (0ULè

	)

3805 
	#POWER_RESET_RESET_EÇbËd
 (1ULè

	)

3811 
	#POWER_RAMONB_OFFRAM3_Pos
 (17ULè

	)

3812 
	#POWER_RAMONB_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM3_Pos
è

	)

3813 
	#POWER_RAMONB_OFFRAM3_RAM3Off
 (0ULè

	)

3814 
	#POWER_RAMONB_OFFRAM3_RAM3On
 (1ULè

	)

3817 
	#POWER_RAMONB_OFFRAM2_Pos
 (16ULè

	)

3818 
	#POWER_RAMONB_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM2_Pos
è

	)

3819 
	#POWER_RAMONB_OFFRAM2_RAM2Off
 (0ULè

	)

3820 
	#POWER_RAMONB_OFFRAM2_RAM2On
 (1ULè

	)

3823 
	#POWER_RAMONB_ONRAM3_Pos
 (1ULè

	)

3824 
	#POWER_RAMONB_ONRAM3_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM3_Pos
è

	)

3825 
	#POWER_RAMONB_ONRAM3_RAM3Off
 (0ULè

	)

3826 
	#POWER_RAMONB_ONRAM3_RAM3On
 (1ULè

	)

3829 
	#POWER_RAMONB_ONRAM2_Pos
 (0ULè

	)

3830 
	#POWER_RAMONB_ONRAM2_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM2_Pos
è

	)

3831 
	#POWER_RAMONB_ONRAM2_RAM2Off
 (0ULè

	)

3832 
	#POWER_RAMONB_ONRAM2_RAM2On
 (1ULè

	)

3838 
	#POWER_DCDCEN_DCDCEN_Pos
 (0ULè

	)

3839 
	#POWER_DCDCEN_DCDCEN_Msk
 (0x1UL << 
POWER_DCDCEN_DCDCEN_Pos
è

	)

3840 
	#POWER_DCDCEN_DCDCEN_Di§bËd
 (0ULè

	)

3841 
	#POWER_DCDCEN_DCDCEN_EÇbËd
 (1ULè

	)

3847 
	#POWER_DCDCFORCE_FORCEON_Pos
 (1ULè

	)

3848 
	#POWER_DCDCFORCE_FORCEON_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEON_Pos
è

	)

3849 
	#POWER_DCDCFORCE_FORCEON_NoFÜû
 (0ULè

	)

3850 
	#POWER_DCDCFORCE_FORCEON_FÜû
 (1ULè

	)

3853 
	#POWER_DCDCFORCE_FORCEOFF_Pos
 (0ULè

	)

3854 
	#POWER_DCDCFORCE_FORCEOFF_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEOFF_Pos
è

	)

3855 
	#POWER_DCDCFORCE_FORCEOFF_NoFÜû
 (0ULè

	)

3856 
	#POWER_DCDCFORCE_FORCEOFF_FÜû
 (1ULè

	)

3866 
	#PPI_CHEN_CH31_Pos
 (31ULè

	)

3867 
	#PPI_CHEN_CH31_Msk
 (0x1UL << 
PPI_CHEN_CH31_Pos
è

	)

3868 
	#PPI_CHEN_CH31_Di§bËd
 (0ULè

	)

3869 
	#PPI_CHEN_CH31_EÇbËd
 (1ULè

	)

3872 
	#PPI_CHEN_CH30_Pos
 (30ULè

	)

3873 
	#PPI_CHEN_CH30_Msk
 (0x1UL << 
PPI_CHEN_CH30_Pos
è

	)

3874 
	#PPI_CHEN_CH30_Di§bËd
 (0ULè

	)

3875 
	#PPI_CHEN_CH30_EÇbËd
 (1ULè

	)

3878 
	#PPI_CHEN_CH29_Pos
 (29ULè

	)

3879 
	#PPI_CHEN_CH29_Msk
 (0x1UL << 
PPI_CHEN_CH29_Pos
è

	)

3880 
	#PPI_CHEN_CH29_Di§bËd
 (0ULè

	)

3881 
	#PPI_CHEN_CH29_EÇbËd
 (1ULè

	)

3884 
	#PPI_CHEN_CH28_Pos
 (28ULè

	)

3885 
	#PPI_CHEN_CH28_Msk
 (0x1UL << 
PPI_CHEN_CH28_Pos
è

	)

3886 
	#PPI_CHEN_CH28_Di§bËd
 (0ULè

	)

3887 
	#PPI_CHEN_CH28_EÇbËd
 (1ULè

	)

3890 
	#PPI_CHEN_CH27_Pos
 (27ULè

	)

3891 
	#PPI_CHEN_CH27_Msk
 (0x1UL << 
PPI_CHEN_CH27_Pos
è

	)

3892 
	#PPI_CHEN_CH27_Di§bËd
 (0ULè

	)

3893 
	#PPI_CHEN_CH27_EÇbËd
 (1ULè

	)

3896 
	#PPI_CHEN_CH26_Pos
 (26ULè

	)

3897 
	#PPI_CHEN_CH26_Msk
 (0x1UL << 
PPI_CHEN_CH26_Pos
è

	)

3898 
	#PPI_CHEN_CH26_Di§bËd
 (0ULè

	)

3899 
	#PPI_CHEN_CH26_EÇbËd
 (1ULè

	)

3902 
	#PPI_CHEN_CH25_Pos
 (25ULè

	)

3903 
	#PPI_CHEN_CH25_Msk
 (0x1UL << 
PPI_CHEN_CH25_Pos
è

	)

3904 
	#PPI_CHEN_CH25_Di§bËd
 (0ULè

	)

3905 
	#PPI_CHEN_CH25_EÇbËd
 (1ULè

	)

3908 
	#PPI_CHEN_CH24_Pos
 (24ULè

	)

3909 
	#PPI_CHEN_CH24_Msk
 (0x1UL << 
PPI_CHEN_CH24_Pos
è

	)

3910 
	#PPI_CHEN_CH24_Di§bËd
 (0ULè

	)

3911 
	#PPI_CHEN_CH24_EÇbËd
 (1ULè

	)

3914 
	#PPI_CHEN_CH23_Pos
 (23ULè

	)

3915 
	#PPI_CHEN_CH23_Msk
 (0x1UL << 
PPI_CHEN_CH23_Pos
è

	)

3916 
	#PPI_CHEN_CH23_Di§bËd
 (0ULè

	)

3917 
	#PPI_CHEN_CH23_EÇbËd
 (1ULè

	)

3920 
	#PPI_CHEN_CH22_Pos
 (22ULè

	)

3921 
	#PPI_CHEN_CH22_Msk
 (0x1UL << 
PPI_CHEN_CH22_Pos
è

	)

3922 
	#PPI_CHEN_CH22_Di§bËd
 (0ULè

	)

3923 
	#PPI_CHEN_CH22_EÇbËd
 (1ULè

	)

3926 
	#PPI_CHEN_CH21_Pos
 (21ULè

	)

3927 
	#PPI_CHEN_CH21_Msk
 (0x1UL << 
PPI_CHEN_CH21_Pos
è

	)

3928 
	#PPI_CHEN_CH21_Di§bËd
 (0ULè

	)

3929 
	#PPI_CHEN_CH21_EÇbËd
 (1ULè

	)

3932 
	#PPI_CHEN_CH20_Pos
 (20ULè

	)

3933 
	#PPI_CHEN_CH20_Msk
 (0x1UL << 
PPI_CHEN_CH20_Pos
è

	)

3934 
	#PPI_CHEN_CH20_Di§bËd
 (0ULè

	)

3935 
	#PPI_CHEN_CH20_EÇbËd
 (1ULè

	)

3938 
	#PPI_CHEN_CH15_Pos
 (15ULè

	)

3939 
	#PPI_CHEN_CH15_Msk
 (0x1UL << 
PPI_CHEN_CH15_Pos
è

	)

3940 
	#PPI_CHEN_CH15_Di§bËd
 (0ULè

	)

3941 
	#PPI_CHEN_CH15_EÇbËd
 (1ULè

	)

3944 
	#PPI_CHEN_CH14_Pos
 (14ULè

	)

3945 
	#PPI_CHEN_CH14_Msk
 (0x1UL << 
PPI_CHEN_CH14_Pos
è

	)

3946 
	#PPI_CHEN_CH14_Di§bËd
 (0ULè

	)

3947 
	#PPI_CHEN_CH14_EÇbËd
 (1ULè

	)

3950 
	#PPI_CHEN_CH13_Pos
 (13ULè

	)

3951 
	#PPI_CHEN_CH13_Msk
 (0x1UL << 
PPI_CHEN_CH13_Pos
è

	)

3952 
	#PPI_CHEN_CH13_Di§bËd
 (0ULè

	)

3953 
	#PPI_CHEN_CH13_EÇbËd
 (1ULè

	)

3956 
	#PPI_CHEN_CH12_Pos
 (12ULè

	)

3957 
	#PPI_CHEN_CH12_Msk
 (0x1UL << 
PPI_CHEN_CH12_Pos
è

	)

3958 
	#PPI_CHEN_CH12_Di§bËd
 (0ULè

	)

3959 
	#PPI_CHEN_CH12_EÇbËd
 (1ULè

	)

3962 
	#PPI_CHEN_CH11_Pos
 (11ULè

	)

3963 
	#PPI_CHEN_CH11_Msk
 (0x1UL << 
PPI_CHEN_CH11_Pos
è

	)

3964 
	#PPI_CHEN_CH11_Di§bËd
 (0ULè

	)

3965 
	#PPI_CHEN_CH11_EÇbËd
 (1ULè

	)

3968 
	#PPI_CHEN_CH10_Pos
 (10ULè

	)

3969 
	#PPI_CHEN_CH10_Msk
 (0x1UL << 
PPI_CHEN_CH10_Pos
è

	)

3970 
	#PPI_CHEN_CH10_Di§bËd
 (0ULè

	)

3971 
	#PPI_CHEN_CH10_EÇbËd
 (1ULè

	)

3974 
	#PPI_CHEN_CH9_Pos
 (9ULè

	)

3975 
	#PPI_CHEN_CH9_Msk
 (0x1UL << 
PPI_CHEN_CH9_Pos
è

	)

3976 
	#PPI_CHEN_CH9_Di§bËd
 (0ULè

	)

3977 
	#PPI_CHEN_CH9_EÇbËd
 (1ULè

	)

3980 
	#PPI_CHEN_CH8_Pos
 (8ULè

	)

3981 
	#PPI_CHEN_CH8_Msk
 (0x1UL << 
PPI_CHEN_CH8_Pos
è

	)

3982 
	#PPI_CHEN_CH8_Di§bËd
 (0ULè

	)

3983 
	#PPI_CHEN_CH8_EÇbËd
 (1ULè

	)

3986 
	#PPI_CHEN_CH7_Pos
 (7ULè

	)

3987 
	#PPI_CHEN_CH7_Msk
 (0x1UL << 
PPI_CHEN_CH7_Pos
è

	)

3988 
	#PPI_CHEN_CH7_Di§bËd
 (0ULè

	)

3989 
	#PPI_CHEN_CH7_EÇbËd
 (1ULè

	)

3992 
	#PPI_CHEN_CH6_Pos
 (6ULè

	)

3993 
	#PPI_CHEN_CH6_Msk
 (0x1UL << 
PPI_CHEN_CH6_Pos
è

	)

3994 
	#PPI_CHEN_CH6_Di§bËd
 (0ULè

	)

3995 
	#PPI_CHEN_CH6_EÇbËd
 (1ULè

	)

3998 
	#PPI_CHEN_CH5_Pos
 (5ULè

	)

3999 
	#PPI_CHEN_CH5_Msk
 (0x1UL << 
PPI_CHEN_CH5_Pos
è

	)

4000 
	#PPI_CHEN_CH5_Di§bËd
 (0ULè

	)

4001 
	#PPI_CHEN_CH5_EÇbËd
 (1ULè

	)

4004 
	#PPI_CHEN_CH4_Pos
 (4ULè

	)

4005 
	#PPI_CHEN_CH4_Msk
 (0x1UL << 
PPI_CHEN_CH4_Pos
è

	)

4006 
	#PPI_CHEN_CH4_Di§bËd
 (0ULè

	)

4007 
	#PPI_CHEN_CH4_EÇbËd
 (1ULè

	)

4010 
	#PPI_CHEN_CH3_Pos
 (3ULè

	)

4011 
	#PPI_CHEN_CH3_Msk
 (0x1UL << 
PPI_CHEN_CH3_Pos
è

	)

4012 
	#PPI_CHEN_CH3_Di§bËd
 (0ULè

	)

4013 
	#PPI_CHEN_CH3_EÇbËd
 (1ULè

	)

4016 
	#PPI_CHEN_CH2_Pos
 (2ULè

	)

4017 
	#PPI_CHEN_CH2_Msk
 (0x1UL << 
PPI_CHEN_CH2_Pos
è

	)

4018 
	#PPI_CHEN_CH2_Di§bËd
 (0ULè

	)

4019 
	#PPI_CHEN_CH2_EÇbËd
 (1ULè

	)

4022 
	#PPI_CHEN_CH1_Pos
 (1ULè

	)

4023 
	#PPI_CHEN_CH1_Msk
 (0x1UL << 
PPI_CHEN_CH1_Pos
è

	)

4024 
	#PPI_CHEN_CH1_Di§bËd
 (0ULè

	)

4025 
	#PPI_CHEN_CH1_EÇbËd
 (1ULè

	)

4028 
	#PPI_CHEN_CH0_Pos
 (0ULè

	)

4029 
	#PPI_CHEN_CH0_Msk
 (0x1UL << 
PPI_CHEN_CH0_Pos
è

	)

4030 
	#PPI_CHEN_CH0_Di§bËd
 (0ULè

	)

4031 
	#PPI_CHEN_CH0_EÇbËd
 (1ULè

	)

4037 
	#PPI_CHENSET_CH31_Pos
 (31ULè

	)

4038 
	#PPI_CHENSET_CH31_Msk
 (0x1UL << 
PPI_CHENSET_CH31_Pos
è

	)

4039 
	#PPI_CHENSET_CH31_Di§bËd
 (0ULè

	)

4040 
	#PPI_CHENSET_CH31_EÇbËd
 (1ULè

	)

4041 
	#PPI_CHENSET_CH31_S‘
 (1ULè

	)

4044 
	#PPI_CHENSET_CH30_Pos
 (30ULè

	)

4045 
	#PPI_CHENSET_CH30_Msk
 (0x1UL << 
PPI_CHENSET_CH30_Pos
è

	)

4046 
	#PPI_CHENSET_CH30_Di§bËd
 (0ULè

	)

4047 
	#PPI_CHENSET_CH30_EÇbËd
 (1ULè

	)

4048 
	#PPI_CHENSET_CH30_S‘
 (1ULè

	)

4051 
	#PPI_CHENSET_CH29_Pos
 (29ULè

	)

4052 
	#PPI_CHENSET_CH29_Msk
 (0x1UL << 
PPI_CHENSET_CH29_Pos
è

	)

4053 
	#PPI_CHENSET_CH29_Di§bËd
 (0ULè

	)

4054 
	#PPI_CHENSET_CH29_EÇbËd
 (1ULè

	)

4055 
	#PPI_CHENSET_CH29_S‘
 (1ULè

	)

4058 
	#PPI_CHENSET_CH28_Pos
 (28ULè

	)

4059 
	#PPI_CHENSET_CH28_Msk
 (0x1UL << 
PPI_CHENSET_CH28_Pos
è

	)

4060 
	#PPI_CHENSET_CH28_Di§bËd
 (0ULè

	)

4061 
	#PPI_CHENSET_CH28_EÇbËd
 (1ULè

	)

4062 
	#PPI_CHENSET_CH28_S‘
 (1ULè

	)

4065 
	#PPI_CHENSET_CH27_Pos
 (27ULè

	)

4066 
	#PPI_CHENSET_CH27_Msk
 (0x1UL << 
PPI_CHENSET_CH27_Pos
è

	)

4067 
	#PPI_CHENSET_CH27_Di§bËd
 (0ULè

	)

4068 
	#PPI_CHENSET_CH27_EÇbËd
 (1ULè

	)

4069 
	#PPI_CHENSET_CH27_S‘
 (1ULè

	)

4072 
	#PPI_CHENSET_CH26_Pos
 (26ULè

	)

4073 
	#PPI_CHENSET_CH26_Msk
 (0x1UL << 
PPI_CHENSET_CH26_Pos
è

	)

4074 
	#PPI_CHENSET_CH26_Di§bËd
 (0ULè

	)

4075 
	#PPI_CHENSET_CH26_EÇbËd
 (1ULè

	)

4076 
	#PPI_CHENSET_CH26_S‘
 (1ULè

	)

4079 
	#PPI_CHENSET_CH25_Pos
 (25ULè

	)

4080 
	#PPI_CHENSET_CH25_Msk
 (0x1UL << 
PPI_CHENSET_CH25_Pos
è

	)

4081 
	#PPI_CHENSET_CH25_Di§bËd
 (0ULè

	)

4082 
	#PPI_CHENSET_CH25_EÇbËd
 (1ULè

	)

4083 
	#PPI_CHENSET_CH25_S‘
 (1ULè

	)

4086 
	#PPI_CHENSET_CH24_Pos
 (24ULè

	)

4087 
	#PPI_CHENSET_CH24_Msk
 (0x1UL << 
PPI_CHENSET_CH24_Pos
è

	)

4088 
	#PPI_CHENSET_CH24_Di§bËd
 (0ULè

	)

4089 
	#PPI_CHENSET_CH24_EÇbËd
 (1ULè

	)

4090 
	#PPI_CHENSET_CH24_S‘
 (1ULè

	)

4093 
	#PPI_CHENSET_CH23_Pos
 (23ULè

	)

4094 
	#PPI_CHENSET_CH23_Msk
 (0x1UL << 
PPI_CHENSET_CH23_Pos
è

	)

4095 
	#PPI_CHENSET_CH23_Di§bËd
 (0ULè

	)

4096 
	#PPI_CHENSET_CH23_EÇbËd
 (1ULè

	)

4097 
	#PPI_CHENSET_CH23_S‘
 (1ULè

	)

4100 
	#PPI_CHENSET_CH22_Pos
 (22ULè

	)

4101 
	#PPI_CHENSET_CH22_Msk
 (0x1UL << 
PPI_CHENSET_CH22_Pos
è

	)

4102 
	#PPI_CHENSET_CH22_Di§bËd
 (0ULè

	)

4103 
	#PPI_CHENSET_CH22_EÇbËd
 (1ULè

	)

4104 
	#PPI_CHENSET_CH22_S‘
 (1ULè

	)

4107 
	#PPI_CHENSET_CH21_Pos
 (21ULè

	)

4108 
	#PPI_CHENSET_CH21_Msk
 (0x1UL << 
PPI_CHENSET_CH21_Pos
è

	)

4109 
	#PPI_CHENSET_CH21_Di§bËd
 (0ULè

	)

4110 
	#PPI_CHENSET_CH21_EÇbËd
 (1ULè

	)

4111 
	#PPI_CHENSET_CH21_S‘
 (1ULè

	)

4114 
	#PPI_CHENSET_CH20_Pos
 (20ULè

	)

4115 
	#PPI_CHENSET_CH20_Msk
 (0x1UL << 
PPI_CHENSET_CH20_Pos
è

	)

4116 
	#PPI_CHENSET_CH20_Di§bËd
 (0ULè

	)

4117 
	#PPI_CHENSET_CH20_EÇbËd
 (1ULè

	)

4118 
	#PPI_CHENSET_CH20_S‘
 (1ULè

	)

4121 
	#PPI_CHENSET_CH15_Pos
 (15ULè

	)

4122 
	#PPI_CHENSET_CH15_Msk
 (0x1UL << 
PPI_CHENSET_CH15_Pos
è

	)

4123 
	#PPI_CHENSET_CH15_Di§bËd
 (0ULè

	)

4124 
	#PPI_CHENSET_CH15_EÇbËd
 (1ULè

	)

4125 
	#PPI_CHENSET_CH15_S‘
 (1ULè

	)

4128 
	#PPI_CHENSET_CH14_Pos
 (14ULè

	)

4129 
	#PPI_CHENSET_CH14_Msk
 (0x1UL << 
PPI_CHENSET_CH14_Pos
è

	)

4130 
	#PPI_CHENSET_CH14_Di§bËd
 (0ULè

	)

4131 
	#PPI_CHENSET_CH14_EÇbËd
 (1ULè

	)

4132 
	#PPI_CHENSET_CH14_S‘
 (1ULè

	)

4135 
	#PPI_CHENSET_CH13_Pos
 (13ULè

	)

4136 
	#PPI_CHENSET_CH13_Msk
 (0x1UL << 
PPI_CHENSET_CH13_Pos
è

	)

4137 
	#PPI_CHENSET_CH13_Di§bËd
 (0ULè

	)

4138 
	#PPI_CHENSET_CH13_EÇbËd
 (1ULè

	)

4139 
	#PPI_CHENSET_CH13_S‘
 (1ULè

	)

4142 
	#PPI_CHENSET_CH12_Pos
 (12ULè

	)

4143 
	#PPI_CHENSET_CH12_Msk
 (0x1UL << 
PPI_CHENSET_CH12_Pos
è

	)

4144 
	#PPI_CHENSET_CH12_Di§bËd
 (0ULè

	)

4145 
	#PPI_CHENSET_CH12_EÇbËd
 (1ULè

	)

4146 
	#PPI_CHENSET_CH12_S‘
 (1ULè

	)

4149 
	#PPI_CHENSET_CH11_Pos
 (11ULè

	)

4150 
	#PPI_CHENSET_CH11_Msk
 (0x1UL << 
PPI_CHENSET_CH11_Pos
è

	)

4151 
	#PPI_CHENSET_CH11_Di§bËd
 (0ULè

	)

4152 
	#PPI_CHENSET_CH11_EÇbËd
 (1ULè

	)

4153 
	#PPI_CHENSET_CH11_S‘
 (1ULè

	)

4156 
	#PPI_CHENSET_CH10_Pos
 (10ULè

	)

4157 
	#PPI_CHENSET_CH10_Msk
 (0x1UL << 
PPI_CHENSET_CH10_Pos
è

	)

4158 
	#PPI_CHENSET_CH10_Di§bËd
 (0ULè

	)

4159 
	#PPI_CHENSET_CH10_EÇbËd
 (1ULè

	)

4160 
	#PPI_CHENSET_CH10_S‘
 (1ULè

	)

4163 
	#PPI_CHENSET_CH9_Pos
 (9ULè

	)

4164 
	#PPI_CHENSET_CH9_Msk
 (0x1UL << 
PPI_CHENSET_CH9_Pos
è

	)

4165 
	#PPI_CHENSET_CH9_Di§bËd
 (0ULè

	)

4166 
	#PPI_CHENSET_CH9_EÇbËd
 (1ULè

	)

4167 
	#PPI_CHENSET_CH9_S‘
 (1ULè

	)

4170 
	#PPI_CHENSET_CH8_Pos
 (8ULè

	)

4171 
	#PPI_CHENSET_CH8_Msk
 (0x1UL << 
PPI_CHENSET_CH8_Pos
è

	)

4172 
	#PPI_CHENSET_CH8_Di§bËd
 (0ULè

	)

4173 
	#PPI_CHENSET_CH8_EÇbËd
 (1ULè

	)

4174 
	#PPI_CHENSET_CH8_S‘
 (1ULè

	)

4177 
	#PPI_CHENSET_CH7_Pos
 (7ULè

	)

4178 
	#PPI_CHENSET_CH7_Msk
 (0x1UL << 
PPI_CHENSET_CH7_Pos
è

	)

4179 
	#PPI_CHENSET_CH7_Di§bËd
 (0ULè

	)

4180 
	#PPI_CHENSET_CH7_EÇbËd
 (1ULè

	)

4181 
	#PPI_CHENSET_CH7_S‘
 (1ULè

	)

4184 
	#PPI_CHENSET_CH6_Pos
 (6ULè

	)

4185 
	#PPI_CHENSET_CH6_Msk
 (0x1UL << 
PPI_CHENSET_CH6_Pos
è

	)

4186 
	#PPI_CHENSET_CH6_Di§bËd
 (0ULè

	)

4187 
	#PPI_CHENSET_CH6_EÇbËd
 (1ULè

	)

4188 
	#PPI_CHENSET_CH6_S‘
 (1ULè

	)

4191 
	#PPI_CHENSET_CH5_Pos
 (5ULè

	)

4192 
	#PPI_CHENSET_CH5_Msk
 (0x1UL << 
PPI_CHENSET_CH5_Pos
è

	)

4193 
	#PPI_CHENSET_CH5_Di§bËd
 (0ULè

	)

4194 
	#PPI_CHENSET_CH5_EÇbËd
 (1ULè

	)

4195 
	#PPI_CHENSET_CH5_S‘
 (1ULè

	)

4198 
	#PPI_CHENSET_CH4_Pos
 (4ULè

	)

4199 
	#PPI_CHENSET_CH4_Msk
 (0x1UL << 
PPI_CHENSET_CH4_Pos
è

	)

4200 
	#PPI_CHENSET_CH4_Di§bËd
 (0ULè

	)

4201 
	#PPI_CHENSET_CH4_EÇbËd
 (1ULè

	)

4202 
	#PPI_CHENSET_CH4_S‘
 (1ULè

	)

4205 
	#PPI_CHENSET_CH3_Pos
 (3ULè

	)

4206 
	#PPI_CHENSET_CH3_Msk
 (0x1UL << 
PPI_CHENSET_CH3_Pos
è

	)

4207 
	#PPI_CHENSET_CH3_Di§bËd
 (0ULè

	)

4208 
	#PPI_CHENSET_CH3_EÇbËd
 (1ULè

	)

4209 
	#PPI_CHENSET_CH3_S‘
 (1ULè

	)

4212 
	#PPI_CHENSET_CH2_Pos
 (2ULè

	)

4213 
	#PPI_CHENSET_CH2_Msk
 (0x1UL << 
PPI_CHENSET_CH2_Pos
è

	)

4214 
	#PPI_CHENSET_CH2_Di§bËd
 (0ULè

	)

4215 
	#PPI_CHENSET_CH2_EÇbËd
 (1ULè

	)

4216 
	#PPI_CHENSET_CH2_S‘
 (1ULè

	)

4219 
	#PPI_CHENSET_CH1_Pos
 (1ULè

	)

4220 
	#PPI_CHENSET_CH1_Msk
 (0x1UL << 
PPI_CHENSET_CH1_Pos
è

	)

4221 
	#PPI_CHENSET_CH1_Di§bËd
 (0ULè

	)

4222 
	#PPI_CHENSET_CH1_EÇbËd
 (1ULè

	)

4223 
	#PPI_CHENSET_CH1_S‘
 (1ULè

	)

4226 
	#PPI_CHENSET_CH0_Pos
 (0ULè

	)

4227 
	#PPI_CHENSET_CH0_Msk
 (0x1UL << 
PPI_CHENSET_CH0_Pos
è

	)

4228 
	#PPI_CHENSET_CH0_Di§bËd
 (0ULè

	)

4229 
	#PPI_CHENSET_CH0_EÇbËd
 (1ULè

	)

4230 
	#PPI_CHENSET_CH0_S‘
 (1ULè

	)

4236 
	#PPI_CHENCLR_CH31_Pos
 (31ULè

	)

4237 
	#PPI_CHENCLR_CH31_Msk
 (0x1UL << 
PPI_CHENCLR_CH31_Pos
è

	)

4238 
	#PPI_CHENCLR_CH31_Di§bËd
 (0ULè

	)

4239 
	#PPI_CHENCLR_CH31_EÇbËd
 (1ULè

	)

4240 
	#PPI_CHENCLR_CH31_CË¬
 (1ULè

	)

4243 
	#PPI_CHENCLR_CH30_Pos
 (30ULè

	)

4244 
	#PPI_CHENCLR_CH30_Msk
 (0x1UL << 
PPI_CHENCLR_CH30_Pos
è

	)

4245 
	#PPI_CHENCLR_CH30_Di§bËd
 (0ULè

	)

4246 
	#PPI_CHENCLR_CH30_EÇbËd
 (1ULè

	)

4247 
	#PPI_CHENCLR_CH30_CË¬
 (1ULè

	)

4250 
	#PPI_CHENCLR_CH29_Pos
 (29ULè

	)

4251 
	#PPI_CHENCLR_CH29_Msk
 (0x1UL << 
PPI_CHENCLR_CH29_Pos
è

	)

4252 
	#PPI_CHENCLR_CH29_Di§bËd
 (0ULè

	)

4253 
	#PPI_CHENCLR_CH29_EÇbËd
 (1ULè

	)

4254 
	#PPI_CHENCLR_CH29_CË¬
 (1ULè

	)

4257 
	#PPI_CHENCLR_CH28_Pos
 (28ULè

	)

4258 
	#PPI_CHENCLR_CH28_Msk
 (0x1UL << 
PPI_CHENCLR_CH28_Pos
è

	)

4259 
	#PPI_CHENCLR_CH28_Di§bËd
 (0ULè

	)

4260 
	#PPI_CHENCLR_CH28_EÇbËd
 (1ULè

	)

4261 
	#PPI_CHENCLR_CH28_CË¬
 (1ULè

	)

4264 
	#PPI_CHENCLR_CH27_Pos
 (27ULè

	)

4265 
	#PPI_CHENCLR_CH27_Msk
 (0x1UL << 
PPI_CHENCLR_CH27_Pos
è

	)

4266 
	#PPI_CHENCLR_CH27_Di§bËd
 (0ULè

	)

4267 
	#PPI_CHENCLR_CH27_EÇbËd
 (1ULè

	)

4268 
	#PPI_CHENCLR_CH27_CË¬
 (1ULè

	)

4271 
	#PPI_CHENCLR_CH26_Pos
 (26ULè

	)

4272 
	#PPI_CHENCLR_CH26_Msk
 (0x1UL << 
PPI_CHENCLR_CH26_Pos
è

	)

4273 
	#PPI_CHENCLR_CH26_Di§bËd
 (0ULè

	)

4274 
	#PPI_CHENCLR_CH26_EÇbËd
 (1ULè

	)

4275 
	#PPI_CHENCLR_CH26_CË¬
 (1ULè

	)

4278 
	#PPI_CHENCLR_CH25_Pos
 (25ULè

	)

4279 
	#PPI_CHENCLR_CH25_Msk
 (0x1UL << 
PPI_CHENCLR_CH25_Pos
è

	)

4280 
	#PPI_CHENCLR_CH25_Di§bËd
 (0ULè

	)

4281 
	#PPI_CHENCLR_CH25_EÇbËd
 (1ULè

	)

4282 
	#PPI_CHENCLR_CH25_CË¬
 (1ULè

	)

4285 
	#PPI_CHENCLR_CH24_Pos
 (24ULè

	)

4286 
	#PPI_CHENCLR_CH24_Msk
 (0x1UL << 
PPI_CHENCLR_CH24_Pos
è

	)

4287 
	#PPI_CHENCLR_CH24_Di§bËd
 (0ULè

	)

4288 
	#PPI_CHENCLR_CH24_EÇbËd
 (1ULè

	)

4289 
	#PPI_CHENCLR_CH24_CË¬
 (1ULè

	)

4292 
	#PPI_CHENCLR_CH23_Pos
 (23ULè

	)

4293 
	#PPI_CHENCLR_CH23_Msk
 (0x1UL << 
PPI_CHENCLR_CH23_Pos
è

	)

4294 
	#PPI_CHENCLR_CH23_Di§bËd
 (0ULè

	)

4295 
	#PPI_CHENCLR_CH23_EÇbËd
 (1ULè

	)

4296 
	#PPI_CHENCLR_CH23_CË¬
 (1ULè

	)

4299 
	#PPI_CHENCLR_CH22_Pos
 (22ULè

	)

4300 
	#PPI_CHENCLR_CH22_Msk
 (0x1UL << 
PPI_CHENCLR_CH22_Pos
è

	)

4301 
	#PPI_CHENCLR_CH22_Di§bËd
 (0ULè

	)

4302 
	#PPI_CHENCLR_CH22_EÇbËd
 (1ULè

	)

4303 
	#PPI_CHENCLR_CH22_CË¬
 (1ULè

	)

4306 
	#PPI_CHENCLR_CH21_Pos
 (21ULè

	)

4307 
	#PPI_CHENCLR_CH21_Msk
 (0x1UL << 
PPI_CHENCLR_CH21_Pos
è

	)

4308 
	#PPI_CHENCLR_CH21_Di§bËd
 (0ULè

	)

4309 
	#PPI_CHENCLR_CH21_EÇbËd
 (1ULè

	)

4310 
	#PPI_CHENCLR_CH21_CË¬
 (1ULè

	)

4313 
	#PPI_CHENCLR_CH20_Pos
 (20ULè

	)

4314 
	#PPI_CHENCLR_CH20_Msk
 (0x1UL << 
PPI_CHENCLR_CH20_Pos
è

	)

4315 
	#PPI_CHENCLR_CH20_Di§bËd
 (0ULè

	)

4316 
	#PPI_CHENCLR_CH20_EÇbËd
 (1ULè

	)

4317 
	#PPI_CHENCLR_CH20_CË¬
 (1ULè

	)

4320 
	#PPI_CHENCLR_CH15_Pos
 (15ULè

	)

4321 
	#PPI_CHENCLR_CH15_Msk
 (0x1UL << 
PPI_CHENCLR_CH15_Pos
è

	)

4322 
	#PPI_CHENCLR_CH15_Di§bËd
 (0ULè

	)

4323 
	#PPI_CHENCLR_CH15_EÇbËd
 (1ULè

	)

4324 
	#PPI_CHENCLR_CH15_CË¬
 (1ULè

	)

4327 
	#PPI_CHENCLR_CH14_Pos
 (14ULè

	)

4328 
	#PPI_CHENCLR_CH14_Msk
 (0x1UL << 
PPI_CHENCLR_CH14_Pos
è

	)

4329 
	#PPI_CHENCLR_CH14_Di§bËd
 (0ULè

	)

4330 
	#PPI_CHENCLR_CH14_EÇbËd
 (1ULè

	)

4331 
	#PPI_CHENCLR_CH14_CË¬
 (1ULè

	)

4334 
	#PPI_CHENCLR_CH13_Pos
 (13ULè

	)

4335 
	#PPI_CHENCLR_CH13_Msk
 (0x1UL << 
PPI_CHENCLR_CH13_Pos
è

	)

4336 
	#PPI_CHENCLR_CH13_Di§bËd
 (0ULè

	)

4337 
	#PPI_CHENCLR_CH13_EÇbËd
 (1ULè

	)

4338 
	#PPI_CHENCLR_CH13_CË¬
 (1ULè

	)

4341 
	#PPI_CHENCLR_CH12_Pos
 (12ULè

	)

4342 
	#PPI_CHENCLR_CH12_Msk
 (0x1UL << 
PPI_CHENCLR_CH12_Pos
è

	)

4343 
	#PPI_CHENCLR_CH12_Di§bËd
 (0ULè

	)

4344 
	#PPI_CHENCLR_CH12_EÇbËd
 (1ULè

	)

4345 
	#PPI_CHENCLR_CH12_CË¬
 (1ULè

	)

4348 
	#PPI_CHENCLR_CH11_Pos
 (11ULè

	)

4349 
	#PPI_CHENCLR_CH11_Msk
 (0x1UL << 
PPI_CHENCLR_CH11_Pos
è

	)

4350 
	#PPI_CHENCLR_CH11_Di§bËd
 (0ULè

	)

4351 
	#PPI_CHENCLR_CH11_EÇbËd
 (1ULè

	)

4352 
	#PPI_CHENCLR_CH11_CË¬
 (1ULè

	)

4355 
	#PPI_CHENCLR_CH10_Pos
 (10ULè

	)

4356 
	#PPI_CHENCLR_CH10_Msk
 (0x1UL << 
PPI_CHENCLR_CH10_Pos
è

	)

4357 
	#PPI_CHENCLR_CH10_Di§bËd
 (0ULè

	)

4358 
	#PPI_CHENCLR_CH10_EÇbËd
 (1ULè

	)

4359 
	#PPI_CHENCLR_CH10_CË¬
 (1ULè

	)

4362 
	#PPI_CHENCLR_CH9_Pos
 (9ULè

	)

4363 
	#PPI_CHENCLR_CH9_Msk
 (0x1UL << 
PPI_CHENCLR_CH9_Pos
è

	)

4364 
	#PPI_CHENCLR_CH9_Di§bËd
 (0ULè

	)

4365 
	#PPI_CHENCLR_CH9_EÇbËd
 (1ULè

	)

4366 
	#PPI_CHENCLR_CH9_CË¬
 (1ULè

	)

4369 
	#PPI_CHENCLR_CH8_Pos
 (8ULè

	)

4370 
	#PPI_CHENCLR_CH8_Msk
 (0x1UL << 
PPI_CHENCLR_CH8_Pos
è

	)

4371 
	#PPI_CHENCLR_CH8_Di§bËd
 (0ULè

	)

4372 
	#PPI_CHENCLR_CH8_EÇbËd
 (1ULè

	)

4373 
	#PPI_CHENCLR_CH8_CË¬
 (1ULè

	)

4376 
	#PPI_CHENCLR_CH7_Pos
 (7ULè

	)

4377 
	#PPI_CHENCLR_CH7_Msk
 (0x1UL << 
PPI_CHENCLR_CH7_Pos
è

	)

4378 
	#PPI_CHENCLR_CH7_Di§bËd
 (0ULè

	)

4379 
	#PPI_CHENCLR_CH7_EÇbËd
 (1ULè

	)

4380 
	#PPI_CHENCLR_CH7_CË¬
 (1ULè

	)

4383 
	#PPI_CHENCLR_CH6_Pos
 (6ULè

	)

4384 
	#PPI_CHENCLR_CH6_Msk
 (0x1UL << 
PPI_CHENCLR_CH6_Pos
è

	)

4385 
	#PPI_CHENCLR_CH6_Di§bËd
 (0ULè

	)

4386 
	#PPI_CHENCLR_CH6_EÇbËd
 (1ULè

	)

4387 
	#PPI_CHENCLR_CH6_CË¬
 (1ULè

	)

4390 
	#PPI_CHENCLR_CH5_Pos
 (5ULè

	)

4391 
	#PPI_CHENCLR_CH5_Msk
 (0x1UL << 
PPI_CHENCLR_CH5_Pos
è

	)

4392 
	#PPI_CHENCLR_CH5_Di§bËd
 (0ULè

	)

4393 
	#PPI_CHENCLR_CH5_EÇbËd
 (1ULè

	)

4394 
	#PPI_CHENCLR_CH5_CË¬
 (1ULè

	)

4397 
	#PPI_CHENCLR_CH4_Pos
 (4ULè

	)

4398 
	#PPI_CHENCLR_CH4_Msk
 (0x1UL << 
PPI_CHENCLR_CH4_Pos
è

	)

4399 
	#PPI_CHENCLR_CH4_Di§bËd
 (0ULè

	)

4400 
	#PPI_CHENCLR_CH4_EÇbËd
 (1ULè

	)

4401 
	#PPI_CHENCLR_CH4_CË¬
 (1ULè

	)

4404 
	#PPI_CHENCLR_CH3_Pos
 (3ULè

	)

4405 
	#PPI_CHENCLR_CH3_Msk
 (0x1UL << 
PPI_CHENCLR_CH3_Pos
è

	)

4406 
	#PPI_CHENCLR_CH3_Di§bËd
 (0ULè

	)

4407 
	#PPI_CHENCLR_CH3_EÇbËd
 (1ULè

	)

4408 
	#PPI_CHENCLR_CH3_CË¬
 (1ULè

	)

4411 
	#PPI_CHENCLR_CH2_Pos
 (2ULè

	)

4412 
	#PPI_CHENCLR_CH2_Msk
 (0x1UL << 
PPI_CHENCLR_CH2_Pos
è

	)

4413 
	#PPI_CHENCLR_CH2_Di§bËd
 (0ULè

	)

4414 
	#PPI_CHENCLR_CH2_EÇbËd
 (1ULè

	)

4415 
	#PPI_CHENCLR_CH2_CË¬
 (1ULè

	)

4418 
	#PPI_CHENCLR_CH1_Pos
 (1ULè

	)

4419 
	#PPI_CHENCLR_CH1_Msk
 (0x1UL << 
PPI_CHENCLR_CH1_Pos
è

	)

4420 
	#PPI_CHENCLR_CH1_Di§bËd
 (0ULè

	)

4421 
	#PPI_CHENCLR_CH1_EÇbËd
 (1ULè

	)

4422 
	#PPI_CHENCLR_CH1_CË¬
 (1ULè

	)

4425 
	#PPI_CHENCLR_CH0_Pos
 (0ULè

	)

4426 
	#PPI_CHENCLR_CH0_Msk
 (0x1UL << 
PPI_CHENCLR_CH0_Pos
è

	)

4427 
	#PPI_CHENCLR_CH0_Di§bËd
 (0ULè

	)

4428 
	#PPI_CHENCLR_CH0_EÇbËd
 (1ULè

	)

4429 
	#PPI_CHENCLR_CH0_CË¬
 (1ULè

	)

4435 
	#PPI_CHG_CH31_Pos
 (31ULè

	)

4436 
	#PPI_CHG_CH31_Msk
 (0x1UL << 
PPI_CHG_CH31_Pos
è

	)

4437 
	#PPI_CHG_CH31_Exþuded
 (0ULè

	)

4438 
	#PPI_CHG_CH31_Inþuded
 (1ULè

	)

4441 
	#PPI_CHG_CH30_Pos
 (30ULè

	)

4442 
	#PPI_CHG_CH30_Msk
 (0x1UL << 
PPI_CHG_CH30_Pos
è

	)

4443 
	#PPI_CHG_CH30_Exþuded
 (0ULè

	)

4444 
	#PPI_CHG_CH30_Inþuded
 (1ULè

	)

4447 
	#PPI_CHG_CH29_Pos
 (29ULè

	)

4448 
	#PPI_CHG_CH29_Msk
 (0x1UL << 
PPI_CHG_CH29_Pos
è

	)

4449 
	#PPI_CHG_CH29_Exþuded
 (0ULè

	)

4450 
	#PPI_CHG_CH29_Inþuded
 (1ULè

	)

4453 
	#PPI_CHG_CH28_Pos
 (28ULè

	)

4454 
	#PPI_CHG_CH28_Msk
 (0x1UL << 
PPI_CHG_CH28_Pos
è

	)

4455 
	#PPI_CHG_CH28_Exþuded
 (0ULè

	)

4456 
	#PPI_CHG_CH28_Inþuded
 (1ULè

	)

4459 
	#PPI_CHG_CH27_Pos
 (27ULè

	)

4460 
	#PPI_CHG_CH27_Msk
 (0x1UL << 
PPI_CHG_CH27_Pos
è

	)

4461 
	#PPI_CHG_CH27_Exþuded
 (0ULè

	)

4462 
	#PPI_CHG_CH27_Inþuded
 (1ULè

	)

4465 
	#PPI_CHG_CH26_Pos
 (26ULè

	)

4466 
	#PPI_CHG_CH26_Msk
 (0x1UL << 
PPI_CHG_CH26_Pos
è

	)

4467 
	#PPI_CHG_CH26_Exþuded
 (0ULè

	)

4468 
	#PPI_CHG_CH26_Inþuded
 (1ULè

	)

4471 
	#PPI_CHG_CH25_Pos
 (25ULè

	)

4472 
	#PPI_CHG_CH25_Msk
 (0x1UL << 
PPI_CHG_CH25_Pos
è

	)

4473 
	#PPI_CHG_CH25_Exþuded
 (0ULè

	)

4474 
	#PPI_CHG_CH25_Inþuded
 (1ULè

	)

4477 
	#PPI_CHG_CH24_Pos
 (24ULè

	)

4478 
	#PPI_CHG_CH24_Msk
 (0x1UL << 
PPI_CHG_CH24_Pos
è

	)

4479 
	#PPI_CHG_CH24_Exþuded
 (0ULè

	)

4480 
	#PPI_CHG_CH24_Inþuded
 (1ULè

	)

4483 
	#PPI_CHG_CH23_Pos
 (23ULè

	)

4484 
	#PPI_CHG_CH23_Msk
 (0x1UL << 
PPI_CHG_CH23_Pos
è

	)

4485 
	#PPI_CHG_CH23_Exþuded
 (0ULè

	)

4486 
	#PPI_CHG_CH23_Inþuded
 (1ULè

	)

4489 
	#PPI_CHG_CH22_Pos
 (22ULè

	)

4490 
	#PPI_CHG_CH22_Msk
 (0x1UL << 
PPI_CHG_CH22_Pos
è

	)

4491 
	#PPI_CHG_CH22_Exþuded
 (0ULè

	)

4492 
	#PPI_CHG_CH22_Inþuded
 (1ULè

	)

4495 
	#PPI_CHG_CH21_Pos
 (21ULè

	)

4496 
	#PPI_CHG_CH21_Msk
 (0x1UL << 
PPI_CHG_CH21_Pos
è

	)

4497 
	#PPI_CHG_CH21_Exþuded
 (0ULè

	)

4498 
	#PPI_CHG_CH21_Inþuded
 (1ULè

	)

4501 
	#PPI_CHG_CH20_Pos
 (20ULè

	)

4502 
	#PPI_CHG_CH20_Msk
 (0x1UL << 
PPI_CHG_CH20_Pos
è

	)

4503 
	#PPI_CHG_CH20_Exþuded
 (0ULè

	)

4504 
	#PPI_CHG_CH20_Inþuded
 (1ULè

	)

4507 
	#PPI_CHG_CH15_Pos
 (15ULè

	)

4508 
	#PPI_CHG_CH15_Msk
 (0x1UL << 
PPI_CHG_CH15_Pos
è

	)

4509 
	#PPI_CHG_CH15_Exþuded
 (0ULè

	)

4510 
	#PPI_CHG_CH15_Inþuded
 (1ULè

	)

4513 
	#PPI_CHG_CH14_Pos
 (14ULè

	)

4514 
	#PPI_CHG_CH14_Msk
 (0x1UL << 
PPI_CHG_CH14_Pos
è

	)

4515 
	#PPI_CHG_CH14_Exþuded
 (0ULè

	)

4516 
	#PPI_CHG_CH14_Inþuded
 (1ULè

	)

4519 
	#PPI_CHG_CH13_Pos
 (13ULè

	)

4520 
	#PPI_CHG_CH13_Msk
 (0x1UL << 
PPI_CHG_CH13_Pos
è

	)

4521 
	#PPI_CHG_CH13_Exþuded
 (0ULè

	)

4522 
	#PPI_CHG_CH13_Inþuded
 (1ULè

	)

4525 
	#PPI_CHG_CH12_Pos
 (12ULè

	)

4526 
	#PPI_CHG_CH12_Msk
 (0x1UL << 
PPI_CHG_CH12_Pos
è

	)

4527 
	#PPI_CHG_CH12_Exþuded
 (0ULè

	)

4528 
	#PPI_CHG_CH12_Inþuded
 (1ULè

	)

4531 
	#PPI_CHG_CH11_Pos
 (11ULè

	)

4532 
	#PPI_CHG_CH11_Msk
 (0x1UL << 
PPI_CHG_CH11_Pos
è

	)

4533 
	#PPI_CHG_CH11_Exþuded
 (0ULè

	)

4534 
	#PPI_CHG_CH11_Inþuded
 (1ULè

	)

4537 
	#PPI_CHG_CH10_Pos
 (10ULè

	)

4538 
	#PPI_CHG_CH10_Msk
 (0x1UL << 
PPI_CHG_CH10_Pos
è

	)

4539 
	#PPI_CHG_CH10_Exþuded
 (0ULè

	)

4540 
	#PPI_CHG_CH10_Inþuded
 (1ULè

	)

4543 
	#PPI_CHG_CH9_Pos
 (9ULè

	)

4544 
	#PPI_CHG_CH9_Msk
 (0x1UL << 
PPI_CHG_CH9_Pos
è

	)

4545 
	#PPI_CHG_CH9_Exþuded
 (0ULè

	)

4546 
	#PPI_CHG_CH9_Inþuded
 (1ULè

	)

4549 
	#PPI_CHG_CH8_Pos
 (8ULè

	)

4550 
	#PPI_CHG_CH8_Msk
 (0x1UL << 
PPI_CHG_CH8_Pos
è

	)

4551 
	#PPI_CHG_CH8_Exþuded
 (0ULè

	)

4552 
	#PPI_CHG_CH8_Inþuded
 (1ULè

	)

4555 
	#PPI_CHG_CH7_Pos
 (7ULè

	)

4556 
	#PPI_CHG_CH7_Msk
 (0x1UL << 
PPI_CHG_CH7_Pos
è

	)

4557 
	#PPI_CHG_CH7_Exþuded
 (0ULè

	)

4558 
	#PPI_CHG_CH7_Inþuded
 (1ULè

	)

4561 
	#PPI_CHG_CH6_Pos
 (6ULè

	)

4562 
	#PPI_CHG_CH6_Msk
 (0x1UL << 
PPI_CHG_CH6_Pos
è

	)

4563 
	#PPI_CHG_CH6_Exþuded
 (0ULè

	)

4564 
	#PPI_CHG_CH6_Inþuded
 (1ULè

	)

4567 
	#PPI_CHG_CH5_Pos
 (5ULè

	)

4568 
	#PPI_CHG_CH5_Msk
 (0x1UL << 
PPI_CHG_CH5_Pos
è

	)

4569 
	#PPI_CHG_CH5_Exþuded
 (0ULè

	)

4570 
	#PPI_CHG_CH5_Inþuded
 (1ULè

	)

4573 
	#PPI_CHG_CH4_Pos
 (4ULè

	)

4574 
	#PPI_CHG_CH4_Msk
 (0x1UL << 
PPI_CHG_CH4_Pos
è

	)

4575 
	#PPI_CHG_CH4_Exþuded
 (0ULè

	)

4576 
	#PPI_CHG_CH4_Inþuded
 (1ULè

	)

4579 
	#PPI_CHG_CH3_Pos
 (3ULè

	)

4580 
	#PPI_CHG_CH3_Msk
 (0x1UL << 
PPI_CHG_CH3_Pos
è

	)

4581 
	#PPI_CHG_CH3_Exþuded
 (0ULè

	)

4582 
	#PPI_CHG_CH3_Inþuded
 (1ULè

	)

4585 
	#PPI_CHG_CH2_Pos
 (2ULè

	)

4586 
	#PPI_CHG_CH2_Msk
 (0x1UL << 
PPI_CHG_CH2_Pos
è

	)

4587 
	#PPI_CHG_CH2_Exþuded
 (0ULè

	)

4588 
	#PPI_CHG_CH2_Inþuded
 (1ULè

	)

4591 
	#PPI_CHG_CH1_Pos
 (1ULè

	)

4592 
	#PPI_CHG_CH1_Msk
 (0x1UL << 
PPI_CHG_CH1_Pos
è

	)

4593 
	#PPI_CHG_CH1_Exþuded
 (0ULè

	)

4594 
	#PPI_CHG_CH1_Inþuded
 (1ULè

	)

4597 
	#PPI_CHG_CH0_Pos
 (0ULè

	)

4598 
	#PPI_CHG_CH0_Msk
 (0x1UL << 
PPI_CHG_CH0_Pos
è

	)

4599 
	#PPI_CHG_CH0_Exþuded
 (0ULè

	)

4600 
	#PPI_CHG_CH0_Inþuded
 (1ULè

	)

4610 
	#PU_PATCHADDR_PATCHADDR_Pos
 (0ULè

	)

4611 
	#PU_PATCHADDR_PATCHADDR_Msk
 (0x1FFFFFFUL << 
PU_PATCHADDR_PATCHADDR_Pos
è

	)

4617 
	#PU_PATCHEN_PATCH7_Pos
 (7ULè

	)

4618 
	#PU_PATCHEN_PATCH7_Msk
 (0x1UL << 
PU_PATCHEN_PATCH7_Pos
è

	)

4619 
	#PU_PATCHEN_PATCH7_Di§bËd
 (0ULè

	)

4620 
	#PU_PATCHEN_PATCH7_EÇbËd
 (1ULè

	)

4623 
	#PU_PATCHEN_PATCH6_Pos
 (6ULè

	)

4624 
	#PU_PATCHEN_PATCH6_Msk
 (0x1UL << 
PU_PATCHEN_PATCH6_Pos
è

	)

4625 
	#PU_PATCHEN_PATCH6_Di§bËd
 (0ULè

	)

4626 
	#PU_PATCHEN_PATCH6_EÇbËd
 (1ULè

	)

4629 
	#PU_PATCHEN_PATCH5_Pos
 (5ULè

	)

4630 
	#PU_PATCHEN_PATCH5_Msk
 (0x1UL << 
PU_PATCHEN_PATCH5_Pos
è

	)

4631 
	#PU_PATCHEN_PATCH5_Di§bËd
 (0ULè

	)

4632 
	#PU_PATCHEN_PATCH5_EÇbËd
 (1ULè

	)

4635 
	#PU_PATCHEN_PATCH4_Pos
 (4ULè

	)

4636 
	#PU_PATCHEN_PATCH4_Msk
 (0x1UL << 
PU_PATCHEN_PATCH4_Pos
è

	)

4637 
	#PU_PATCHEN_PATCH4_Di§bËd
 (0ULè

	)

4638 
	#PU_PATCHEN_PATCH4_EÇbËd
 (1ULè

	)

4641 
	#PU_PATCHEN_PATCH3_Pos
 (3ULè

	)

4642 
	#PU_PATCHEN_PATCH3_Msk
 (0x1UL << 
PU_PATCHEN_PATCH3_Pos
è

	)

4643 
	#PU_PATCHEN_PATCH3_Di§bËd
 (0ULè

	)

4644 
	#PU_PATCHEN_PATCH3_EÇbËd
 (1ULè

	)

4647 
	#PU_PATCHEN_PATCH2_Pos
 (2ULè

	)

4648 
	#PU_PATCHEN_PATCH2_Msk
 (0x1UL << 
PU_PATCHEN_PATCH2_Pos
è

	)

4649 
	#PU_PATCHEN_PATCH2_Di§bËd
 (0ULè

	)

4650 
	#PU_PATCHEN_PATCH2_EÇbËd
 (1ULè

	)

4653 
	#PU_PATCHEN_PATCH1_Pos
 (1ULè

	)

4654 
	#PU_PATCHEN_PATCH1_Msk
 (0x1UL << 
PU_PATCHEN_PATCH1_Pos
è

	)

4655 
	#PU_PATCHEN_PATCH1_Di§bËd
 (0ULè

	)

4656 
	#PU_PATCHEN_PATCH1_EÇbËd
 (1ULè

	)

4659 
	#PU_PATCHEN_PATCH0_Pos
 (0ULè

	)

4660 
	#PU_PATCHEN_PATCH0_Msk
 (0x1UL << 
PU_PATCHEN_PATCH0_Pos
è

	)

4661 
	#PU_PATCHEN_PATCH0_Di§bËd
 (0ULè

	)

4662 
	#PU_PATCHEN_PATCH0_EÇbËd
 (1ULè

	)

4668 
	#PU_PATCHENSET_PATCH7_Pos
 (7ULè

	)

4669 
	#PU_PATCHENSET_PATCH7_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH7_Pos
è

	)

4670 
	#PU_PATCHENSET_PATCH7_Di§bËd
 (0ULè

	)

4671 
	#PU_PATCHENSET_PATCH7_EÇbËd
 (1ULè

	)

4672 
	#PU_PATCHENSET_PATCH7_S‘
 (1ULè

	)

4675 
	#PU_PATCHENSET_PATCH6_Pos
 (6ULè

	)

4676 
	#PU_PATCHENSET_PATCH6_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH6_Pos
è

	)

4677 
	#PU_PATCHENSET_PATCH6_Di§bËd
 (0ULè

	)

4678 
	#PU_PATCHENSET_PATCH6_EÇbËd
 (1ULè

	)

4679 
	#PU_PATCHENSET_PATCH6_S‘
 (1ULè

	)

4682 
	#PU_PATCHENSET_PATCH5_Pos
 (5ULè

	)

4683 
	#PU_PATCHENSET_PATCH5_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH5_Pos
è

	)

4684 
	#PU_PATCHENSET_PATCH5_Di§bËd
 (0ULè

	)

4685 
	#PU_PATCHENSET_PATCH5_EÇbËd
 (1ULè

	)

4686 
	#PU_PATCHENSET_PATCH5_S‘
 (1ULè

	)

4689 
	#PU_PATCHENSET_PATCH4_Pos
 (4ULè

	)

4690 
	#PU_PATCHENSET_PATCH4_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH4_Pos
è

	)

4691 
	#PU_PATCHENSET_PATCH4_Di§bËd
 (0ULè

	)

4692 
	#PU_PATCHENSET_PATCH4_EÇbËd
 (1ULè

	)

4693 
	#PU_PATCHENSET_PATCH4_S‘
 (1ULè

	)

4696 
	#PU_PATCHENSET_PATCH3_Pos
 (3ULè

	)

4697 
	#PU_PATCHENSET_PATCH3_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH3_Pos
è

	)

4698 
	#PU_PATCHENSET_PATCH3_Di§bËd
 (0ULè

	)

4699 
	#PU_PATCHENSET_PATCH3_EÇbËd
 (1ULè

	)

4700 
	#PU_PATCHENSET_PATCH3_S‘
 (1ULè

	)

4703 
	#PU_PATCHENSET_PATCH2_Pos
 (2ULè

	)

4704 
	#PU_PATCHENSET_PATCH2_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH2_Pos
è

	)

4705 
	#PU_PATCHENSET_PATCH2_Di§bËd
 (0ULè

	)

4706 
	#PU_PATCHENSET_PATCH2_EÇbËd
 (1ULè

	)

4707 
	#PU_PATCHENSET_PATCH2_S‘
 (1ULè

	)

4710 
	#PU_PATCHENSET_PATCH1_Pos
 (1ULè

	)

4711 
	#PU_PATCHENSET_PATCH1_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH1_Pos
è

	)

4712 
	#PU_PATCHENSET_PATCH1_Di§bËd
 (0ULè

	)

4713 
	#PU_PATCHENSET_PATCH1_EÇbËd
 (1ULè

	)

4714 
	#PU_PATCHENSET_PATCH1_S‘
 (1ULè

	)

4717 
	#PU_PATCHENSET_PATCH0_Pos
 (0ULè

	)

4718 
	#PU_PATCHENSET_PATCH0_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH0_Pos
è

	)

4719 
	#PU_PATCHENSET_PATCH0_Di§bËd
 (0ULè

	)

4720 
	#PU_PATCHENSET_PATCH0_EÇbËd
 (1ULè

	)

4721 
	#PU_PATCHENSET_PATCH0_S‘
 (1ULè

	)

4727 
	#PU_PATCHENCLR_PATCH7_Pos
 (7ULè

	)

4728 
	#PU_PATCHENCLR_PATCH7_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH7_Pos
è

	)

4729 
	#PU_PATCHENCLR_PATCH7_Di§bËd
 (0ULè

	)

4730 
	#PU_PATCHENCLR_PATCH7_EÇbËd
 (1ULè

	)

4731 
	#PU_PATCHENCLR_PATCH7_CË¬
 (1ULè

	)

4734 
	#PU_PATCHENCLR_PATCH6_Pos
 (6ULè

	)

4735 
	#PU_PATCHENCLR_PATCH6_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH6_Pos
è

	)

4736 
	#PU_PATCHENCLR_PATCH6_Di§bËd
 (0ULè

	)

4737 
	#PU_PATCHENCLR_PATCH6_EÇbËd
 (1ULè

	)

4738 
	#PU_PATCHENCLR_PATCH6_CË¬
 (1ULè

	)

4741 
	#PU_PATCHENCLR_PATCH5_Pos
 (5ULè

	)

4742 
	#PU_PATCHENCLR_PATCH5_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH5_Pos
è

	)

4743 
	#PU_PATCHENCLR_PATCH5_Di§bËd
 (0ULè

	)

4744 
	#PU_PATCHENCLR_PATCH5_EÇbËd
 (1ULè

	)

4745 
	#PU_PATCHENCLR_PATCH5_CË¬
 (1ULè

	)

4748 
	#PU_PATCHENCLR_PATCH4_Pos
 (4ULè

	)

4749 
	#PU_PATCHENCLR_PATCH4_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH4_Pos
è

	)

4750 
	#PU_PATCHENCLR_PATCH4_Di§bËd
 (0ULè

	)

4751 
	#PU_PATCHENCLR_PATCH4_EÇbËd
 (1ULè

	)

4752 
	#PU_PATCHENCLR_PATCH4_CË¬
 (1ULè

	)

4755 
	#PU_PATCHENCLR_PATCH3_Pos
 (3ULè

	)

4756 
	#PU_PATCHENCLR_PATCH3_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH3_Pos
è

	)

4757 
	#PU_PATCHENCLR_PATCH3_Di§bËd
 (0ULè

	)

4758 
	#PU_PATCHENCLR_PATCH3_EÇbËd
 (1ULè

	)

4759 
	#PU_PATCHENCLR_PATCH3_CË¬
 (1ULè

	)

4762 
	#PU_PATCHENCLR_PATCH2_Pos
 (2ULè

	)

4763 
	#PU_PATCHENCLR_PATCH2_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH2_Pos
è

	)

4764 
	#PU_PATCHENCLR_PATCH2_Di§bËd
 (0ULè

	)

4765 
	#PU_PATCHENCLR_PATCH2_EÇbËd
 (1ULè

	)

4766 
	#PU_PATCHENCLR_PATCH2_CË¬
 (1ULè

	)

4769 
	#PU_PATCHENCLR_PATCH1_Pos
 (1ULè

	)

4770 
	#PU_PATCHENCLR_PATCH1_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH1_Pos
è

	)

4771 
	#PU_PATCHENCLR_PATCH1_Di§bËd
 (0ULè

	)

4772 
	#PU_PATCHENCLR_PATCH1_EÇbËd
 (1ULè

	)

4773 
	#PU_PATCHENCLR_PATCH1_CË¬
 (1ULè

	)

4776 
	#PU_PATCHENCLR_PATCH0_Pos
 (0ULè

	)

4777 
	#PU_PATCHENCLR_PATCH0_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH0_Pos
è

	)

4778 
	#PU_PATCHENCLR_PATCH0_Di§bËd
 (0ULè

	)

4779 
	#PU_PATCHENCLR_PATCH0_EÇbËd
 (1ULè

	)

4780 
	#PU_PATCHENCLR_PATCH0_CË¬
 (1ULè

	)

4790 
	#QDEC_SHORTS_SAMPLERDY_STOP_Pos
 (1ULè

	)

4791 
	#QDEC_SHORTS_SAMPLERDY_STOP_Msk
 (0x1UL << 
QDEC_SHORTS_SAMPLERDY_STOP_Pos
è

	)

4792 
	#QDEC_SHORTS_SAMPLERDY_STOP_Di§bËd
 (0ULè

	)

4793 
	#QDEC_SHORTS_SAMPLERDY_STOP_EÇbËd
 (1ULè

	)

4796 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
 (0ULè

	)

4797 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Msk
 (0x1UL << 
QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
è

	)

4798 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Di§bËd
 (0ULè

	)

4799 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_EÇbËd
 (1ULè

	)

4805 
	#QDEC_INTENSET_ACCOF_Pos
 (2ULè

	)

4806 
	#QDEC_INTENSET_ACCOF_Msk
 (0x1UL << 
QDEC_INTENSET_ACCOF_Pos
è

	)

4807 
	#QDEC_INTENSET_ACCOF_Di§bËd
 (0ULè

	)

4808 
	#QDEC_INTENSET_ACCOF_EÇbËd
 (1ULè

	)

4809 
	#QDEC_INTENSET_ACCOF_S‘
 (1ULè

	)

4812 
	#QDEC_INTENSET_REPORTRDY_Pos
 (1ULè

	)

4813 
	#QDEC_INTENSET_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENSET_REPORTRDY_Pos
è

	)

4814 
	#QDEC_INTENSET_REPORTRDY_Di§bËd
 (0ULè

	)

4815 
	#QDEC_INTENSET_REPORTRDY_EÇbËd
 (1ULè

	)

4816 
	#QDEC_INTENSET_REPORTRDY_S‘
 (1ULè

	)

4819 
	#QDEC_INTENSET_SAMPLERDY_Pos
 (0ULè

	)

4820 
	#QDEC_INTENSET_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENSET_SAMPLERDY_Pos
è

	)

4821 
	#QDEC_INTENSET_SAMPLERDY_Di§bËd
 (0ULè

	)

4822 
	#QDEC_INTENSET_SAMPLERDY_EÇbËd
 (1ULè

	)

4823 
	#QDEC_INTENSET_SAMPLERDY_S‘
 (1ULè

	)

4829 
	#QDEC_INTENCLR_ACCOF_Pos
 (2ULè

	)

4830 
	#QDEC_INTENCLR_ACCOF_Msk
 (0x1UL << 
QDEC_INTENCLR_ACCOF_Pos
è

	)

4831 
	#QDEC_INTENCLR_ACCOF_Di§bËd
 (0ULè

	)

4832 
	#QDEC_INTENCLR_ACCOF_EÇbËd
 (1ULè

	)

4833 
	#QDEC_INTENCLR_ACCOF_CË¬
 (1ULè

	)

4836 
	#QDEC_INTENCLR_REPORTRDY_Pos
 (1ULè

	)

4837 
	#QDEC_INTENCLR_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENCLR_REPORTRDY_Pos
è

	)

4838 
	#QDEC_INTENCLR_REPORTRDY_Di§bËd
 (0ULè

	)

4839 
	#QDEC_INTENCLR_REPORTRDY_EÇbËd
 (1ULè

	)

4840 
	#QDEC_INTENCLR_REPORTRDY_CË¬
 (1ULè

	)

4843 
	#QDEC_INTENCLR_SAMPLERDY_Pos
 (0ULè

	)

4844 
	#QDEC_INTENCLR_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENCLR_SAMPLERDY_Pos
è

	)

4845 
	#QDEC_INTENCLR_SAMPLERDY_Di§bËd
 (0ULè

	)

4846 
	#QDEC_INTENCLR_SAMPLERDY_EÇbËd
 (1ULè

	)

4847 
	#QDEC_INTENCLR_SAMPLERDY_CË¬
 (1ULè

	)

4853 
	#QDEC_ENABLE_ENABLE_Pos
 (0ULè

	)

4854 
	#QDEC_ENABLE_ENABLE_Msk
 (0x1UL << 
QDEC_ENABLE_ENABLE_Pos
è

	)

4855 
	#QDEC_ENABLE_ENABLE_Di§bËd
 (0ULè

	)

4856 
	#QDEC_ENABLE_ENABLE_EÇbËd
 (1ULè

	)

4862 
	#QDEC_LEDPOL_LEDPOL_Pos
 (0ULè

	)

4863 
	#QDEC_LEDPOL_LEDPOL_Msk
 (0x1UL << 
QDEC_LEDPOL_LEDPOL_Pos
è

	)

4864 
	#QDEC_LEDPOL_LEDPOL_AùiveLow
 (0ULè

	)

4865 
	#QDEC_LEDPOL_LEDPOL_AùiveHigh
 (1ULè

	)

4871 
	#QDEC_SAMPLEPER_SAMPLEPER_Pos
 (0ULè

	)

4872 
	#QDEC_SAMPLEPER_SAMPLEPER_Msk
 (0x7UL << 
QDEC_SAMPLEPER_SAMPLEPER_Pos
è

	)

4873 
	#QDEC_SAMPLEPER_SAMPLEPER_128us
 (0x00ULè

	)

4874 
	#QDEC_SAMPLEPER_SAMPLEPER_256us
 (0x01ULè

	)

4875 
	#QDEC_SAMPLEPER_SAMPLEPER_512us
 (0x02ULè

	)

4876 
	#QDEC_SAMPLEPER_SAMPLEPER_1024us
 (0x03ULè

	)

4877 
	#QDEC_SAMPLEPER_SAMPLEPER_2048us
 (0x04ULè

	)

4878 
	#QDEC_SAMPLEPER_SAMPLEPER_4096us
 (0x05ULè

	)

4879 
	#QDEC_SAMPLEPER_SAMPLEPER_8192us
 (0x06ULè

	)

4880 
	#QDEC_SAMPLEPER_SAMPLEPER_16384us
 (0x07ULè

	)

4886 
	#QDEC_SAMPLE_SAMPLE_Pos
 (0ULè

	)

4887 
	#QDEC_SAMPLE_SAMPLE_Msk
 (0xFFFFFFFFUL << 
QDEC_SAMPLE_SAMPLE_Pos
è

	)

4893 
	#QDEC_REPORTPER_REPORTPER_Pos
 (0ULè

	)

4894 
	#QDEC_REPORTPER_REPORTPER_Msk
 (0x7UL << 
QDEC_REPORTPER_REPORTPER_Pos
è

	)

4895 
	#QDEC_REPORTPER_REPORTPER_10Sm¶
 (0x00ULè

	)

4896 
	#QDEC_REPORTPER_REPORTPER_40Sm¶
 (0x01ULè

	)

4897 
	#QDEC_REPORTPER_REPORTPER_80Sm¶
 (0x02ULè

	)

4898 
	#QDEC_REPORTPER_REPORTPER_120Sm¶
 (0x03ULè

	)

4899 
	#QDEC_REPORTPER_REPORTPER_160Sm¶
 (0x04ULè

	)

4900 
	#QDEC_REPORTPER_REPORTPER_200Sm¶
 (0x05ULè

	)

4901 
	#QDEC_REPORTPER_REPORTPER_240Sm¶
 (0x06ULè

	)

4902 
	#QDEC_REPORTPER_REPORTPER_280Sm¶
 (0x07ULè

	)

4908 
	#QDEC_DBFEN_DBFEN_Pos
 (0ULè

	)

4909 
	#QDEC_DBFEN_DBFEN_Msk
 (0x1UL << 
QDEC_DBFEN_DBFEN_Pos
è

	)

4910 
	#QDEC_DBFEN_DBFEN_Di§bËd
 (0ULè

	)

4911 
	#QDEC_DBFEN_DBFEN_EÇbËd
 (1ULè

	)

4917 
	#QDEC_LEDPRE_LEDPRE_Pos
 (0ULè

	)

4918 
	#QDEC_LEDPRE_LEDPRE_Msk
 (0x1FFUL << 
QDEC_LEDPRE_LEDPRE_Pos
è

	)

4924 
	#QDEC_ACCDBL_ACCDBL_Pos
 (0ULè

	)

4925 
	#QDEC_ACCDBL_ACCDBL_Msk
 (0xFUL << 
QDEC_ACCDBL_ACCDBL_Pos
è

	)

4931 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Pos
 (0ULè

	)

4932 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Msk
 (0xFUL << 
QDEC_ACCDBLREAD_ACCDBLREAD_Pos
è

	)

4938 
	#QDEC_POWER_POWER_Pos
 (0ULè

	)

4939 
	#QDEC_POWER_POWER_Msk
 (0x1UL << 
QDEC_POWER_POWER_Pos
è

	)

4940 
	#QDEC_POWER_POWER_Di§bËd
 (0ULè

	)

4941 
	#QDEC_POWER_POWER_EÇbËd
 (1ULè

	)

4951 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Pos
 (8ULè

	)

4952 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RSSISTOP_Pos
è

	)

4953 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Di§bËd
 (0ULè

	)

4954 
	#RADIO_SHORTS_DISABLED_RSSISTOP_EÇbËd
 (1ULè

	)

4957 
	#RADIO_SHORTS_ADDRESS_BCSTART_Pos
 (6ULè

	)

4958 
	#RADIO_SHORTS_ADDRESS_BCSTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_BCSTART_Pos
è

	)

4959 
	#RADIO_SHORTS_ADDRESS_BCSTART_Di§bËd
 (0ULè

	)

4960 
	#RADIO_SHORTS_ADDRESS_BCSTART_EÇbËd
 (1ULè

	)

4963 
	#RADIO_SHORTS_END_START_Pos
 (5ULè

	)

4964 
	#RADIO_SHORTS_END_START_Msk
 (0x1UL << 
RADIO_SHORTS_END_START_Pos
è

	)

4965 
	#RADIO_SHORTS_END_START_Di§bËd
 (0ULè

	)

4966 
	#RADIO_SHORTS_END_START_EÇbËd
 (1ULè

	)

4969 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Pos
 (4ULè

	)

4970 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_RSSISTART_Pos
è

	)

4971 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Di§bËd
 (0ULè

	)

4972 
	#RADIO_SHORTS_ADDRESS_RSSISTART_EÇbËd
 (1ULè

	)

4975 
	#RADIO_SHORTS_DISABLED_RXEN_Pos
 (3ULè

	)

4976 
	#RADIO_SHORTS_DISABLED_RXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RXEN_Pos
è

	)

4977 
	#RADIO_SHORTS_DISABLED_RXEN_Di§bËd
 (0ULè

	)

4978 
	#RADIO_SHORTS_DISABLED_RXEN_EÇbËd
 (1ULè

	)

4981 
	#RADIO_SHORTS_DISABLED_TXEN_Pos
 (2ULè

	)

4982 
	#RADIO_SHORTS_DISABLED_TXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_TXEN_Pos
è

	)

4983 
	#RADIO_SHORTS_DISABLED_TXEN_Di§bËd
 (0ULè

	)

4984 
	#RADIO_SHORTS_DISABLED_TXEN_EÇbËd
 (1ULè

	)

4987 
	#RADIO_SHORTS_END_DISABLE_Pos
 (1ULè

	)

4988 
	#RADIO_SHORTS_END_DISABLE_Msk
 (0x1UL << 
RADIO_SHORTS_END_DISABLE_Pos
è

	)

4989 
	#RADIO_SHORTS_END_DISABLE_Di§bËd
 (0ULè

	)

4990 
	#RADIO_SHORTS_END_DISABLE_EÇbËd
 (1ULè

	)

4993 
	#RADIO_SHORTS_READY_START_Pos
 (0ULè

	)

4994 
	#RADIO_SHORTS_READY_START_Msk
 (0x1UL << 
RADIO_SHORTS_READY_START_Pos
è

	)

4995 
	#RADIO_SHORTS_READY_START_Di§bËd
 (0ULè

	)

4996 
	#RADIO_SHORTS_READY_START_EÇbËd
 (1ULè

	)

5002 
	#RADIO_INTENSET_BCMATCH_Pos
 (10ULè

	)

5003 
	#RADIO_INTENSET_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_BCMATCH_Pos
è

	)

5004 
	#RADIO_INTENSET_BCMATCH_Di§bËd
 (0ULè

	)

5005 
	#RADIO_INTENSET_BCMATCH_EÇbËd
 (1ULè

	)

5006 
	#RADIO_INTENSET_BCMATCH_S‘
 (1ULè

	)

5009 
	#RADIO_INTENSET_RSSIEND_Pos
 (7ULè

	)

5010 
	#RADIO_INTENSET_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENSET_RSSIEND_Pos
è

	)

5011 
	#RADIO_INTENSET_RSSIEND_Di§bËd
 (0ULè

	)

5012 
	#RADIO_INTENSET_RSSIEND_EÇbËd
 (1ULè

	)

5013 
	#RADIO_INTENSET_RSSIEND_S‘
 (1ULè

	)

5016 
	#RADIO_INTENSET_DEVMISS_Pos
 (6ULè

	)

5017 
	#RADIO_INTENSET_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMISS_Pos
è

	)

5018 
	#RADIO_INTENSET_DEVMISS_Di§bËd
 (0ULè

	)

5019 
	#RADIO_INTENSET_DEVMISS_EÇbËd
 (1ULè

	)

5020 
	#RADIO_INTENSET_DEVMISS_S‘
 (1ULè

	)

5023 
	#RADIO_INTENSET_DEVMATCH_Pos
 (5ULè

	)

5024 
	#RADIO_INTENSET_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMATCH_Pos
è

	)

5025 
	#RADIO_INTENSET_DEVMATCH_Di§bËd
 (0ULè

	)

5026 
	#RADIO_INTENSET_DEVMATCH_EÇbËd
 (1ULè

	)

5027 
	#RADIO_INTENSET_DEVMATCH_S‘
 (1ULè

	)

5030 
	#RADIO_INTENSET_DISABLED_Pos
 (4ULè

	)

5031 
	#RADIO_INTENSET_DISABLED_Msk
 (0x1UL << 
RADIO_INTENSET_DISABLED_Pos
è

	)

5032 
	#RADIO_INTENSET_DISABLED_Di§bËd
 (0ULè

	)

5033 
	#RADIO_INTENSET_DISABLED_EÇbËd
 (1ULè

	)

5034 
	#RADIO_INTENSET_DISABLED_S‘
 (1ULè

	)

5037 
	#RADIO_INTENSET_END_Pos
 (3ULè

	)

5038 
	#RADIO_INTENSET_END_Msk
 (0x1UL << 
RADIO_INTENSET_END_Pos
è

	)

5039 
	#RADIO_INTENSET_END_Di§bËd
 (0ULè

	)

5040 
	#RADIO_INTENSET_END_EÇbËd
 (1ULè

	)

5041 
	#RADIO_INTENSET_END_S‘
 (1ULè

	)

5044 
	#RADIO_INTENSET_PAYLOAD_Pos
 (2ULè

	)

5045 
	#RADIO_INTENSET_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENSET_PAYLOAD_Pos
è

	)

5046 
	#RADIO_INTENSET_PAYLOAD_Di§bËd
 (0ULè

	)

5047 
	#RADIO_INTENSET_PAYLOAD_EÇbËd
 (1ULè

	)

5048 
	#RADIO_INTENSET_PAYLOAD_S‘
 (1ULè

	)

5051 
	#RADIO_INTENSET_ADDRESS_Pos
 (1ULè

	)

5052 
	#RADIO_INTENSET_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENSET_ADDRESS_Pos
è

	)

5053 
	#RADIO_INTENSET_ADDRESS_Di§bËd
 (0ULè

	)

5054 
	#RADIO_INTENSET_ADDRESS_EÇbËd
 (1ULè

	)

5055 
	#RADIO_INTENSET_ADDRESS_S‘
 (1ULè

	)

5058 
	#RADIO_INTENSET_READY_Pos
 (0ULè

	)

5059 
	#RADIO_INTENSET_READY_Msk
 (0x1UL << 
RADIO_INTENSET_READY_Pos
è

	)

5060 
	#RADIO_INTENSET_READY_Di§bËd
 (0ULè

	)

5061 
	#RADIO_INTENSET_READY_EÇbËd
 (1ULè

	)

5062 
	#RADIO_INTENSET_READY_S‘
 (1ULè

	)

5068 
	#RADIO_INTENCLR_BCMATCH_Pos
 (10ULè

	)

5069 
	#RADIO_INTENCLR_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_BCMATCH_Pos
è

	)

5070 
	#RADIO_INTENCLR_BCMATCH_Di§bËd
 (0ULè

	)

5071 
	#RADIO_INTENCLR_BCMATCH_EÇbËd
 (1ULè

	)

5072 
	#RADIO_INTENCLR_BCMATCH_CË¬
 (1ULè

	)

5075 
	#RADIO_INTENCLR_RSSIEND_Pos
 (7ULè

	)

5076 
	#RADIO_INTENCLR_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENCLR_RSSIEND_Pos
è

	)

5077 
	#RADIO_INTENCLR_RSSIEND_Di§bËd
 (0ULè

	)

5078 
	#RADIO_INTENCLR_RSSIEND_EÇbËd
 (1ULè

	)

5079 
	#RADIO_INTENCLR_RSSIEND_CË¬
 (1ULè

	)

5082 
	#RADIO_INTENCLR_DEVMISS_Pos
 (6ULè

	)

5083 
	#RADIO_INTENCLR_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMISS_Pos
è

	)

5084 
	#RADIO_INTENCLR_DEVMISS_Di§bËd
 (0ULè

	)

5085 
	#RADIO_INTENCLR_DEVMISS_EÇbËd
 (1ULè

	)

5086 
	#RADIO_INTENCLR_DEVMISS_CË¬
 (1ULè

	)

5089 
	#RADIO_INTENCLR_DEVMATCH_Pos
 (5ULè

	)

5090 
	#RADIO_INTENCLR_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMATCH_Pos
è

	)

5091 
	#RADIO_INTENCLR_DEVMATCH_Di§bËd
 (0ULè

	)

5092 
	#RADIO_INTENCLR_DEVMATCH_EÇbËd
 (1ULè

	)

5093 
	#RADIO_INTENCLR_DEVMATCH_CË¬
 (1ULè

	)

5096 
	#RADIO_INTENCLR_DISABLED_Pos
 (4ULè

	)

5097 
	#RADIO_INTENCLR_DISABLED_Msk
 (0x1UL << 
RADIO_INTENCLR_DISABLED_Pos
è

	)

5098 
	#RADIO_INTENCLR_DISABLED_Di§bËd
 (0ULè

	)

5099 
	#RADIO_INTENCLR_DISABLED_EÇbËd
 (1ULè

	)

5100 
	#RADIO_INTENCLR_DISABLED_CË¬
 (1ULè

	)

5103 
	#RADIO_INTENCLR_END_Pos
 (3ULè

	)

5104 
	#RADIO_INTENCLR_END_Msk
 (0x1UL << 
RADIO_INTENCLR_END_Pos
è

	)

5105 
	#RADIO_INTENCLR_END_Di§bËd
 (0ULè

	)

5106 
	#RADIO_INTENCLR_END_EÇbËd
 (1ULè

	)

5107 
	#RADIO_INTENCLR_END_CË¬
 (1ULè

	)

5110 
	#RADIO_INTENCLR_PAYLOAD_Pos
 (2ULè

	)

5111 
	#RADIO_INTENCLR_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENCLR_PAYLOAD_Pos
è

	)

5112 
	#RADIO_INTENCLR_PAYLOAD_Di§bËd
 (0ULè

	)

5113 
	#RADIO_INTENCLR_PAYLOAD_EÇbËd
 (1ULè

	)

5114 
	#RADIO_INTENCLR_PAYLOAD_CË¬
 (1ULè

	)

5117 
	#RADIO_INTENCLR_ADDRESS_Pos
 (1ULè

	)

5118 
	#RADIO_INTENCLR_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENCLR_ADDRESS_Pos
è

	)

5119 
	#RADIO_INTENCLR_ADDRESS_Di§bËd
 (0ULè

	)

5120 
	#RADIO_INTENCLR_ADDRESS_EÇbËd
 (1ULè

	)

5121 
	#RADIO_INTENCLR_ADDRESS_CË¬
 (1ULè

	)

5124 
	#RADIO_INTENCLR_READY_Pos
 (0ULè

	)

5125 
	#RADIO_INTENCLR_READY_Msk
 (0x1UL << 
RADIO_INTENCLR_READY_Pos
è

	)

5126 
	#RADIO_INTENCLR_READY_Di§bËd
 (0ULè

	)

5127 
	#RADIO_INTENCLR_READY_EÇbËd
 (1ULè

	)

5128 
	#RADIO_INTENCLR_READY_CË¬
 (1ULè

	)

5134 
	#RADIO_CRCSTATUS_CRCSTATUS_Pos
 (0ULè

	)

5135 
	#RADIO_CRCSTATUS_CRCSTATUS_Msk
 (0x1UL << 
RADIO_CRCSTATUS_CRCSTATUS_Pos
è

	)

5136 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCE¼Ü
 (0ULè

	)

5137 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCOk
 (1ULè

	)

5143 
	#RADIO_CD_CD_Pos
 (0ULè

	)

5144 
	#RADIO_CD_CD_Msk
 (0x1UL << 
RADIO_CD_CD_Pos
è

	)

5150 
	#RADIO_RXMATCH_RXMATCH_Pos
 (0ULè

	)

5151 
	#RADIO_RXMATCH_RXMATCH_Msk
 (0x7UL << 
RADIO_RXMATCH_RXMATCH_Pos
è

	)

5157 
	#RADIO_RXCRC_RXCRC_Pos
 (0ULè

	)

5158 
	#RADIO_RXCRC_RXCRC_Msk
 (0xFFFFFFUL << 
RADIO_RXCRC_RXCRC_Pos
è

	)

5164 
	#RADIO_DAI_DAI_Pos
 (0ULè

	)

5165 
	#RADIO_DAI_DAI_Msk
 (0x7UL << 
RADIO_DAI_DAI_Pos
è

	)

5171 
	#RADIO_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

5172 
	#RADIO_FREQUENCY_FREQUENCY_Msk
 (0x7FUL << 
RADIO_FREQUENCY_FREQUENCY_Pos
è

	)

5178 
	#RADIO_TXPOWER_TXPOWER_Pos
 (0ULè

	)

5179 
	#RADIO_TXPOWER_TXPOWER_Msk
 (0xFFUL << 
RADIO_TXPOWER_TXPOWER_Pos
è

	)

5180 
	#RADIO_TXPOWER_TXPOWER_Pos4dBm
 (0x04ULè

	)

5181 
	#RADIO_TXPOWER_TXPOWER_0dBm
 (0x00ULè

	)

5182 
	#RADIO_TXPOWER_TXPOWER_Neg4dBm
 (0xFCULè

	)

5183 
	#RADIO_TXPOWER_TXPOWER_Neg8dBm
 (0xF8ULè

	)

5184 
	#RADIO_TXPOWER_TXPOWER_Neg12dBm
 (0xF4ULè

	)

5185 
	#RADIO_TXPOWER_TXPOWER_Neg16dBm
 (0xF0ULè

	)

5186 
	#RADIO_TXPOWER_TXPOWER_Neg20dBm
 (0xECULè

	)

5187 
	#RADIO_TXPOWER_TXPOWER_Neg30dBm
 (0xD8ULè

	)

5193 
	#RADIO_MODE_MODE_Pos
 (0ULè

	)

5194 
	#RADIO_MODE_MODE_Msk
 (0x3UL << 
RADIO_MODE_MODE_Pos
è

	)

5195 
	#RADIO_MODE_MODE_Nrf_1Mb™
 (0x00ULè

	)

5196 
	#RADIO_MODE_MODE_Nrf_2Mb™
 (0x01ULè

	)

5197 
	#RADIO_MODE_MODE_Nrf_250Kb™
 (0x02ULè

	)

5198 
	#RADIO_MODE_MODE_BË_1Mb™
 (0x03ULè

	)

5204 
	#RADIO_PCNF0_S1LEN_Pos
 (16ULè

	)

5205 
	#RADIO_PCNF0_S1LEN_Msk
 (0xFUL << 
RADIO_PCNF0_S1LEN_Pos
è

	)

5208 
	#RADIO_PCNF0_S0LEN_Pos
 (8ULè

	)

5209 
	#RADIO_PCNF0_S0LEN_Msk
 (0x1UL << 
RADIO_PCNF0_S0LEN_Pos
è

	)

5212 
	#RADIO_PCNF0_LFLEN_Pos
 (0ULè

	)

5213 
	#RADIO_PCNF0_LFLEN_Msk
 (0xFUL << 
RADIO_PCNF0_LFLEN_Pos
è

	)

5219 
	#RADIO_PCNF1_WHITEEN_Pos
 (25ULè

	)

5220 
	#RADIO_PCNF1_WHITEEN_Msk
 (0x1UL << 
RADIO_PCNF1_WHITEEN_Pos
è

	)

5221 
	#RADIO_PCNF1_WHITEEN_Di§bËd
 (0ULè

	)

5222 
	#RADIO_PCNF1_WHITEEN_EÇbËd
 (1ULè

	)

5225 
	#RADIO_PCNF1_ENDIAN_Pos
 (24ULè

	)

5226 
	#RADIO_PCNF1_ENDIAN_Msk
 (0x1UL << 
RADIO_PCNF1_ENDIAN_Pos
è

	)

5227 
	#RADIO_PCNF1_ENDIAN_L™Že
 (0ULè

	)

5228 
	#RADIO_PCNF1_ENDIAN_Big
 (1ULè

	)

5231 
	#RADIO_PCNF1_BALEN_Pos
 (16ULè

	)

5232 
	#RADIO_PCNF1_BALEN_Msk
 (0x7UL << 
RADIO_PCNF1_BALEN_Pos
è

	)

5235 
	#RADIO_PCNF1_STATLEN_Pos
 (8ULè

	)

5236 
	#RADIO_PCNF1_STATLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_STATLEN_Pos
è

	)

5239 
	#RADIO_PCNF1_MAXLEN_Pos
 (0ULè

	)

5240 
	#RADIO_PCNF1_MAXLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_MAXLEN_Pos
è

	)

5246 
	#RADIO_PREFIX0_AP3_Pos
 (24ULè

	)

5247 
	#RADIO_PREFIX0_AP3_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP3_Pos
è

	)

5250 
	#RADIO_PREFIX0_AP2_Pos
 (16ULè

	)

5251 
	#RADIO_PREFIX0_AP2_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP2_Pos
è

	)

5254 
	#RADIO_PREFIX0_AP1_Pos
 (8ULè

	)

5255 
	#RADIO_PREFIX0_AP1_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP1_Pos
è

	)

5258 
	#RADIO_PREFIX0_AP0_Pos
 (0ULè

	)

5259 
	#RADIO_PREFIX0_AP0_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP0_Pos
è

	)

5265 
	#RADIO_PREFIX1_AP7_Pos
 (24ULè

	)

5266 
	#RADIO_PREFIX1_AP7_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP7_Pos
è

	)

5269 
	#RADIO_PREFIX1_AP6_Pos
 (16ULè

	)

5270 
	#RADIO_PREFIX1_AP6_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP6_Pos
è

	)

5273 
	#RADIO_PREFIX1_AP5_Pos
 (8ULè

	)

5274 
	#RADIO_PREFIX1_AP5_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP5_Pos
è

	)

5277 
	#RADIO_PREFIX1_AP4_Pos
 (0ULè

	)

5278 
	#RADIO_PREFIX1_AP4_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP4_Pos
è

	)

5284 
	#RADIO_TXADDRESS_TXADDRESS_Pos
 (0ULè

	)

5285 
	#RADIO_TXADDRESS_TXADDRESS_Msk
 (0x7UL << 
RADIO_TXADDRESS_TXADDRESS_Pos
è

	)

5291 
	#RADIO_RXADDRESSES_ADDR7_Pos
 (7ULè

	)

5292 
	#RADIO_RXADDRESSES_ADDR7_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR7_Pos
è

	)

5293 
	#RADIO_RXADDRESSES_ADDR7_Di§bËd
 (0ULè

	)

5294 
	#RADIO_RXADDRESSES_ADDR7_EÇbËd
 (1ULè

	)

5297 
	#RADIO_RXADDRESSES_ADDR6_Pos
 (6ULè

	)

5298 
	#RADIO_RXADDRESSES_ADDR6_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR6_Pos
è

	)

5299 
	#RADIO_RXADDRESSES_ADDR6_Di§bËd
 (0ULè

	)

5300 
	#RADIO_RXADDRESSES_ADDR6_EÇbËd
 (1ULè

	)

5303 
	#RADIO_RXADDRESSES_ADDR5_Pos
 (5ULè

	)

5304 
	#RADIO_RXADDRESSES_ADDR5_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR5_Pos
è

	)

5305 
	#RADIO_RXADDRESSES_ADDR5_Di§bËd
 (0ULè

	)

5306 
	#RADIO_RXADDRESSES_ADDR5_EÇbËd
 (1ULè

	)

5309 
	#RADIO_RXADDRESSES_ADDR4_Pos
 (4ULè

	)

5310 
	#RADIO_RXADDRESSES_ADDR4_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR4_Pos
è

	)

5311 
	#RADIO_RXADDRESSES_ADDR4_Di§bËd
 (0ULè

	)

5312 
	#RADIO_RXADDRESSES_ADDR4_EÇbËd
 (1ULè

	)

5315 
	#RADIO_RXADDRESSES_ADDR3_Pos
 (3ULè

	)

5316 
	#RADIO_RXADDRESSES_ADDR3_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR3_Pos
è

	)

5317 
	#RADIO_RXADDRESSES_ADDR3_Di§bËd
 (0ULè

	)

5318 
	#RADIO_RXADDRESSES_ADDR3_EÇbËd
 (1ULè

	)

5321 
	#RADIO_RXADDRESSES_ADDR2_Pos
 (2ULè

	)

5322 
	#RADIO_RXADDRESSES_ADDR2_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR2_Pos
è

	)

5323 
	#RADIO_RXADDRESSES_ADDR2_Di§bËd
 (0ULè

	)

5324 
	#RADIO_RXADDRESSES_ADDR2_EÇbËd
 (1ULè

	)

5327 
	#RADIO_RXADDRESSES_ADDR1_Pos
 (1ULè

	)

5328 
	#RADIO_RXADDRESSES_ADDR1_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR1_Pos
è

	)

5329 
	#RADIO_RXADDRESSES_ADDR1_Di§bËd
 (0ULè

	)

5330 
	#RADIO_RXADDRESSES_ADDR1_EÇbËd
 (1ULè

	)

5333 
	#RADIO_RXADDRESSES_ADDR0_Pos
 (0ULè

	)

5334 
	#RADIO_RXADDRESSES_ADDR0_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR0_Pos
è

	)

5335 
	#RADIO_RXADDRESSES_ADDR0_Di§bËd
 (0ULè

	)

5336 
	#RADIO_RXADDRESSES_ADDR0_EÇbËd
 (1ULè

	)

5342 
	#RADIO_CRCCNF_SKIPADDR_Pos
 (8ULè

	)

5343 
	#RADIO_CRCCNF_SKIPADDR_Msk
 (0x1UL << 
RADIO_CRCCNF_SKIPADDR_Pos
è

	)

5344 
	#RADIO_CRCCNF_SKIPADDR_Inþude
 (0ULè

	)

5345 
	#RADIO_CRCCNF_SKIPADDR_Sk
 (1ULè

	)

5348 
	#RADIO_CRCCNF_LEN_Pos
 (0ULè

	)

5349 
	#RADIO_CRCCNF_LEN_Msk
 (0x3UL << 
RADIO_CRCCNF_LEN_Pos
è

	)

5350 
	#RADIO_CRCCNF_LEN_Di§bËd
 (0ULè

	)

5351 
	#RADIO_CRCCNF_LEN_OÃ
 (1ULè

	)

5352 
	#RADIO_CRCCNF_LEN_Two
 (2ULè

	)

5353 
	#RADIO_CRCCNF_LEN_Th»e
 (3ULè

	)

5359 
	#RADIO_CRCPOLY_CRCPOLY_Pos
 (0ULè

	)

5360 
	#RADIO_CRCPOLY_CRCPOLY_Msk
 (0xFFFFFFUL << 
RADIO_CRCPOLY_CRCPOLY_Pos
è

	)

5366 
	#RADIO_CRCINIT_CRCINIT_Pos
 (0ULè

	)

5367 
	#RADIO_CRCINIT_CRCINIT_Msk
 (0xFFFFFFUL << 
RADIO_CRCINIT_CRCINIT_Pos
è

	)

5373 
	#RADIO_TEST_PLLLOCK_Pos
 (1ULè

	)

5374 
	#RADIO_TEST_PLLLOCK_Msk
 (0x1UL << 
RADIO_TEST_PLLLOCK_Pos
è

	)

5375 
	#RADIO_TEST_PLLLOCK_Di§bËd
 (0ULè

	)

5376 
	#RADIO_TEST_PLLLOCK_EÇbËd
 (1ULè

	)

5379 
	#RADIO_TEST_CONSTCARRIER_Pos
 (0ULè

	)

5380 
	#RADIO_TEST_CONSTCARRIER_Msk
 (0x1UL << 
RADIO_TEST_CONSTCARRIER_Pos
è

	)

5381 
	#RADIO_TEST_CONSTCARRIER_Di§bËd
 (0ULè

	)

5382 
	#RADIO_TEST_CONSTCARRIER_EÇbËd
 (1ULè

	)

5388 
	#RADIO_TIFS_TIFS_Pos
 (0ULè

	)

5389 
	#RADIO_TIFS_TIFS_Msk
 (0xFFUL << 
RADIO_TIFS_TIFS_Pos
è

	)

5395 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Pos
 (0ULè

	)

5396 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Msk
 (0x7FUL << 
RADIO_RSSISAMPLE_RSSISAMPLE_Pos
è

	)

5402 
	#RADIO_STATE_STATE_Pos
 (0ULè

	)

5403 
	#RADIO_STATE_STATE_Msk
 (0xFUL << 
RADIO_STATE_STATE_Pos
è

	)

5404 
	#RADIO_STATE_STATE_Di§bËd
 (0x00ULè

	)

5405 
	#RADIO_STATE_STATE_RxRu
 (0x01ULè

	)

5406 
	#RADIO_STATE_STATE_RxIdË
 (0x02ULè

	)

5407 
	#RADIO_STATE_STATE_Rx
 (0x03ULè

	)

5408 
	#RADIO_STATE_STATE_RxDi§bË
 (0x04ULè

	)

5409 
	#RADIO_STATE_STATE_TxRu
 (0x09ULè

	)

5410 
	#RADIO_STATE_STATE_TxIdË
 (0x0AULè

	)

5411 
	#RADIO_STATE_STATE_Tx
 (0x0BULè

	)

5412 
	#RADIO_STATE_STATE_TxDi§bË
 (0x0CULè

	)

5418 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Pos
 (0ULè

	)

5419 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Msk
 (0x7FUL << 
RADIO_DATAWHITEIV_DATAWHITEIV_Pos
è

	)

5425 
	#RADIO_DAP_DAP_Pos
 (0ULè

	)

5426 
	#RADIO_DAP_DAP_Msk
 (0xFFFFUL << 
RADIO_DAP_DAP_Pos
è

	)

5432 
	#RADIO_DACNF_TXADD7_Pos
 (15ULè

	)

5433 
	#RADIO_DACNF_TXADD7_Msk
 (0x1UL << 
RADIO_DACNF_TXADD7_Pos
è

	)

5436 
	#RADIO_DACNF_TXADD6_Pos
 (14ULè

	)

5437 
	#RADIO_DACNF_TXADD6_Msk
 (0x1UL << 
RADIO_DACNF_TXADD6_Pos
è

	)

5440 
	#RADIO_DACNF_TXADD5_Pos
 (13ULè

	)

5441 
	#RADIO_DACNF_TXADD5_Msk
 (0x1UL << 
RADIO_DACNF_TXADD5_Pos
è

	)

5444 
	#RADIO_DACNF_TXADD4_Pos
 (12ULè

	)

5445 
	#RADIO_DACNF_TXADD4_Msk
 (0x1UL << 
RADIO_DACNF_TXADD4_Pos
è

	)

5448 
	#RADIO_DACNF_TXADD3_Pos
 (11ULè

	)

5449 
	#RADIO_DACNF_TXADD3_Msk
 (0x1UL << 
RADIO_DACNF_TXADD3_Pos
è

	)

5452 
	#RADIO_DACNF_TXADD2_Pos
 (10ULè

	)

5453 
	#RADIO_DACNF_TXADD2_Msk
 (0x1UL << 
RADIO_DACNF_TXADD2_Pos
è

	)

5456 
	#RADIO_DACNF_TXADD1_Pos
 (9ULè

	)

5457 
	#RADIO_DACNF_TXADD1_Msk
 (0x1UL << 
RADIO_DACNF_TXADD1_Pos
è

	)

5460 
	#RADIO_DACNF_TXADD0_Pos
 (8ULè

	)

5461 
	#RADIO_DACNF_TXADD0_Msk
 (0x1UL << 
RADIO_DACNF_TXADD0_Pos
è

	)

5464 
	#RADIO_DACNF_ENA7_Pos
 (7ULè

	)

5465 
	#RADIO_DACNF_ENA7_Msk
 (0x1UL << 
RADIO_DACNF_ENA7_Pos
è

	)

5466 
	#RADIO_DACNF_ENA7_Di§bËd
 (0ULè

	)

5467 
	#RADIO_DACNF_ENA7_EÇbËd
 (1ULè

	)

5470 
	#RADIO_DACNF_ENA6_Pos
 (6ULè

	)

5471 
	#RADIO_DACNF_ENA6_Msk
 (0x1UL << 
RADIO_DACNF_ENA6_Pos
è

	)

5472 
	#RADIO_DACNF_ENA6_Di§bËd
 (0ULè

	)

5473 
	#RADIO_DACNF_ENA6_EÇbËd
 (1ULè

	)

5476 
	#RADIO_DACNF_ENA5_Pos
 (5ULè

	)

5477 
	#RADIO_DACNF_ENA5_Msk
 (0x1UL << 
RADIO_DACNF_ENA5_Pos
è

	)

5478 
	#RADIO_DACNF_ENA5_Di§bËd
 (0ULè

	)

5479 
	#RADIO_DACNF_ENA5_EÇbËd
 (1ULè

	)

5482 
	#RADIO_DACNF_ENA4_Pos
 (4ULè

	)

5483 
	#RADIO_DACNF_ENA4_Msk
 (0x1UL << 
RADIO_DACNF_ENA4_Pos
è

	)

5484 
	#RADIO_DACNF_ENA4_Di§bËd
 (0ULè

	)

5485 
	#RADIO_DACNF_ENA4_EÇbËd
 (1ULè

	)

5488 
	#RADIO_DACNF_ENA3_Pos
 (3ULè

	)

5489 
	#RADIO_DACNF_ENA3_Msk
 (0x1UL << 
RADIO_DACNF_ENA3_Pos
è

	)

5490 
	#RADIO_DACNF_ENA3_Di§bËd
 (0ULè

	)

5491 
	#RADIO_DACNF_ENA3_EÇbËd
 (1ULè

	)

5494 
	#RADIO_DACNF_ENA2_Pos
 (2ULè

	)

5495 
	#RADIO_DACNF_ENA2_Msk
 (0x1UL << 
RADIO_DACNF_ENA2_Pos
è

	)

5496 
	#RADIO_DACNF_ENA2_Di§bËd
 (0ULè

	)

5497 
	#RADIO_DACNF_ENA2_EÇbËd
 (1ULè

	)

5500 
	#RADIO_DACNF_ENA1_Pos
 (1ULè

	)

5501 
	#RADIO_DACNF_ENA1_Msk
 (0x1UL << 
RADIO_DACNF_ENA1_Pos
è

	)

5502 
	#RADIO_DACNF_ENA1_Di§bËd
 (0ULè

	)

5503 
	#RADIO_DACNF_ENA1_EÇbËd
 (1ULè

	)

5506 
	#RADIO_DACNF_ENA0_Pos
 (0ULè

	)

5507 
	#RADIO_DACNF_ENA0_Msk
 (0x1UL << 
RADIO_DACNF_ENA0_Pos
è

	)

5508 
	#RADIO_DACNF_ENA0_Di§bËd
 (0ULè

	)

5509 
	#RADIO_DACNF_ENA0_EÇbËd
 (1ULè

	)

5515 
	#RADIO_OVERRIDE0_OVERRIDE0_Pos
 (0ULè

	)

5516 
	#RADIO_OVERRIDE0_OVERRIDE0_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE0_OVERRIDE0_Pos
è

	)

5522 
	#RADIO_OVERRIDE1_OVERRIDE1_Pos
 (0ULè

	)

5523 
	#RADIO_OVERRIDE1_OVERRIDE1_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE1_OVERRIDE1_Pos
è

	)

5529 
	#RADIO_OVERRIDE2_OVERRIDE2_Pos
 (0ULè

	)

5530 
	#RADIO_OVERRIDE2_OVERRIDE2_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE2_OVERRIDE2_Pos
è

	)

5536 
	#RADIO_OVERRIDE3_OVERRIDE3_Pos
 (0ULè

	)

5537 
	#RADIO_OVERRIDE3_OVERRIDE3_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE3_OVERRIDE3_Pos
è

	)

5543 
	#RADIO_OVERRIDE4_ENABLE_Pos
 (31ULè

	)

5544 
	#RADIO_OVERRIDE4_ENABLE_Msk
 (0x1UL << 
RADIO_OVERRIDE4_ENABLE_Pos
è

	)

5545 
	#RADIO_OVERRIDE4_ENABLE_Di§bËd
 (0ULè

	)

5546 
	#RADIO_OVERRIDE4_ENABLE_EÇbËd
 (1ULè

	)

5549 
	#RADIO_OVERRIDE4_OVERRIDE4_Pos
 (0ULè

	)

5550 
	#RADIO_OVERRIDE4_OVERRIDE4_Msk
 (0xFFFFFFFUL << 
RADIO_OVERRIDE4_OVERRIDE4_Pos
è

	)

5556 
	#RADIO_POWER_POWER_Pos
 (0ULè

	)

5557 
	#RADIO_POWER_POWER_Msk
 (0x1UL << 
RADIO_POWER_POWER_Pos
è

	)

5558 
	#RADIO_POWER_POWER_Di§bËd
 (0ULè

	)

5559 
	#RADIO_POWER_POWER_EÇbËd
 (1ULè

	)

5569 
	#RNG_SHORTS_VALRDY_STOP_Pos
 (0ULè

	)

5570 
	#RNG_SHORTS_VALRDY_STOP_Msk
 (0x1UL << 
RNG_SHORTS_VALRDY_STOP_Pos
è

	)

5571 
	#RNG_SHORTS_VALRDY_STOP_Di§bËd
 (0ULè

	)

5572 
	#RNG_SHORTS_VALRDY_STOP_EÇbËd
 (1ULè

	)

5578 
	#RNG_INTENSET_VALRDY_Pos
 (0ULè

	)

5579 
	#RNG_INTENSET_VALRDY_Msk
 (0x1UL << 
RNG_INTENSET_VALRDY_Pos
è

	)

5580 
	#RNG_INTENSET_VALRDY_Di§bËd
 (0ULè

	)

5581 
	#RNG_INTENSET_VALRDY_EÇbËd
 (1ULè

	)

5582 
	#RNG_INTENSET_VALRDY_S‘
 (1ULè

	)

5588 
	#RNG_INTENCLR_VALRDY_Pos
 (0ULè

	)

5589 
	#RNG_INTENCLR_VALRDY_Msk
 (0x1UL << 
RNG_INTENCLR_VALRDY_Pos
è

	)

5590 
	#RNG_INTENCLR_VALRDY_Di§bËd
 (0ULè

	)

5591 
	#RNG_INTENCLR_VALRDY_EÇbËd
 (1ULè

	)

5592 
	#RNG_INTENCLR_VALRDY_CË¬
 (1ULè

	)

5598 
	#RNG_CONFIG_DERCEN_Pos
 (0ULè

	)

5599 
	#RNG_CONFIG_DERCEN_Msk
 (0x1UL << 
RNG_CONFIG_DERCEN_Pos
è

	)

5600 
	#RNG_CONFIG_DERCEN_Di§bËd
 (0ULè

	)

5601 
	#RNG_CONFIG_DERCEN_EÇbËd
 (1ULè

	)

5607 
	#RNG_VALUE_VALUE_Pos
 (0ULè

	)

5608 
	#RNG_VALUE_VALUE_Msk
 (0xFFUL << 
RNG_VALUE_VALUE_Pos
è

	)

5614 
	#RNG_POWER_POWER_Pos
 (0ULè

	)

5615 
	#RNG_POWER_POWER_Msk
 (0x1UL << 
RNG_POWER_POWER_Pos
è

	)

5616 
	#RNG_POWER_POWER_Di§bËd
 (0ULè

	)

5617 
	#RNG_POWER_POWER_EÇbËd
 (1ULè

	)

5627 
	#RTC_INTENSET_COMPARE3_Pos
 (19ULè

	)

5628 
	#RTC_INTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE3_Pos
è

	)

5629 
	#RTC_INTENSET_COMPARE3_Di§bËd
 (0ULè

	)

5630 
	#RTC_INTENSET_COMPARE3_EÇbËd
 (1ULè

	)

5631 
	#RTC_INTENSET_COMPARE3_S‘
 (1ULè

	)

5634 
	#RTC_INTENSET_COMPARE2_Pos
 (18ULè

	)

5635 
	#RTC_INTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE2_Pos
è

	)

5636 
	#RTC_INTENSET_COMPARE2_Di§bËd
 (0ULè

	)

5637 
	#RTC_INTENSET_COMPARE2_EÇbËd
 (1ULè

	)

5638 
	#RTC_INTENSET_COMPARE2_S‘
 (1ULè

	)

5641 
	#RTC_INTENSET_COMPARE1_Pos
 (17ULè

	)

5642 
	#RTC_INTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE1_Pos
è

	)

5643 
	#RTC_INTENSET_COMPARE1_Di§bËd
 (0ULè

	)

5644 
	#RTC_INTENSET_COMPARE1_EÇbËd
 (1ULè

	)

5645 
	#RTC_INTENSET_COMPARE1_S‘
 (1ULè

	)

5648 
	#RTC_INTENSET_COMPARE0_Pos
 (16ULè

	)

5649 
	#RTC_INTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE0_Pos
è

	)

5650 
	#RTC_INTENSET_COMPARE0_Di§bËd
 (0ULè

	)

5651 
	#RTC_INTENSET_COMPARE0_EÇbËd
 (1ULè

	)

5652 
	#RTC_INTENSET_COMPARE0_S‘
 (1ULè

	)

5655 
	#RTC_INTENSET_OVRFLW_Pos
 (1ULè

	)

5656 
	#RTC_INTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_INTENSET_OVRFLW_Pos
è

	)

5657 
	#RTC_INTENSET_OVRFLW_Di§bËd
 (0ULè

	)

5658 
	#RTC_INTENSET_OVRFLW_EÇbËd
 (1ULè

	)

5659 
	#RTC_INTENSET_OVRFLW_S‘
 (1ULè

	)

5662 
	#RTC_INTENSET_TICK_Pos
 (0ULè

	)

5663 
	#RTC_INTENSET_TICK_Msk
 (0x1UL << 
RTC_INTENSET_TICK_Pos
è

	)

5664 
	#RTC_INTENSET_TICK_Di§bËd
 (0ULè

	)

5665 
	#RTC_INTENSET_TICK_EÇbËd
 (1ULè

	)

5666 
	#RTC_INTENSET_TICK_S‘
 (1ULè

	)

5672 
	#RTC_INTENCLR_COMPARE3_Pos
 (19ULè

	)

5673 
	#RTC_INTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE3_Pos
è

	)

5674 
	#RTC_INTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

5675 
	#RTC_INTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

5676 
	#RTC_INTENCLR_COMPARE3_CË¬
 (1ULè

	)

5679 
	#RTC_INTENCLR_COMPARE2_Pos
 (18ULè

	)

5680 
	#RTC_INTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE2_Pos
è

	)

5681 
	#RTC_INTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

5682 
	#RTC_INTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

5683 
	#RTC_INTENCLR_COMPARE2_CË¬
 (1ULè

	)

5686 
	#RTC_INTENCLR_COMPARE1_Pos
 (17ULè

	)

5687 
	#RTC_INTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE1_Pos
è

	)

5688 
	#RTC_INTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

5689 
	#RTC_INTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

5690 
	#RTC_INTENCLR_COMPARE1_CË¬
 (1ULè

	)

5693 
	#RTC_INTENCLR_COMPARE0_Pos
 (16ULè

	)

5694 
	#RTC_INTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE0_Pos
è

	)

5695 
	#RTC_INTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

5696 
	#RTC_INTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

5697 
	#RTC_INTENCLR_COMPARE0_CË¬
 (1ULè

	)

5700 
	#RTC_INTENCLR_OVRFLW_Pos
 (1ULè

	)

5701 
	#RTC_INTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_INTENCLR_OVRFLW_Pos
è

	)

5702 
	#RTC_INTENCLR_OVRFLW_Di§bËd
 (0ULè

	)

5703 
	#RTC_INTENCLR_OVRFLW_EÇbËd
 (1ULè

	)

5704 
	#RTC_INTENCLR_OVRFLW_CË¬
 (1ULè

	)

5707 
	#RTC_INTENCLR_TICK_Pos
 (0ULè

	)

5708 
	#RTC_INTENCLR_TICK_Msk
 (0x1UL << 
RTC_INTENCLR_TICK_Pos
è

	)

5709 
	#RTC_INTENCLR_TICK_Di§bËd
 (0ULè

	)

5710 
	#RTC_INTENCLR_TICK_EÇbËd
 (1ULè

	)

5711 
	#RTC_INTENCLR_TICK_CË¬
 (1ULè

	)

5717 
	#RTC_EVTEN_COMPARE3_Pos
 (19ULè

	)

5718 
	#RTC_EVTEN_COMPARE3_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE3_Pos
è

	)

5719 
	#RTC_EVTEN_COMPARE3_Di§bËd
 (0ULè

	)

5720 
	#RTC_EVTEN_COMPARE3_EÇbËd
 (1ULè

	)

5723 
	#RTC_EVTEN_COMPARE2_Pos
 (18ULè

	)

5724 
	#RTC_EVTEN_COMPARE2_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE2_Pos
è

	)

5725 
	#RTC_EVTEN_COMPARE2_Di§bËd
 (0ULè

	)

5726 
	#RTC_EVTEN_COMPARE2_EÇbËd
 (1ULè

	)

5729 
	#RTC_EVTEN_COMPARE1_Pos
 (17ULè

	)

5730 
	#RTC_EVTEN_COMPARE1_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE1_Pos
è

	)

5731 
	#RTC_EVTEN_COMPARE1_Di§bËd
 (0ULè

	)

5732 
	#RTC_EVTEN_COMPARE1_EÇbËd
 (1ULè

	)

5735 
	#RTC_EVTEN_COMPARE0_Pos
 (16ULè

	)

5736 
	#RTC_EVTEN_COMPARE0_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE0_Pos
è

	)

5737 
	#RTC_EVTEN_COMPARE0_Di§bËd
 (0ULè

	)

5738 
	#RTC_EVTEN_COMPARE0_EÇbËd
 (1ULè

	)

5741 
	#RTC_EVTEN_OVRFLW_Pos
 (1ULè

	)

5742 
	#RTC_EVTEN_OVRFLW_Msk
 (0x1UL << 
RTC_EVTEN_OVRFLW_Pos
è

	)

5743 
	#RTC_EVTEN_OVRFLW_Di§bËd
 (0ULè

	)

5744 
	#RTC_EVTEN_OVRFLW_EÇbËd
 (1ULè

	)

5747 
	#RTC_EVTEN_TICK_Pos
 (0ULè

	)

5748 
	#RTC_EVTEN_TICK_Msk
 (0x1UL << 
RTC_EVTEN_TICK_Pos
è

	)

5749 
	#RTC_EVTEN_TICK_Di§bËd
 (0ULè

	)

5750 
	#RTC_EVTEN_TICK_EÇbËd
 (1ULè

	)

5756 
	#RTC_EVTENSET_COMPARE3_Pos
 (19ULè

	)

5757 
	#RTC_EVTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE3_Pos
è

	)

5758 
	#RTC_EVTENSET_COMPARE3_Di§bËd
 (0ULè

	)

5759 
	#RTC_EVTENSET_COMPARE3_EÇbËd
 (1ULè

	)

5760 
	#RTC_EVTENSET_COMPARE3_S‘
 (1ULè

	)

5763 
	#RTC_EVTENSET_COMPARE2_Pos
 (18ULè

	)

5764 
	#RTC_EVTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE2_Pos
è

	)

5765 
	#RTC_EVTENSET_COMPARE2_Di§bËd
 (0ULè

	)

5766 
	#RTC_EVTENSET_COMPARE2_EÇbËd
 (1ULè

	)

5767 
	#RTC_EVTENSET_COMPARE2_S‘
 (1ULè

	)

5770 
	#RTC_EVTENSET_COMPARE1_Pos
 (17ULè

	)

5771 
	#RTC_EVTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE1_Pos
è

	)

5772 
	#RTC_EVTENSET_COMPARE1_Di§bËd
 (0ULè

	)

5773 
	#RTC_EVTENSET_COMPARE1_EÇbËd
 (1ULè

	)

5774 
	#RTC_EVTENSET_COMPARE1_S‘
 (1ULè

	)

5777 
	#RTC_EVTENSET_COMPARE0_Pos
 (16ULè

	)

5778 
	#RTC_EVTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE0_Pos
è

	)

5779 
	#RTC_EVTENSET_COMPARE0_Di§bËd
 (0ULè

	)

5780 
	#RTC_EVTENSET_COMPARE0_EÇbËd
 (1ULè

	)

5781 
	#RTC_EVTENSET_COMPARE0_S‘
 (1ULè

	)

5784 
	#RTC_EVTENSET_OVRFLW_Pos
 (1ULè

	)

5785 
	#RTC_EVTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENSET_OVRFLW_Pos
è

	)

5786 
	#RTC_EVTENSET_OVRFLW_Di§bËd
 (0ULè

	)

5787 
	#RTC_EVTENSET_OVRFLW_EÇbËd
 (1ULè

	)

5788 
	#RTC_EVTENSET_OVRFLW_S‘
 (1ULè

	)

5791 
	#RTC_EVTENSET_TICK_Pos
 (0ULè

	)

5792 
	#RTC_EVTENSET_TICK_Msk
 (0x1UL << 
RTC_EVTENSET_TICK_Pos
è

	)

5793 
	#RTC_EVTENSET_TICK_Di§bËd
 (0ULè

	)

5794 
	#RTC_EVTENSET_TICK_EÇbËd
 (1ULè

	)

5795 
	#RTC_EVTENSET_TICK_S‘
 (1ULè

	)

5801 
	#RTC_EVTENCLR_COMPARE3_Pos
 (19ULè

	)

5802 
	#RTC_EVTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE3_Pos
è

	)

5803 
	#RTC_EVTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

5804 
	#RTC_EVTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

5805 
	#RTC_EVTENCLR_COMPARE3_CË¬
 (1ULè

	)

5808 
	#RTC_EVTENCLR_COMPARE2_Pos
 (18ULè

	)

5809 
	#RTC_EVTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE2_Pos
è

	)

5810 
	#RTC_EVTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

5811 
	#RTC_EVTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

5812 
	#RTC_EVTENCLR_COMPARE2_CË¬
 (1ULè

	)

5815 
	#RTC_EVTENCLR_COMPARE1_Pos
 (17ULè

	)

5816 
	#RTC_EVTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE1_Pos
è

	)

5817 
	#RTC_EVTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

5818 
	#RTC_EVTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

5819 
	#RTC_EVTENCLR_COMPARE1_CË¬
 (1ULè

	)

5822 
	#RTC_EVTENCLR_COMPARE0_Pos
 (16ULè

	)

5823 
	#RTC_EVTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE0_Pos
è

	)

5824 
	#RTC_EVTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

5825 
	#RTC_EVTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

5826 
	#RTC_EVTENCLR_COMPARE0_CË¬
 (1ULè

	)

5829 
	#RTC_EVTENCLR_OVRFLW_Pos
 (1ULè

	)

5830 
	#RTC_EVTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENCLR_OVRFLW_Pos
è

	)

5831 
	#RTC_EVTENCLR_OVRFLW_Di§bËd
 (0ULè

	)

5832 
	#RTC_EVTENCLR_OVRFLW_EÇbËd
 (1ULè

	)

5833 
	#RTC_EVTENCLR_OVRFLW_CË¬
 (1ULè

	)

5836 
	#RTC_EVTENCLR_TICK_Pos
 (0ULè

	)

5837 
	#RTC_EVTENCLR_TICK_Msk
 (0x1UL << 
RTC_EVTENCLR_TICK_Pos
è

	)

5838 
	#RTC_EVTENCLR_TICK_Di§bËd
 (0ULè

	)

5839 
	#RTC_EVTENCLR_TICK_EÇbËd
 (1ULè

	)

5840 
	#RTC_EVTENCLR_TICK_CË¬
 (1ULè

	)

5846 
	#RTC_COUNTER_COUNTER_Pos
 (0ULè

	)

5847 
	#RTC_COUNTER_COUNTER_Msk
 (0xFFFFFFUL << 
RTC_COUNTER_COUNTER_Pos
è

	)

5853 
	#RTC_PRESCALER_PRESCALER_Pos
 (0ULè

	)

5854 
	#RTC_PRESCALER_PRESCALER_Msk
 (0xFFFUL << 
RTC_PRESCALER_PRESCALER_Pos
è

	)

5860 
	#RTC_CC_COMPARE_Pos
 (0ULè

	)

5861 
	#RTC_CC_COMPARE_Msk
 (0xFFFFFFUL << 
RTC_CC_COMPARE_Pos
è

	)

5867 
	#RTC_POWER_POWER_Pos
 (0ULè

	)

5868 
	#RTC_POWER_POWER_Msk
 (0x1UL << 
RTC_POWER_POWER_Pos
è

	)

5869 
	#RTC_POWER_POWER_Di§bËd
 (0ULè

	)

5870 
	#RTC_POWER_POWER_EÇbËd
 (1ULè

	)

5880 
	#SPI_INTENSET_READY_Pos
 (2ULè

	)

5881 
	#SPI_INTENSET_READY_Msk
 (0x1UL << 
SPI_INTENSET_READY_Pos
è

	)

5882 
	#SPI_INTENSET_READY_Di§bËd
 (0ULè

	)

5883 
	#SPI_INTENSET_READY_EÇbËd
 (1ULè

	)

5884 
	#SPI_INTENSET_READY_S‘
 (1ULè

	)

5890 
	#SPI_INTENCLR_READY_Pos
 (2ULè

	)

5891 
	#SPI_INTENCLR_READY_Msk
 (0x1UL << 
SPI_INTENCLR_READY_Pos
è

	)

5892 
	#SPI_INTENCLR_READY_Di§bËd
 (0ULè

	)

5893 
	#SPI_INTENCLR_READY_EÇbËd
 (1ULè

	)

5894 
	#SPI_INTENCLR_READY_CË¬
 (1ULè

	)

5900 
	#SPI_ENABLE_ENABLE_Pos
 (0ULè

	)

5901 
	#SPI_ENABLE_ENABLE_Msk
 (0x7UL << 
SPI_ENABLE_ENABLE_Pos
è

	)

5902 
	#SPI_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

5903 
	#SPI_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

5909 
	#SPI_RXD_RXD_Pos
 (0ULè

	)

5910 
	#SPI_RXD_RXD_Msk
 (0xFFUL << 
SPI_RXD_RXD_Pos
è

	)

5916 
	#SPI_TXD_TXD_Pos
 (0ULè

	)

5917 
	#SPI_TXD_TXD_Msk
 (0xFFUL << 
SPI_TXD_TXD_Pos
è

	)

5923 
	#SPI_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

5924 
	#SPI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
SPI_FREQUENCY_FREQUENCY_Pos
è

	)

5925 
	#SPI_FREQUENCY_FREQUENCY_K125
 (0x02000000ULè

	)

5926 
	#SPI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

5927 
	#SPI_FREQUENCY_FREQUENCY_K500
 (0x08000000ULè

	)

5928 
	#SPI_FREQUENCY_FREQUENCY_M1
 (0x10000000ULè

	)

5929 
	#SPI_FREQUENCY_FREQUENCY_M2
 (0x20000000ULè

	)

5930 
	#SPI_FREQUENCY_FREQUENCY_M4
 (0x40000000ULè

	)

5931 
	#SPI_FREQUENCY_FREQUENCY_M8
 (0x80000000ULè

	)

5937 
	#SPI_CONFIG_CPOL_Pos
 (2ULè

	)

5938 
	#SPI_CONFIG_CPOL_Msk
 (0x1UL << 
SPI_CONFIG_CPOL_Pos
è

	)

5939 
	#SPI_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

5940 
	#SPI_CONFIG_CPOL_AùiveLow
 (1ULè

	)

5943 
	#SPI_CONFIG_CPHA_Pos
 (1ULè

	)

5944 
	#SPI_CONFIG_CPHA_Msk
 (0x1UL << 
SPI_CONFIG_CPHA_Pos
è

	)

5945 
	#SPI_CONFIG_CPHA_L—dšg
 (0ULè

	)

5946 
	#SPI_CONFIG_CPHA_T¿žšg
 (1ULè

	)

5949 
	#SPI_CONFIG_ORDER_Pos
 (0ULè

	)

5950 
	#SPI_CONFIG_ORDER_Msk
 (0x1UL << 
SPI_CONFIG_ORDER_Pos
è

	)

5951 
	#SPI_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

5952 
	#SPI_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

5958 
	#SPI_POWER_POWER_Pos
 (0ULè

	)

5959 
	#SPI_POWER_POWER_Msk
 (0x1UL << 
SPI_POWER_POWER_Pos
è

	)

5960 
	#SPI_POWER_POWER_Di§bËd
 (0ULè

	)

5961 
	#SPI_POWER_POWER_EÇbËd
 (1ULè

	)

5971 
	#SPIS_SHORTS_END_ACQUIRE_Pos
 (2ULè

	)

5972 
	#SPIS_SHORTS_END_ACQUIRE_Msk
 (0x1UL << 
SPIS_SHORTS_END_ACQUIRE_Pos
è

	)

5973 
	#SPIS_SHORTS_END_ACQUIRE_Di§bËd
 (0ULè

	)

5974 
	#SPIS_SHORTS_END_ACQUIRE_EÇbËd
 (1ULè

	)

5980 
	#SPIS_INTENSET_ACQUIRED_Pos
 (10ULè

	)

5981 
	#SPIS_INTENSET_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENSET_ACQUIRED_Pos
è

	)

5982 
	#SPIS_INTENSET_ACQUIRED_Di§bËd
 (0ULè

	)

5983 
	#SPIS_INTENSET_ACQUIRED_EÇbËd
 (1ULè

	)

5984 
	#SPIS_INTENSET_ACQUIRED_S‘
 (1ULè

	)

5987 
	#SPIS_INTENSET_END_Pos
 (1ULè

	)

5988 
	#SPIS_INTENSET_END_Msk
 (0x1UL << 
SPIS_INTENSET_END_Pos
è

	)

5989 
	#SPIS_INTENSET_END_Di§bËd
 (0ULè

	)

5990 
	#SPIS_INTENSET_END_EÇbËd
 (1ULè

	)

5991 
	#SPIS_INTENSET_END_S‘
 (1ULè

	)

5997 
	#SPIS_INTENCLR_ACQUIRED_Pos
 (10ULè

	)

5998 
	#SPIS_INTENCLR_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENCLR_ACQUIRED_Pos
è

	)

5999 
	#SPIS_INTENCLR_ACQUIRED_Di§bËd
 (0ULè

	)

6000 
	#SPIS_INTENCLR_ACQUIRED_EÇbËd
 (1ULè

	)

6001 
	#SPIS_INTENCLR_ACQUIRED_CË¬
 (1ULè

	)

6004 
	#SPIS_INTENCLR_END_Pos
 (1ULè

	)

6005 
	#SPIS_INTENCLR_END_Msk
 (0x1UL << 
SPIS_INTENCLR_END_Pos
è

	)

6006 
	#SPIS_INTENCLR_END_Di§bËd
 (0ULè

	)

6007 
	#SPIS_INTENCLR_END_EÇbËd
 (1ULè

	)

6008 
	#SPIS_INTENCLR_END_CË¬
 (1ULè

	)

6014 
	#SPIS_SEMSTAT_SEMSTAT_Pos
 (0ULè

	)

6015 
	#SPIS_SEMSTAT_SEMSTAT_Msk
 (0x3UL << 
SPIS_SEMSTAT_SEMSTAT_Pos
è

	)

6016 
	#SPIS_SEMSTAT_SEMSTAT_F»e
 (0x00ULè

	)

6017 
	#SPIS_SEMSTAT_SEMSTAT_CPU
 (0x01ULè

	)

6018 
	#SPIS_SEMSTAT_SEMSTAT_SPIS
 (0x02ULè

	)

6019 
	#SPIS_SEMSTAT_SEMSTAT_CPUP’dšg
 (0x03ULè

	)

6025 
	#SPIS_STATUS_OVERFLOW_Pos
 (1ULè

	)

6026 
	#SPIS_STATUS_OVERFLOW_Msk
 (0x1UL << 
SPIS_STATUS_OVERFLOW_Pos
è

	)

6027 
	#SPIS_STATUS_OVERFLOW_NÙP»£Á
 (0ULè

	)

6028 
	#SPIS_STATUS_OVERFLOW_P»£Á
 (1ULè

	)

6029 
	#SPIS_STATUS_OVERFLOW_CË¬
 (1ULè

	)

6032 
	#SPIS_STATUS_OVERREAD_Pos
 (0ULè

	)

6033 
	#SPIS_STATUS_OVERREAD_Msk
 (0x1UL << 
SPIS_STATUS_OVERREAD_Pos
è

	)

6034 
	#SPIS_STATUS_OVERREAD_NÙP»£Á
 (0ULè

	)

6035 
	#SPIS_STATUS_OVERREAD_P»£Á
 (1ULè

	)

6036 
	#SPIS_STATUS_OVERREAD_CË¬
 (1ULè

	)

6042 
	#SPIS_ENABLE_ENABLE_Pos
 (0ULè

	)

6043 
	#SPIS_ENABLE_ENABLE_Msk
 (0x7UL << 
SPIS_ENABLE_ENABLE_Pos
è

	)

6044 
	#SPIS_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6045 
	#SPIS_ENABLE_ENABLE_EÇbËd
 (0x02ULè

	)

6051 
	#SPIS_MAXRX_MAXRX_Pos
 (0ULè

	)

6052 
	#SPIS_MAXRX_MAXRX_Msk
 (0xFFUL << 
SPIS_MAXRX_MAXRX_Pos
è

	)

6058 
	#SPIS_AMOUNTRX_AMOUNTRX_Pos
 (0ULè

	)

6059 
	#SPIS_AMOUNTRX_AMOUNTRX_Msk
 (0xFFUL << 
SPIS_AMOUNTRX_AMOUNTRX_Pos
è

	)

6065 
	#SPIS_MAXTX_MAXTX_Pos
 (0ULè

	)

6066 
	#SPIS_MAXTX_MAXTX_Msk
 (0xFFUL << 
SPIS_MAXTX_MAXTX_Pos
è

	)

6072 
	#SPIS_AMOUNTTX_AMOUNTTX_Pos
 (0ULè

	)

6073 
	#SPIS_AMOUNTTX_AMOUNTTX_Msk
 (0xFFUL << 
SPIS_AMOUNTTX_AMOUNTTX_Pos
è

	)

6079 
	#SPIS_CONFIG_CPOL_Pos
 (2ULè

	)

6080 
	#SPIS_CONFIG_CPOL_Msk
 (0x1UL << 
SPIS_CONFIG_CPOL_Pos
è

	)

6081 
	#SPIS_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

6082 
	#SPIS_CONFIG_CPOL_AùiveLow
 (1ULè

	)

6085 
	#SPIS_CONFIG_CPHA_Pos
 (1ULè

	)

6086 
	#SPIS_CONFIG_CPHA_Msk
 (0x1UL << 
SPIS_CONFIG_CPHA_Pos
è

	)

6087 
	#SPIS_CONFIG_CPHA_L—dšg
 (0ULè

	)

6088 
	#SPIS_CONFIG_CPHA_T¿žšg
 (1ULè

	)

6091 
	#SPIS_CONFIG_ORDER_Pos
 (0ULè

	)

6092 
	#SPIS_CONFIG_ORDER_Msk
 (0x1UL << 
SPIS_CONFIG_ORDER_Pos
è

	)

6093 
	#SPIS_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

6094 
	#SPIS_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

6100 
	#SPIS_DEF_DEF_Pos
 (0ULè

	)

6101 
	#SPIS_DEF_DEF_Msk
 (0xFFUL << 
SPIS_DEF_DEF_Pos
è

	)

6107 
	#SPIS_ORC_ORC_Pos
 (0ULè

	)

6108 
	#SPIS_ORC_ORC_Msk
 (0xFFUL << 
SPIS_ORC_ORC_Pos
è

	)

6114 
	#SPIS_POWER_POWER_Pos
 (0ULè

	)

6115 
	#SPIS_POWER_POWER_Msk
 (0x1UL << 
SPIS_POWER_POWER_Pos
è

	)

6116 
	#SPIS_POWER_POWER_Di§bËd
 (0ULè

	)

6117 
	#SPIS_POWER_POWER_EÇbËd
 (1ULè

	)

6127 
	#TEMP_INTENSET_DATARDY_Pos
 (0ULè

	)

6128 
	#TEMP_INTENSET_DATARDY_Msk
 (0x1UL << 
TEMP_INTENSET_DATARDY_Pos
è

	)

6129 
	#TEMP_INTENSET_DATARDY_Di§bËd
 (0ULè

	)

6130 
	#TEMP_INTENSET_DATARDY_EÇbËd
 (1ULè

	)

6131 
	#TEMP_INTENSET_DATARDY_S‘
 (1ULè

	)

6137 
	#TEMP_INTENCLR_DATARDY_Pos
 (0ULè

	)

6138 
	#TEMP_INTENCLR_DATARDY_Msk
 (0x1UL << 
TEMP_INTENCLR_DATARDY_Pos
è

	)

6139 
	#TEMP_INTENCLR_DATARDY_Di§bËd
 (0ULè

	)

6140 
	#TEMP_INTENCLR_DATARDY_EÇbËd
 (1ULè

	)

6141 
	#TEMP_INTENCLR_DATARDY_CË¬
 (1ULè

	)

6147 
	#TEMP_POWER_POWER_Pos
 (0ULè

	)

6148 
	#TEMP_POWER_POWER_Msk
 (0x1UL << 
TEMP_POWER_POWER_Pos
è

	)

6149 
	#TEMP_POWER_POWER_Di§bËd
 (0ULè

	)

6150 
	#TEMP_POWER_POWER_EÇbËd
 (1ULè

	)

6160 
	#TIMER_SHORTS_COMPARE3_STOP_Pos
 (11ULè

	)

6161 
	#TIMER_SHORTS_COMPARE3_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_STOP_Pos
è

	)

6162 
	#TIMER_SHORTS_COMPARE3_STOP_Di§bËd
 (0ULè

	)

6163 
	#TIMER_SHORTS_COMPARE3_STOP_EÇbËd
 (1ULè

	)

6166 
	#TIMER_SHORTS_COMPARE2_STOP_Pos
 (10ULè

	)

6167 
	#TIMER_SHORTS_COMPARE2_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_STOP_Pos
è

	)

6168 
	#TIMER_SHORTS_COMPARE2_STOP_Di§bËd
 (0ULè

	)

6169 
	#TIMER_SHORTS_COMPARE2_STOP_EÇbËd
 (1ULè

	)

6172 
	#TIMER_SHORTS_COMPARE1_STOP_Pos
 (9ULè

	)

6173 
	#TIMER_SHORTS_COMPARE1_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_STOP_Pos
è

	)

6174 
	#TIMER_SHORTS_COMPARE1_STOP_Di§bËd
 (0ULè

	)

6175 
	#TIMER_SHORTS_COMPARE1_STOP_EÇbËd
 (1ULè

	)

6178 
	#TIMER_SHORTS_COMPARE0_STOP_Pos
 (8ULè

	)

6179 
	#TIMER_SHORTS_COMPARE0_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_STOP_Pos
è

	)

6180 
	#TIMER_SHORTS_COMPARE0_STOP_Di§bËd
 (0ULè

	)

6181 
	#TIMER_SHORTS_COMPARE0_STOP_EÇbËd
 (1ULè

	)

6184 
	#TIMER_SHORTS_COMPARE3_CLEAR_Pos
 (3ULè

	)

6185 
	#TIMER_SHORTS_COMPARE3_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_CLEAR_Pos
è

	)

6186 
	#TIMER_SHORTS_COMPARE3_CLEAR_Di§bËd
 (0ULè

	)

6187 
	#TIMER_SHORTS_COMPARE3_CLEAR_EÇbËd
 (1ULè

	)

6190 
	#TIMER_SHORTS_COMPARE2_CLEAR_Pos
 (2ULè

	)

6191 
	#TIMER_SHORTS_COMPARE2_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_CLEAR_Pos
è

	)

6192 
	#TIMER_SHORTS_COMPARE2_CLEAR_Di§bËd
 (0ULè

	)

6193 
	#TIMER_SHORTS_COMPARE2_CLEAR_EÇbËd
 (1ULè

	)

6196 
	#TIMER_SHORTS_COMPARE1_CLEAR_Pos
 (1ULè

	)

6197 
	#TIMER_SHORTS_COMPARE1_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_CLEAR_Pos
è

	)

6198 
	#TIMER_SHORTS_COMPARE1_CLEAR_Di§bËd
 (0ULè

	)

6199 
	#TIMER_SHORTS_COMPARE1_CLEAR_EÇbËd
 (1ULè

	)

6202 
	#TIMER_SHORTS_COMPARE0_CLEAR_Pos
 (0ULè

	)

6203 
	#TIMER_SHORTS_COMPARE0_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_CLEAR_Pos
è

	)

6204 
	#TIMER_SHORTS_COMPARE0_CLEAR_Di§bËd
 (0ULè

	)

6205 
	#TIMER_SHORTS_COMPARE0_CLEAR_EÇbËd
 (1ULè

	)

6211 
	#TIMER_INTENSET_COMPARE3_Pos
 (19ULè

	)

6212 
	#TIMER_INTENSET_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE3_Pos
è

	)

6213 
	#TIMER_INTENSET_COMPARE3_Di§bËd
 (0ULè

	)

6214 
	#TIMER_INTENSET_COMPARE3_EÇbËd
 (1ULè

	)

6215 
	#TIMER_INTENSET_COMPARE3_S‘
 (1ULè

	)

6218 
	#TIMER_INTENSET_COMPARE2_Pos
 (18ULè

	)

6219 
	#TIMER_INTENSET_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE2_Pos
è

	)

6220 
	#TIMER_INTENSET_COMPARE2_Di§bËd
 (0ULè

	)

6221 
	#TIMER_INTENSET_COMPARE2_EÇbËd
 (1ULè

	)

6222 
	#TIMER_INTENSET_COMPARE2_S‘
 (1ULè

	)

6225 
	#TIMER_INTENSET_COMPARE1_Pos
 (17ULè

	)

6226 
	#TIMER_INTENSET_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE1_Pos
è

	)

6227 
	#TIMER_INTENSET_COMPARE1_Di§bËd
 (0ULè

	)

6228 
	#TIMER_INTENSET_COMPARE1_EÇbËd
 (1ULè

	)

6229 
	#TIMER_INTENSET_COMPARE1_S‘
 (1ULè

	)

6232 
	#TIMER_INTENSET_COMPARE0_Pos
 (16ULè

	)

6233 
	#TIMER_INTENSET_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE0_Pos
è

	)

6234 
	#TIMER_INTENSET_COMPARE0_Di§bËd
 (0ULè

	)

6235 
	#TIMER_INTENSET_COMPARE0_EÇbËd
 (1ULè

	)

6236 
	#TIMER_INTENSET_COMPARE0_S‘
 (1ULè

	)

6242 
	#TIMER_INTENCLR_COMPARE3_Pos
 (19ULè

	)

6243 
	#TIMER_INTENCLR_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE3_Pos
è

	)

6244 
	#TIMER_INTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

6245 
	#TIMER_INTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

6246 
	#TIMER_INTENCLR_COMPARE3_CË¬
 (1ULè

	)

6249 
	#TIMER_INTENCLR_COMPARE2_Pos
 (18ULè

	)

6250 
	#TIMER_INTENCLR_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE2_Pos
è

	)

6251 
	#TIMER_INTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

6252 
	#TIMER_INTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

6253 
	#TIMER_INTENCLR_COMPARE2_CË¬
 (1ULè

	)

6256 
	#TIMER_INTENCLR_COMPARE1_Pos
 (17ULè

	)

6257 
	#TIMER_INTENCLR_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE1_Pos
è

	)

6258 
	#TIMER_INTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

6259 
	#TIMER_INTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

6260 
	#TIMER_INTENCLR_COMPARE1_CË¬
 (1ULè

	)

6263 
	#TIMER_INTENCLR_COMPARE0_Pos
 (16ULè

	)

6264 
	#TIMER_INTENCLR_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE0_Pos
è

	)

6265 
	#TIMER_INTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

6266 
	#TIMER_INTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

6267 
	#TIMER_INTENCLR_COMPARE0_CË¬
 (1ULè

	)

6273 
	#TIMER_MODE_MODE_Pos
 (0ULè

	)

6274 
	#TIMER_MODE_MODE_Msk
 (0x1UL << 
TIMER_MODE_MODE_Pos
è

	)

6275 
	#TIMER_MODE_MODE_Tim”
 (0ULè

	)

6276 
	#TIMER_MODE_MODE_CouÁ”
 (1ULè

	)

6282 
	#TIMER_BITMODE_BITMODE_Pos
 (0ULè

	)

6283 
	#TIMER_BITMODE_BITMODE_Msk
 (0x3UL << 
TIMER_BITMODE_BITMODE_Pos
è

	)

6284 
	#TIMER_BITMODE_BITMODE_16B™
 (0x00ULè

	)

6285 
	#TIMER_BITMODE_BITMODE_08B™
 (0x01ULè

	)

6286 
	#TIMER_BITMODE_BITMODE_24B™
 (0x02ULè

	)

6287 
	#TIMER_BITMODE_BITMODE_32B™
 (0x03ULè

	)

6293 
	#TIMER_PRESCALER_PRESCALER_Pos
 (0ULè

	)

6294 
	#TIMER_PRESCALER_PRESCALER_Msk
 (0xFUL << 
TIMER_PRESCALER_PRESCALER_Pos
è

	)

6300 
	#TIMER_POWER_POWER_Pos
 (0ULè

	)

6301 
	#TIMER_POWER_POWER_Msk
 (0x1UL << 
TIMER_POWER_POWER_Pos
è

	)

6302 
	#TIMER_POWER_POWER_Di§bËd
 (0ULè

	)

6303 
	#TIMER_POWER_POWER_EÇbËd
 (1ULè

	)

6313 
	#TWI_SHORTS_BB_STOP_Pos
 (1ULè

	)

6314 
	#TWI_SHORTS_BB_STOP_Msk
 (0x1UL << 
TWI_SHORTS_BB_STOP_Pos
è

	)

6315 
	#TWI_SHORTS_BB_STOP_Di§bËd
 (0ULè

	)

6316 
	#TWI_SHORTS_BB_STOP_EÇbËd
 (1ULè

	)

6319 
	#TWI_SHORTS_BB_SUSPEND_Pos
 (0ULè

	)

6320 
	#TWI_SHORTS_BB_SUSPEND_Msk
 (0x1UL << 
TWI_SHORTS_BB_SUSPEND_Pos
è

	)

6321 
	#TWI_SHORTS_BB_SUSPEND_Di§bËd
 (0ULè

	)

6322 
	#TWI_SHORTS_BB_SUSPEND_EÇbËd
 (1ULè

	)

6328 
	#TWI_INTENSET_SUSPENDED_Pos
 (18ULè

	)

6329 
	#TWI_INTENSET_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENSET_SUSPENDED_Pos
è

	)

6330 
	#TWI_INTENSET_SUSPENDED_Di§bËd
 (0ULè

	)

6331 
	#TWI_INTENSET_SUSPENDED_EÇbËd
 (1ULè

	)

6332 
	#TWI_INTENSET_SUSPENDED_S‘
 (1ULè

	)

6335 
	#TWI_INTENSET_BB_Pos
 (14ULè

	)

6336 
	#TWI_INTENSET_BB_Msk
 (0x1UL << 
TWI_INTENSET_BB_Pos
è

	)

6337 
	#TWI_INTENSET_BB_Di§bËd
 (0ULè

	)

6338 
	#TWI_INTENSET_BB_EÇbËd
 (1ULè

	)

6339 
	#TWI_INTENSET_BB_S‘
 (1ULè

	)

6342 
	#TWI_INTENSET_ERROR_Pos
 (9ULè

	)

6343 
	#TWI_INTENSET_ERROR_Msk
 (0x1UL << 
TWI_INTENSET_ERROR_Pos
è

	)

6344 
	#TWI_INTENSET_ERROR_Di§bËd
 (0ULè

	)

6345 
	#TWI_INTENSET_ERROR_EÇbËd
 (1ULè

	)

6346 
	#TWI_INTENSET_ERROR_S‘
 (1ULè

	)

6349 
	#TWI_INTENSET_TXDSENT_Pos
 (7ULè

	)

6350 
	#TWI_INTENSET_TXDSENT_Msk
 (0x1UL << 
TWI_INTENSET_TXDSENT_Pos
è

	)

6351 
	#TWI_INTENSET_TXDSENT_Di§bËd
 (0ULè

	)

6352 
	#TWI_INTENSET_TXDSENT_EÇbËd
 (1ULè

	)

6353 
	#TWI_INTENSET_TXDSENT_S‘
 (1ULè

	)

6356 
	#TWI_INTENSET_RXDREADY_Pos
 (2ULè

	)

6357 
	#TWI_INTENSET_RXDREADY_Msk
 (0x1UL << 
TWI_INTENSET_RXDREADY_Pos
è

	)

6358 
	#TWI_INTENSET_RXDREADY_Di§bËd
 (0ULè

	)

6359 
	#TWI_INTENSET_RXDREADY_EÇbËd
 (1ULè

	)

6360 
	#TWI_INTENSET_RXDREADY_S‘
 (1ULè

	)

6363 
	#TWI_INTENSET_STOPPED_Pos
 (1ULè

	)

6364 
	#TWI_INTENSET_STOPPED_Msk
 (0x1UL << 
TWI_INTENSET_STOPPED_Pos
è

	)

6365 
	#TWI_INTENSET_STOPPED_Di§bËd
 (0ULè

	)

6366 
	#TWI_INTENSET_STOPPED_EÇbËd
 (1ULè

	)

6367 
	#TWI_INTENSET_STOPPED_S‘
 (1ULè

	)

6373 
	#TWI_INTENCLR_SUSPENDED_Pos
 (18ULè

	)

6374 
	#TWI_INTENCLR_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENCLR_SUSPENDED_Pos
è

	)

6375 
	#TWI_INTENCLR_SUSPENDED_Di§bËd
 (0ULè

	)

6376 
	#TWI_INTENCLR_SUSPENDED_EÇbËd
 (1ULè

	)

6377 
	#TWI_INTENCLR_SUSPENDED_CË¬
 (1ULè

	)

6380 
	#TWI_INTENCLR_BB_Pos
 (14ULè

	)

6381 
	#TWI_INTENCLR_BB_Msk
 (0x1UL << 
TWI_INTENCLR_BB_Pos
è

	)

6382 
	#TWI_INTENCLR_BB_Di§bËd
 (0ULè

	)

6383 
	#TWI_INTENCLR_BB_EÇbËd
 (1ULè

	)

6384 
	#TWI_INTENCLR_BB_CË¬
 (1ULè

	)

6387 
	#TWI_INTENCLR_ERROR_Pos
 (9ULè

	)

6388 
	#TWI_INTENCLR_ERROR_Msk
 (0x1UL << 
TWI_INTENCLR_ERROR_Pos
è

	)

6389 
	#TWI_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

6390 
	#TWI_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

6391 
	#TWI_INTENCLR_ERROR_CË¬
 (1ULè

	)

6394 
	#TWI_INTENCLR_TXDSENT_Pos
 (7ULè

	)

6395 
	#TWI_INTENCLR_TXDSENT_Msk
 (0x1UL << 
TWI_INTENCLR_TXDSENT_Pos
è

	)

6396 
	#TWI_INTENCLR_TXDSENT_Di§bËd
 (0ULè

	)

6397 
	#TWI_INTENCLR_TXDSENT_EÇbËd
 (1ULè

	)

6398 
	#TWI_INTENCLR_TXDSENT_CË¬
 (1ULè

	)

6401 
	#TWI_INTENCLR_RXDREADY_Pos
 (2ULè

	)

6402 
	#TWI_INTENCLR_RXDREADY_Msk
 (0x1UL << 
TWI_INTENCLR_RXDREADY_Pos
è

	)

6403 
	#TWI_INTENCLR_RXDREADY_Di§bËd
 (0ULè

	)

6404 
	#TWI_INTENCLR_RXDREADY_EÇbËd
 (1ULè

	)

6405 
	#TWI_INTENCLR_RXDREADY_CË¬
 (1ULè

	)

6408 
	#TWI_INTENCLR_STOPPED_Pos
 (1ULè

	)

6409 
	#TWI_INTENCLR_STOPPED_Msk
 (0x1UL << 
TWI_INTENCLR_STOPPED_Pos
è

	)

6410 
	#TWI_INTENCLR_STOPPED_Di§bËd
 (0ULè

	)

6411 
	#TWI_INTENCLR_STOPPED_EÇbËd
 (1ULè

	)

6412 
	#TWI_INTENCLR_STOPPED_CË¬
 (1ULè

	)

6418 
	#TWI_ERRORSRC_DNACK_Pos
 (2ULè

	)

6419 
	#TWI_ERRORSRC_DNACK_Msk
 (0x1UL << 
TWI_ERRORSRC_DNACK_Pos
è

	)

6420 
	#TWI_ERRORSRC_DNACK_NÙP»£Á
 (0ULè

	)

6421 
	#TWI_ERRORSRC_DNACK_P»£Á
 (1ULè

	)

6422 
	#TWI_ERRORSRC_DNACK_CË¬
 (1ULè

	)

6425 
	#TWI_ERRORSRC_ANACK_Pos
 (1ULè

	)

6426 
	#TWI_ERRORSRC_ANACK_Msk
 (0x1UL << 
TWI_ERRORSRC_ANACK_Pos
è

	)

6427 
	#TWI_ERRORSRC_ANACK_NÙP»£Á
 (0ULè

	)

6428 
	#TWI_ERRORSRC_ANACK_P»£Á
 (1ULè

	)

6429 
	#TWI_ERRORSRC_ANACK_CË¬
 (1ULè

	)

6435 
	#TWI_ENABLE_ENABLE_Pos
 (0ULè

	)

6436 
	#TWI_ENABLE_ENABLE_Msk
 (0x7UL << 
TWI_ENABLE_ENABLE_Pos
è

	)

6437 
	#TWI_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6438 
	#TWI_ENABLE_ENABLE_EÇbËd
 (0x05ULè

	)

6444 
	#TWI_RXD_RXD_Pos
 (0ULè

	)

6445 
	#TWI_RXD_RXD_Msk
 (0xFFUL << 
TWI_RXD_RXD_Pos
è

	)

6451 
	#TWI_TXD_TXD_Pos
 (0ULè

	)

6452 
	#TWI_TXD_TXD_Msk
 (0xFFUL << 
TWI_TXD_TXD_Pos
è

	)

6458 
	#TWI_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

6459 
	#TWI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
TWI_FREQUENCY_FREQUENCY_Pos
è

	)

6460 
	#TWI_FREQUENCY_FREQUENCY_K100
 (0x01980000ULè

	)

6461 
	#TWI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

6462 
	#TWI_FREQUENCY_FREQUENCY_K400
 (0x06680000ULè

	)

6468 
	#TWI_ADDRESS_ADDRESS_Pos
 (0ULè

	)

6469 
	#TWI_ADDRESS_ADDRESS_Msk
 (0x7FUL << 
TWI_ADDRESS_ADDRESS_Pos
è

	)

6475 
	#TWI_POWER_POWER_Pos
 (0ULè

	)

6476 
	#TWI_POWER_POWER_Msk
 (0x1UL << 
TWI_POWER_POWER_Pos
è

	)

6477 
	#TWI_POWER_POWER_Di§bËd
 (0ULè

	)

6478 
	#TWI_POWER_POWER_EÇbËd
 (1ULè

	)

6488 
	#UART_SHORTS_NCTS_STOPRX_Pos
 (4ULè

	)

6489 
	#UART_SHORTS_NCTS_STOPRX_Msk
 (0x1UL << 
UART_SHORTS_NCTS_STOPRX_Pos
è

	)

6490 
	#UART_SHORTS_NCTS_STOPRX_Di§bËd
 (0ULè

	)

6491 
	#UART_SHORTS_NCTS_STOPRX_EÇbËd
 (1ULè

	)

6494 
	#UART_SHORTS_CTS_STARTRX_Pos
 (3ULè

	)

6495 
	#UART_SHORTS_CTS_STARTRX_Msk
 (0x1UL << 
UART_SHORTS_CTS_STARTRX_Pos
è

	)

6496 
	#UART_SHORTS_CTS_STARTRX_Di§bËd
 (0ULè

	)

6497 
	#UART_SHORTS_CTS_STARTRX_EÇbËd
 (1ULè

	)

6503 
	#UART_INTENSET_RXTO_Pos
 (17ULè

	)

6504 
	#UART_INTENSET_RXTO_Msk
 (0x1UL << 
UART_INTENSET_RXTO_Pos
è

	)

6505 
	#UART_INTENSET_RXTO_Di§bËd
 (0ULè

	)

6506 
	#UART_INTENSET_RXTO_EÇbËd
 (1ULè

	)

6507 
	#UART_INTENSET_RXTO_S‘
 (1ULè

	)

6510 
	#UART_INTENSET_ERROR_Pos
 (9ULè

	)

6511 
	#UART_INTENSET_ERROR_Msk
 (0x1UL << 
UART_INTENSET_ERROR_Pos
è

	)

6512 
	#UART_INTENSET_ERROR_Di§bËd
 (0ULè

	)

6513 
	#UART_INTENSET_ERROR_EÇbËd
 (1ULè

	)

6514 
	#UART_INTENSET_ERROR_S‘
 (1ULè

	)

6517 
	#UART_INTENSET_TXDRDY_Pos
 (7ULè

	)

6518 
	#UART_INTENSET_TXDRDY_Msk
 (0x1UL << 
UART_INTENSET_TXDRDY_Pos
è

	)

6519 
	#UART_INTENSET_TXDRDY_Di§bËd
 (0ULè

	)

6520 
	#UART_INTENSET_TXDRDY_EÇbËd
 (1ULè

	)

6521 
	#UART_INTENSET_TXDRDY_S‘
 (1ULè

	)

6524 
	#UART_INTENSET_RXDRDY_Pos
 (2ULè

	)

6525 
	#UART_INTENSET_RXDRDY_Msk
 (0x1UL << 
UART_INTENSET_RXDRDY_Pos
è

	)

6526 
	#UART_INTENSET_RXDRDY_Di§bËd
 (0ULè

	)

6527 
	#UART_INTENSET_RXDRDY_EÇbËd
 (1ULè

	)

6528 
	#UART_INTENSET_RXDRDY_S‘
 (1ULè

	)

6531 
	#UART_INTENSET_NCTS_Pos
 (1ULè

	)

6532 
	#UART_INTENSET_NCTS_Msk
 (0x1UL << 
UART_INTENSET_NCTS_Pos
è

	)

6533 
	#UART_INTENSET_NCTS_Di§bËd
 (0ULè

	)

6534 
	#UART_INTENSET_NCTS_EÇbËd
 (1ULè

	)

6535 
	#UART_INTENSET_NCTS_S‘
 (1ULè

	)

6538 
	#UART_INTENSET_CTS_Pos
 (0ULè

	)

6539 
	#UART_INTENSET_CTS_Msk
 (0x1UL << 
UART_INTENSET_CTS_Pos
è

	)

6540 
	#UART_INTENSET_CTS_Di§bËd
 (0ULè

	)

6541 
	#UART_INTENSET_CTS_EÇbËd
 (1ULè

	)

6542 
	#UART_INTENSET_CTS_S‘
 (1ULè

	)

6548 
	#UART_INTENCLR_RXTO_Pos
 (17ULè

	)

6549 
	#UART_INTENCLR_RXTO_Msk
 (0x1UL << 
UART_INTENCLR_RXTO_Pos
è

	)

6550 
	#UART_INTENCLR_RXTO_Di§bËd
 (0ULè

	)

6551 
	#UART_INTENCLR_RXTO_EÇbËd
 (1ULè

	)

6552 
	#UART_INTENCLR_RXTO_CË¬
 (1ULè

	)

6555 
	#UART_INTENCLR_ERROR_Pos
 (9ULè

	)

6556 
	#UART_INTENCLR_ERROR_Msk
 (0x1UL << 
UART_INTENCLR_ERROR_Pos
è

	)

6557 
	#UART_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

6558 
	#UART_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

6559 
	#UART_INTENCLR_ERROR_CË¬
 (1ULè

	)

6562 
	#UART_INTENCLR_TXDRDY_Pos
 (7ULè

	)

6563 
	#UART_INTENCLR_TXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_TXDRDY_Pos
è

	)

6564 
	#UART_INTENCLR_TXDRDY_Di§bËd
 (0ULè

	)

6565 
	#UART_INTENCLR_TXDRDY_EÇbËd
 (1ULè

	)

6566 
	#UART_INTENCLR_TXDRDY_CË¬
 (1ULè

	)

6569 
	#UART_INTENCLR_RXDRDY_Pos
 (2ULè

	)

6570 
	#UART_INTENCLR_RXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_RXDRDY_Pos
è

	)

6571 
	#UART_INTENCLR_RXDRDY_Di§bËd
 (0ULè

	)

6572 
	#UART_INTENCLR_RXDRDY_EÇbËd
 (1ULè

	)

6573 
	#UART_INTENCLR_RXDRDY_CË¬
 (1ULè

	)

6576 
	#UART_INTENCLR_NCTS_Pos
 (1ULè

	)

6577 
	#UART_INTENCLR_NCTS_Msk
 (0x1UL << 
UART_INTENCLR_NCTS_Pos
è

	)

6578 
	#UART_INTENCLR_NCTS_Di§bËd
 (0ULè

	)

6579 
	#UART_INTENCLR_NCTS_EÇbËd
 (1ULè

	)

6580 
	#UART_INTENCLR_NCTS_CË¬
 (1ULè

	)

6583 
	#UART_INTENCLR_CTS_Pos
 (0ULè

	)

6584 
	#UART_INTENCLR_CTS_Msk
 (0x1UL << 
UART_INTENCLR_CTS_Pos
è

	)

6585 
	#UART_INTENCLR_CTS_Di§bËd
 (0ULè

	)

6586 
	#UART_INTENCLR_CTS_EÇbËd
 (1ULè

	)

6587 
	#UART_INTENCLR_CTS_CË¬
 (1ULè

	)

6593 
	#UART_ERRORSRC_BREAK_Pos
 (3ULè

	)

6594 
	#UART_ERRORSRC_BREAK_Msk
 (0x1UL << 
UART_ERRORSRC_BREAK_Pos
è

	)

6595 
	#UART_ERRORSRC_BREAK_NÙP»£Á
 (0ULè

	)

6596 
	#UART_ERRORSRC_BREAK_P»£Á
 (1ULè

	)

6597 
	#UART_ERRORSRC_BREAK_CË¬
 (1ULè

	)

6600 
	#UART_ERRORSRC_FRAMING_Pos
 (2ULè

	)

6601 
	#UART_ERRORSRC_FRAMING_Msk
 (0x1UL << 
UART_ERRORSRC_FRAMING_Pos
è

	)

6602 
	#UART_ERRORSRC_FRAMING_NÙP»£Á
 (0ULè

	)

6603 
	#UART_ERRORSRC_FRAMING_P»£Á
 (1ULè

	)

6604 
	#UART_ERRORSRC_FRAMING_CË¬
 (1ULè

	)

6607 
	#UART_ERRORSRC_PARITY_Pos
 (1ULè

	)

6608 
	#UART_ERRORSRC_PARITY_Msk
 (0x1UL << 
UART_ERRORSRC_PARITY_Pos
è

	)

6609 
	#UART_ERRORSRC_PARITY_NÙP»£Á
 (0ULè

	)

6610 
	#UART_ERRORSRC_PARITY_P»£Á
 (1ULè

	)

6611 
	#UART_ERRORSRC_PARITY_CË¬
 (1ULè

	)

6614 
	#UART_ERRORSRC_OVERRUN_Pos
 (0ULè

	)

6615 
	#UART_ERRORSRC_OVERRUN_Msk
 (0x1UL << 
UART_ERRORSRC_OVERRUN_Pos
è

	)

6616 
	#UART_ERRORSRC_OVERRUN_NÙP»£Á
 (0ULè

	)

6617 
	#UART_ERRORSRC_OVERRUN_P»£Á
 (1ULè

	)

6618 
	#UART_ERRORSRC_OVERRUN_CË¬
 (1ULè

	)

6624 
	#UART_ENABLE_ENABLE_Pos
 (0ULè

	)

6625 
	#UART_ENABLE_ENABLE_Msk
 (0x7UL << 
UART_ENABLE_ENABLE_Pos
è

	)

6626 
	#UART_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6627 
	#UART_ENABLE_ENABLE_EÇbËd
 (0x04ULè

	)

6633 
	#UART_RXD_RXD_Pos
 (0ULè

	)

6634 
	#UART_RXD_RXD_Msk
 (0xFFUL << 
UART_RXD_RXD_Pos
è

	)

6640 
	#UART_TXD_TXD_Pos
 (0ULè

	)

6641 
	#UART_TXD_TXD_Msk
 (0xFFUL << 
UART_TXD_TXD_Pos
è

	)

6647 
	#UART_BAUDRATE_BAUDRATE_Pos
 (0ULè

	)

6648 
	#UART_BAUDRATE_BAUDRATE_Msk
 (0xFFFFFFFFUL << 
UART_BAUDRATE_BAUDRATE_Pos
è

	)

6649 
	#UART_BAUDRATE_BAUDRATE_Baud1200
 (0x0004F000ULè

	)

6650 
	#UART_BAUDRATE_BAUDRATE_Baud2400
 (0x0009D000ULè

	)

6651 
	#UART_BAUDRATE_BAUDRATE_Baud4800
 (0x0013B000ULè

	)

6652 
	#UART_BAUDRATE_BAUDRATE_Baud9600
 (0x00275000ULè

	)

6653 
	#UART_BAUDRATE_BAUDRATE_Baud14400
 (0x003B0000ULè

	)

6654 
	#UART_BAUDRATE_BAUDRATE_Baud19200
 (0x004EA000ULè

	)

6655 
	#UART_BAUDRATE_BAUDRATE_Baud28800
 (0x0075F000ULè

	)

6656 
	#UART_BAUDRATE_BAUDRATE_Baud38400
 (0x009D5000ULè

	)

6657 
	#UART_BAUDRATE_BAUDRATE_Baud57600
 (0x00EBF000ULè

	)

6658 
	#UART_BAUDRATE_BAUDRATE_Baud76800
 (0x013A9000ULè

	)

6659 
	#UART_BAUDRATE_BAUDRATE_Baud115200
 (0x01D7E000ULè

	)

6660 
	#UART_BAUDRATE_BAUDRATE_Baud230400
 (0x03AFB000ULè

	)

6661 
	#UART_BAUDRATE_BAUDRATE_Baud250000
 (0x04000000ULè

	)

6662 
	#UART_BAUDRATE_BAUDRATE_Baud460800
 (0x075F7000ULè

	)

6663 
	#UART_BAUDRATE_BAUDRATE_Baud921600
 (0x0EBEDFA4ULè

	)

6664 
	#UART_BAUDRATE_BAUDRATE_Baud1M
 (0x10000000ULè

	)

6670 
	#UART_CONFIG_PARITY_Pos
 (1ULè

	)

6671 
	#UART_CONFIG_PARITY_Msk
 (0x7UL << 
UART_CONFIG_PARITY_Pos
è

	)

6672 
	#UART_CONFIG_PARITY_Exþuded
 (0ULè

	)

6673 
	#UART_CONFIG_PARITY_Inþuded
 (7ULè

	)

6676 
	#UART_CONFIG_HWFC_Pos
 (0ULè

	)

6677 
	#UART_CONFIG_HWFC_Msk
 (0x1UL << 
UART_CONFIG_HWFC_Pos
è

	)

6678 
	#UART_CONFIG_HWFC_Di§bËd
 (0ULè

	)

6679 
	#UART_CONFIG_HWFC_EÇbËd
 (1ULè

	)

6685 
	#UART_POWER_POWER_Pos
 (0ULè

	)

6686 
	#UART_POWER_POWER_Msk
 (0x1UL << 
UART_POWER_POWER_Pos
è

	)

6687 
	#UART_POWER_POWER_Di§bËd
 (0ULè

	)

6688 
	#UART_POWER_POWER_EÇbËd
 (1ULè

	)

6698 
	#UICR_RBPCONF_PALL_Pos
 (8ULè

	)

6699 
	#UICR_RBPCONF_PALL_Msk
 (0xFFUL << 
UICR_RBPCONF_PALL_Pos
è

	)

6700 
	#UICR_RBPCONF_PALL_Di§bËd
 (0xFFULè

	)

6701 
	#UICR_RBPCONF_PALL_EÇbËd
 (0x00ULè

	)

6704 
	#UICR_RBPCONF_PR0_Pos
 (0ULè

	)

6705 
	#UICR_RBPCONF_PR0_Msk
 (0xFFUL << 
UICR_RBPCONF_PR0_Pos
è

	)

6706 
	#UICR_RBPCONF_PR0_Di§bËd
 (0xFFULè

	)

6707 
	#UICR_RBPCONF_PR0_EÇbËd
 (0x00ULè

	)

6713 
	#UICR_XTALFREQ_XTALFREQ_Pos
 (0ULè

	)

6714 
	#UICR_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
UICR_XTALFREQ_XTALFREQ_Pos
è

	)

6715 
	#UICR_XTALFREQ_XTALFREQ_16MHz
 (0xFFULè

	)

6716 
	#UICR_XTALFREQ_XTALFREQ_32MHz
 (0x00ULè

	)

6722 
	#UICR_FWID_FWID_Pos
 (0ULè

	)

6723 
	#UICR_FWID_FWID_Msk
 (0xFFFFUL << 
UICR_FWID_FWID_Pos
è

	)

6733 
	#WDT_INTENSET_TIMEOUT_Pos
 (0ULè

	)

6734 
	#WDT_INTENSET_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENSET_TIMEOUT_Pos
è

	)

6735 
	#WDT_INTENSET_TIMEOUT_Di§bËd
 (0ULè

	)

6736 
	#WDT_INTENSET_TIMEOUT_EÇbËd
 (1ULè

	)

6737 
	#WDT_INTENSET_TIMEOUT_S‘
 (1ULè

	)

6743 
	#WDT_INTENCLR_TIMEOUT_Pos
 (0ULè

	)

6744 
	#WDT_INTENCLR_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENCLR_TIMEOUT_Pos
è

	)

6745 
	#WDT_INTENCLR_TIMEOUT_Di§bËd
 (0ULè

	)

6746 
	#WDT_INTENCLR_TIMEOUT_EÇbËd
 (1ULè

	)

6747 
	#WDT_INTENCLR_TIMEOUT_CË¬
 (1ULè

	)

6753 
	#WDT_RUNSTATUS_RUNSTATUS_Pos
 (0ULè

	)

6754 
	#WDT_RUNSTATUS_RUNSTATUS_Msk
 (0x1UL << 
WDT_RUNSTATUS_RUNSTATUS_Pos
è

	)

6755 
	#WDT_RUNSTATUS_RUNSTATUS_NÙRuÂšg
 (0ULè

	)

6756 
	#WDT_RUNSTATUS_RUNSTATUS_RuÂšg
 (1ULè

	)

6762 
	#WDT_REQSTATUS_RR7_Pos
 (7ULè

	)

6763 
	#WDT_REQSTATUS_RR7_Msk
 (0x1UL << 
WDT_REQSTATUS_RR7_Pos
è

	)

6764 
	#WDT_REQSTATUS_RR7_Di§bËdOrReque¡ed
 (0ULè

	)

6765 
	#WDT_REQSTATUS_RR7_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6768 
	#WDT_REQSTATUS_RR6_Pos
 (6ULè

	)

6769 
	#WDT_REQSTATUS_RR6_Msk
 (0x1UL << 
WDT_REQSTATUS_RR6_Pos
è

	)

6770 
	#WDT_REQSTATUS_RR6_Di§bËdOrReque¡ed
 (0ULè

	)

6771 
	#WDT_REQSTATUS_RR6_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6774 
	#WDT_REQSTATUS_RR5_Pos
 (5ULè

	)

6775 
	#WDT_REQSTATUS_RR5_Msk
 (0x1UL << 
WDT_REQSTATUS_RR5_Pos
è

	)

6776 
	#WDT_REQSTATUS_RR5_Di§bËdOrReque¡ed
 (0ULè

	)

6777 
	#WDT_REQSTATUS_RR5_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6780 
	#WDT_REQSTATUS_RR4_Pos
 (4ULè

	)

6781 
	#WDT_REQSTATUS_RR4_Msk
 (0x1UL << 
WDT_REQSTATUS_RR4_Pos
è

	)

6782 
	#WDT_REQSTATUS_RR4_Di§bËdOrReque¡ed
 (0ULè

	)

6783 
	#WDT_REQSTATUS_RR4_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6786 
	#WDT_REQSTATUS_RR3_Pos
 (3ULè

	)

6787 
	#WDT_REQSTATUS_RR3_Msk
 (0x1UL << 
WDT_REQSTATUS_RR3_Pos
è

	)

6788 
	#WDT_REQSTATUS_RR3_Di§bËdOrReque¡ed
 (0ULè

	)

6789 
	#WDT_REQSTATUS_RR3_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6792 
	#WDT_REQSTATUS_RR2_Pos
 (2ULè

	)

6793 
	#WDT_REQSTATUS_RR2_Msk
 (0x1UL << 
WDT_REQSTATUS_RR2_Pos
è

	)

6794 
	#WDT_REQSTATUS_RR2_Di§bËdOrReque¡ed
 (0ULè

	)

6795 
	#WDT_REQSTATUS_RR2_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6798 
	#WDT_REQSTATUS_RR1_Pos
 (1ULè

	)

6799 
	#WDT_REQSTATUS_RR1_Msk
 (0x1UL << 
WDT_REQSTATUS_RR1_Pos
è

	)

6800 
	#WDT_REQSTATUS_RR1_Di§bËdOrReque¡ed
 (0ULè

	)

6801 
	#WDT_REQSTATUS_RR1_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6804 
	#WDT_REQSTATUS_RR0_Pos
 (0ULè

	)

6805 
	#WDT_REQSTATUS_RR0_Msk
 (0x1UL << 
WDT_REQSTATUS_RR0_Pos
è

	)

6806 
	#WDT_REQSTATUS_RR0_Di§bËdOrReque¡ed
 (0ULè

	)

6807 
	#WDT_REQSTATUS_RR0_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6813 
	#WDT_RREN_RR7_Pos
 (7ULè

	)

6814 
	#WDT_RREN_RR7_Msk
 (0x1UL << 
WDT_RREN_RR7_Pos
è

	)

6815 
	#WDT_RREN_RR7_Di§bËd
 (0ULè

	)

6816 
	#WDT_RREN_RR7_EÇbËd
 (1ULè

	)

6819 
	#WDT_RREN_RR6_Pos
 (6ULè

	)

6820 
	#WDT_RREN_RR6_Msk
 (0x1UL << 
WDT_RREN_RR6_Pos
è

	)

6821 
	#WDT_RREN_RR6_Di§bËd
 (0ULè

	)

6822 
	#WDT_RREN_RR6_EÇbËd
 (1ULè

	)

6825 
	#WDT_RREN_RR5_Pos
 (5ULè

	)

6826 
	#WDT_RREN_RR5_Msk
 (0x1UL << 
WDT_RREN_RR5_Pos
è

	)

6827 
	#WDT_RREN_RR5_Di§bËd
 (0ULè

	)

6828 
	#WDT_RREN_RR5_EÇbËd
 (1ULè

	)

6831 
	#WDT_RREN_RR4_Pos
 (4ULè

	)

6832 
	#WDT_RREN_RR4_Msk
 (0x1UL << 
WDT_RREN_RR4_Pos
è

	)

6833 
	#WDT_RREN_RR4_Di§bËd
 (0ULè

	)

6834 
	#WDT_RREN_RR4_EÇbËd
 (1ULè

	)

6837 
	#WDT_RREN_RR3_Pos
 (3ULè

	)

6838 
	#WDT_RREN_RR3_Msk
 (0x1UL << 
WDT_RREN_RR3_Pos
è

	)

6839 
	#WDT_RREN_RR3_Di§bËd
 (0ULè

	)

6840 
	#WDT_RREN_RR3_EÇbËd
 (1ULè

	)

6843 
	#WDT_RREN_RR2_Pos
 (2ULè

	)

6844 
	#WDT_RREN_RR2_Msk
 (0x1UL << 
WDT_RREN_RR2_Pos
è

	)

6845 
	#WDT_RREN_RR2_Di§bËd
 (0ULè

	)

6846 
	#WDT_RREN_RR2_EÇbËd
 (1ULè

	)

6849 
	#WDT_RREN_RR1_Pos
 (1ULè

	)

6850 
	#WDT_RREN_RR1_Msk
 (0x1UL << 
WDT_RREN_RR1_Pos
è

	)

6851 
	#WDT_RREN_RR1_Di§bËd
 (0ULè

	)

6852 
	#WDT_RREN_RR1_EÇbËd
 (1ULè

	)

6855 
	#WDT_RREN_RR0_Pos
 (0ULè

	)

6856 
	#WDT_RREN_RR0_Msk
 (0x1UL << 
WDT_RREN_RR0_Pos
è

	)

6857 
	#WDT_RREN_RR0_Di§bËd
 (0ULè

	)

6858 
	#WDT_RREN_RR0_EÇbËd
 (1ULè

	)

6864 
	#WDT_CONFIG_HALT_Pos
 (3ULè

	)

6865 
	#WDT_CONFIG_HALT_Msk
 (0x1UL << 
WDT_CONFIG_HALT_Pos
è

	)

6866 
	#WDT_CONFIG_HALT_Pau£
 (0ULè

	)

6867 
	#WDT_CONFIG_HALT_Run
 (1ULè

	)

6870 
	#WDT_CONFIG_SLEEP_Pos
 (0ULè

	)

6871 
	#WDT_CONFIG_SLEEP_Msk
 (0x1UL << 
WDT_CONFIG_SLEEP_Pos
è

	)

6872 
	#WDT_CONFIG_SLEEP_Pau£
 (0ULè

	)

6873 
	#WDT_CONFIG_SLEEP_Run
 (1ULè

	)

6879 
	#WDT_RR_RR_Pos
 (0ULè

	)

6880 
	#WDT_RR_RR_Msk
 (0xFFFFFFFFUL << 
WDT_RR_RR_Pos
è

	)

6881 
	#WDT_RR_RR_R–ßd
 (0x6E524635ULè

	)

6887 
	#WDT_POWER_POWER_Pos
 (0ULè

	)

6888 
	#WDT_POWER_POWER_Msk
 (0x1UL << 
WDT_POWER_POWER_Pos
è

	)

6889 
	#WDT_POWER_POWER_Di§bËd
 (0ULè

	)

6890 
	#WDT_POWER_POWER_EÇbËd
 (1ULè

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\nrf51_deprecated.h

30 #iâdeà
NRF51_DEPRECATED_H


31 
	#NRF51_DEPRECATED_H


	)

42 
	#ERASEPCR0
 
ERASEPROTECTEDPAGE


	)

44 
	#ERASEPCR1
 
ERASEPAGE


	)

48 
	#LPCOMP_COMP_IRQHªdËr
 
LPCOMP_IRQHªdËr


	)

53 
	#MPU_PERR0_LPCOMP_COMP_Pos
 
MPU_PERR0_LPCOMP_Pos


	)

54 
	#MPU_PERR0_LPCOMP_COMP_Msk
 
MPU_PERR0_LPCOMP_Msk


	)

55 
	#MPU_PERR0_LPCOMP_COMP_InRegiÚ1
 
MPU_PERR0_LPCOMP_InRegiÚ1


	)

56 
	#MPU_PERR0_LPCOMP_COMP_InRegiÚ0
 
MPU_PERR0_LPCOMP_InRegiÚ0


	)

61 
	#POWER_RAMON_OFFRAM3_Pos
 (19UL)

	)

62 
	#POWER_RAMON_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM3_Pos
)

	)

63 
	#POWER_RAMON_OFFRAM3_RAM3Off
 (0UL)

	)

64 
	#POWER_RAMON_OFFRAM3_RAM3On
 (1UL)

	)

66 
	#POWER_RAMON_OFFRAM2_Pos
 (18UL)

	)

67 
	#POWER_RAMON_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM2_Pos
)

	)

68 
	#POWER_RAMON_OFFRAM2_RAM2Off
 (0UL)

	)

69 
	#POWER_RAMON_OFFRAM2_RAM2On
 (1UL)

	)

71 
	#POWER_RAMON_ONRAM3_Pos
 (3UL)

	)

72 
	#POWER_RAMON_ONRAM3_Msk
 (0x1UL << 
POWER_RAMON_ONRAM3_Pos
)

	)

73 
	#POWER_RAMON_ONRAM3_RAM3Off
 (0UL)

	)

74 
	#POWER_RAMON_ONRAM3_RAM3On
 (1UL)

	)

76 
	#POWER_RAMON_ONRAM2_Pos
 (2UL)

	)

77 
	#POWER_RAMON_ONRAM2_Msk
 (0x1UL << 
POWER_RAMON_ONRAM2_Pos
)

	)

78 
	#POWER_RAMON_ONRAM2_RAM2Off
 (0UL)

	)

79 
	#POWER_RAMON_ONRAM2_RAM2On
 (1UL)

	)

84 
	#RADIO_TXPOWER_TXPOWER_Neg40dBm
 
RADIO_TXPOWER_TXPOWER_Neg30dBm


	)

86 
	#RADIO_CRCCNF_SKIP_ADDR_Pos
 
RADIO_CRCCNF_SKIPADDR_Pos


	)

87 
	#RADIO_CRCCNF_SKIP_ADDR_Msk
 
RADIO_CRCCNF_SKIPADDR_Msk


	)

88 
	#RADIO_CRCCNF_SKIP_ADDR_Inþude
 
RADIO_CRCCNF_SKIPADDR_Inþude


	)

89 
	#RADIO_CRCCNF_SKIP_ADDR_Sk
 
RADIO_CRCCNF_SKIPADDR_Sk


	)

91 
	#RADIO_TEST_PLL_LOCK_Pos
 
RADIO_TEST_PLLLOCK_Pos


	)

92 
	#RADIO_TEST_PLL_LOCK_Msk
 
RADIO_TEST_PLLLOCK_Msk


	)

93 
	#RADIO_TEST_PLL_LOCK_Di§bËd
 
RADIO_TEST_PLLLOCK_Di§bËd


	)

94 
	#RADIO_TEST_PLL_LOCK_EÇbËd
 
RADIO_TEST_PLLLOCK_EÇbËd


	)

96 
	#RADIO_TEST_CONST_CARRIER_Pos
 
RADIO_TEST_CONSTCARRIER_Pos


	)

97 
	#RADIO_TEST_CONST_CARRIER_Msk
 
RADIO_TEST_CONSTCARRIER_Msk


	)

98 
	#RADIO_TEST_CONST_CARRIER_Di§bËd
 
RADIO_TEST_CONSTCARRIER_Di§bËd


	)

99 
	#RADIO_TEST_CONST_CARRIER_EÇbËd
 
RADIO_TEST_CONSTCARRIER_EÇbËd


	)

104 
	#SIZERAMBLOCK0
 
SIZERAMBLOCKS


	)

105 
	#SIZERAMBLOCK1
 
SIZERAMBLOCKS


	)

106 
	#SIZERAMBLOCK2
 
SIZERAMBLOCK
[2]

	)

107 
	#SIZERAMBLOCK3
 
SIZERAMBLOCK
[3]

	)

109 
	#DEVICEID0
 
DEVICEID
[0]

	)

110 
	#DEVICEID1
 
DEVICEID
[1]

	)

112 
	#ER0
 
ER
[0]

	)

113 
	#ER1
 
ER
[1]

	)

114 
	#ER2
 
ER
[2]

	)

115 
	#ER3
 
ER
[3]

	)

117 
	#IR0
 
IR
[0]

	)

118 
	#IR1
 
IR
[1]

	)

119 
	#IR2
 
IR
[2]

	)

120 
	#IR3
 
IR
[3]

	)

122 
	#DEVICEADDR0
 
DEVICEADDR
[0]

	)

123 
	#DEVICEADDR1
 
DEVICEADDR
[1]

	)

128 
	#TASKS_CHG0EN
 
TASKS_CHG
[0].
EN


	)

129 
	#TASKS_CHG0DIS
 
TASKS_CHG
[0].
DIS


	)

130 
	#TASKS_CHG1EN
 
TASKS_CHG
[1].
EN


	)

131 
	#TASKS_CHG1DIS
 
TASKS_CHG
[1].
DIS


	)

132 
	#TASKS_CHG2EN
 
TASKS_CHG
[2].
EN


	)

133 
	#TASKS_CHG2DIS
 
TASKS_CHG
[2].
DIS


	)

134 
	#TASKS_CHG3EN
 
TASKS_CHG
[3].
EN


	)

135 
	#TASKS_CHG3DIS
 
TASKS_CHG
[3].
DIS


	)

137 
	#CH0_EEP
 
CH
[0].
EEP


	)

138 
	#CH0_TEP
 
CH
[0].
TEP


	)

139 
	#CH1_EEP
 
CH
[1].
EEP


	)

140 
	#CH1_TEP
 
CH
[1].
TEP


	)

141 
	#CH2_EEP
 
CH
[2].
EEP


	)

142 
	#CH2_TEP
 
CH
[2].
TEP


	)

143 
	#CH3_EEP
 
CH
[3].
EEP


	)

144 
	#CH3_TEP
 
CH
[3].
TEP


	)

145 
	#CH4_EEP
 
CH
[4].
EEP


	)

146 
	#CH4_TEP
 
CH
[4].
TEP


	)

147 
	#CH5_EEP
 
CH
[5].
EEP


	)

148 
	#CH5_TEP
 
CH
[5].
TEP


	)

149 
	#CH6_EEP
 
CH
[6].
EEP


	)

150 
	#CH6_TEP
 
CH
[6].
TEP


	)

151 
	#CH7_EEP
 
CH
[7].
EEP


	)

152 
	#CH7_TEP
 
CH
[7].
TEP


	)

153 
	#CH8_EEP
 
CH
[8].
EEP


	)

154 
	#CH8_TEP
 
CH
[8].
TEP


	)

155 
	#CH9_EEP
 
CH
[9].
EEP


	)

156 
	#CH9_TEP
 
CH
[9].
TEP


	)

157 
	#CH10_EEP
 
CH
[10].
EEP


	)

158 
	#CH10_TEP
 
CH
[10].
TEP


	)

159 
	#CH11_EEP
 
CH
[11].
EEP


	)

160 
	#CH11_TEP
 
CH
[11].
TEP


	)

161 
	#CH12_EEP
 
CH
[12].
EEP


	)

162 
	#CH12_TEP
 
CH
[12].
TEP


	)

163 
	#CH13_EEP
 
CH
[13].
EEP


	)

164 
	#CH13_TEP
 
CH
[13].
TEP


	)

165 
	#CH14_EEP
 
CH
[14].
EEP


	)

166 
	#CH14_TEP
 
CH
[14].
TEP


	)

167 
	#CH15_EEP
 
CH
[15].
EEP


	)

168 
	#CH15_TEP
 
CH
[15].
TEP


	)

170 
	#CHG0
 
CHG
[0]

	)

171 
	#CHG1
 
CHG
[1]

	)

172 
	#CHG2
 
CHG
[2]

	)

173 
	#CHG3
 
CHG
[3]

	)

175 
	#PPI_CHG0_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

176 
	#PPI_CHG0_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

177 
	#PPI_CHG0_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

178 
	#PPI_CHG0_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

179 
	#PPI_CHG0_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

180 
	#PPI_CHG0_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

181 
	#PPI_CHG0_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

182 
	#PPI_CHG0_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

183 
	#PPI_CHG0_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

184 
	#PPI_CHG0_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

185 
	#PPI_CHG0_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

186 
	#PPI_CHG0_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

187 
	#PPI_CHG0_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

188 
	#PPI_CHG0_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

189 
	#PPI_CHG0_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

190 
	#PPI_CHG0_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

191 
	#PPI_CHG0_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

192 
	#PPI_CHG0_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

193 
	#PPI_CHG0_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

194 
	#PPI_CHG0_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

195 
	#PPI_CHG0_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

196 
	#PPI_CHG0_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

197 
	#PPI_CHG0_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

198 
	#PPI_CHG0_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

199 
	#PPI_CHG0_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

200 
	#PPI_CHG0_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

201 
	#PPI_CHG0_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

202 
	#PPI_CHG0_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

203 
	#PPI_CHG0_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

204 
	#PPI_CHG0_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

205 
	#PPI_CHG0_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

206 
	#PPI_CHG0_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

207 
	#PPI_CHG0_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

208 
	#PPI_CHG0_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

209 
	#PPI_CHG0_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

210 
	#PPI_CHG0_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

211 
	#PPI_CHG0_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

212 
	#PPI_CHG0_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

213 
	#PPI_CHG0_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

214 
	#PPI_CHG0_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

215 
	#PPI_CHG0_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

216 
	#PPI_CHG0_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

217 
	#PPI_CHG0_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

218 
	#PPI_CHG0_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

219 
	#PPI_CHG0_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

220 
	#PPI_CHG0_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

221 
	#PPI_CHG0_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

222 
	#PPI_CHG0_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

223 
	#PPI_CHG0_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

224 
	#PPI_CHG0_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

225 
	#PPI_CHG0_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

226 
	#PPI_CHG0_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

227 
	#PPI_CHG0_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

228 
	#PPI_CHG0_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

229 
	#PPI_CHG0_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

230 
	#PPI_CHG0_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

231 
	#PPI_CHG0_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

232 
	#PPI_CHG0_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

233 
	#PPI_CHG0_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

234 
	#PPI_CHG0_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

235 
	#PPI_CHG0_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

236 
	#PPI_CHG0_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

237 
	#PPI_CHG0_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

238 
	#PPI_CHG0_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

239 
	#PPI_CHG1_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

240 
	#PPI_CHG1_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

241 
	#PPI_CHG1_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

242 
	#PPI_CHG1_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

243 
	#PPI_CHG1_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

244 
	#PPI_CHG1_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

245 
	#PPI_CHG1_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

246 
	#PPI_CHG1_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

247 
	#PPI_CHG1_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

248 
	#PPI_CHG1_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

249 
	#PPI_CHG1_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

250 
	#PPI_CHG1_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

251 
	#PPI_CHG1_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

252 
	#PPI_CHG1_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

253 
	#PPI_CHG1_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

254 
	#PPI_CHG1_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

255 
	#PPI_CHG1_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

256 
	#PPI_CHG1_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

257 
	#PPI_CHG1_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

258 
	#PPI_CHG1_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

259 
	#PPI_CHG1_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

260 
	#PPI_CHG1_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

261 
	#PPI_CHG1_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

262 
	#PPI_CHG1_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

263 
	#PPI_CHG1_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

264 
	#PPI_CHG1_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

265 
	#PPI_CHG1_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

266 
	#PPI_CHG1_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

267 
	#PPI_CHG1_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

268 
	#PPI_CHG1_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

269 
	#PPI_CHG1_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

270 
	#PPI_CHG1_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

271 
	#PPI_CHG1_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

272 
	#PPI_CHG1_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

273 
	#PPI_CHG1_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

274 
	#PPI_CHG1_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

275 
	#PPI_CHG1_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

276 
	#PPI_CHG1_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

277 
	#PPI_CHG1_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

278 
	#PPI_CHG1_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

279 
	#PPI_CHG1_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

280 
	#PPI_CHG1_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

281 
	#PPI_CHG1_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

282 
	#PPI_CHG1_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

283 
	#PPI_CHG1_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

284 
	#PPI_CHG1_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

285 
	#PPI_CHG1_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

286 
	#PPI_CHG1_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

287 
	#PPI_CHG1_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

288 
	#PPI_CHG1_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

289 
	#PPI_CHG1_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

290 
	#PPI_CHG1_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

291 
	#PPI_CHG1_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

292 
	#PPI_CHG1_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

293 
	#PPI_CHG1_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

294 
	#PPI_CHG1_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

295 
	#PPI_CHG1_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

296 
	#PPI_CHG1_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

297 
	#PPI_CHG1_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

298 
	#PPI_CHG1_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

299 
	#PPI_CHG1_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

300 
	#PPI_CHG1_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

301 
	#PPI_CHG1_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

302 
	#PPI_CHG1_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

303 
	#PPI_CHG2_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

304 
	#PPI_CHG2_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

305 
	#PPI_CHG2_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

306 
	#PPI_CHG2_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

307 
	#PPI_CHG2_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

308 
	#PPI_CHG2_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

309 
	#PPI_CHG2_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

310 
	#PPI_CHG2_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

311 
	#PPI_CHG2_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

312 
	#PPI_CHG2_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

313 
	#PPI_CHG2_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

314 
	#PPI_CHG2_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

315 
	#PPI_CHG2_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

316 
	#PPI_CHG2_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

317 
	#PPI_CHG2_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

318 
	#PPI_CHG2_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

319 
	#PPI_CHG2_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

320 
	#PPI_CHG2_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

321 
	#PPI_CHG2_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

322 
	#PPI_CHG2_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

323 
	#PPI_CHG2_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

324 
	#PPI_CHG2_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

325 
	#PPI_CHG2_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

326 
	#PPI_CHG2_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

327 
	#PPI_CHG2_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

328 
	#PPI_CHG2_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

329 
	#PPI_CHG2_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

330 
	#PPI_CHG2_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

331 
	#PPI_CHG2_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

332 
	#PPI_CHG2_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

333 
	#PPI_CHG2_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

334 
	#PPI_CHG2_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

335 
	#PPI_CHG2_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

336 
	#PPI_CHG2_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

337 
	#PPI_CHG2_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

338 
	#PPI_CHG2_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

339 
	#PPI_CHG2_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

340 
	#PPI_CHG2_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

341 
	#PPI_CHG2_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

342 
	#PPI_CHG2_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

343 
	#PPI_CHG2_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

344 
	#PPI_CHG2_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

345 
	#PPI_CHG2_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

346 
	#PPI_CHG2_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

347 
	#PPI_CHG2_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

348 
	#PPI_CHG2_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

349 
	#PPI_CHG2_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

350 
	#PPI_CHG2_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

351 
	#PPI_CHG2_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

352 
	#PPI_CHG2_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

353 
	#PPI_CHG2_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

354 
	#PPI_CHG2_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

355 
	#PPI_CHG2_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

356 
	#PPI_CHG2_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

357 
	#PPI_CHG2_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

358 
	#PPI_CHG2_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

359 
	#PPI_CHG2_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

360 
	#PPI_CHG2_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

361 
	#PPI_CHG2_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

362 
	#PPI_CHG2_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

363 
	#PPI_CHG2_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

364 
	#PPI_CHG2_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

365 
	#PPI_CHG2_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

366 
	#PPI_CHG2_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

367 
	#PPI_CHG3_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

368 
	#PPI_CHG3_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

369 
	#PPI_CHG3_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

370 
	#PPI_CHG3_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

371 
	#PPI_CHG3_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

372 
	#PPI_CHG3_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

373 
	#PPI_CHG3_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

374 
	#PPI_CHG3_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

375 
	#PPI_CHG3_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

376 
	#PPI_CHG3_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

377 
	#PPI_CHG3_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

378 
	#PPI_CHG3_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

379 
	#PPI_CHG3_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

380 
	#PPI_CHG3_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

381 
	#PPI_CHG3_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

382 
	#PPI_CHG3_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

383 
	#PPI_CHG3_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

384 
	#PPI_CHG3_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

385 
	#PPI_CHG3_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

386 
	#PPI_CHG3_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

387 
	#PPI_CHG3_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

388 
	#PPI_CHG3_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

389 
	#PPI_CHG3_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

390 
	#PPI_CHG3_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

391 
	#PPI_CHG3_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

392 
	#PPI_CHG3_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

393 
	#PPI_CHG3_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

394 
	#PPI_CHG3_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

395 
	#PPI_CHG3_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

396 
	#PPI_CHG3_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

397 
	#PPI_CHG3_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

398 
	#PPI_CHG3_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

399 
	#PPI_CHG3_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

400 
	#PPI_CHG3_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

401 
	#PPI_CHG3_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

402 
	#PPI_CHG3_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

403 
	#PPI_CHG3_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

404 
	#PPI_CHG3_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

405 
	#PPI_CHG3_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

406 
	#PPI_CHG3_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

407 
	#PPI_CHG3_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

408 
	#PPI_CHG3_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

409 
	#PPI_CHG3_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

410 
	#PPI_CHG3_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

411 
	#PPI_CHG3_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

412 
	#PPI_CHG3_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

413 
	#PPI_CHG3_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

414 
	#PPI_CHG3_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

415 
	#PPI_CHG3_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

416 
	#PPI_CHG3_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

417 
	#PPI_CHG3_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

418 
	#PPI_CHG3_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

419 
	#PPI_CHG3_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

420 
	#PPI_CHG3_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

421 
	#PPI_CHG3_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

422 
	#PPI_CHG3_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

423 
	#PPI_CHG3_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

424 
	#PPI_CHG3_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

425 
	#PPI_CHG3_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

426 
	#PPI_CHG3_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

427 
	#PPI_CHG3_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

428 
	#PPI_CHG3_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

429 
	#PPI_CHG3_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

430 
	#PPI_CHG3_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\system_nrf51.h

30 #iâdeà
SYSTEM_NRF51_H


31 
	#SYSTEM_NRF51_H


	)

33 #ifdeà
__ýlu¥lus


37 
	~<¡dšt.h
>

40 
ušt32_t
 
Sy¡emCÜeClock
;

51 
Sy¡emIn™
 ();

62 
Sy¡emCÜeClockUpd©e
 ();

64 #ifdeà
__ýlu¥lus


	@E:\vsProjects\ARM\NRF51\Examples\LEDs\S130.c

1 cÚ¡ 
	gNÜdic_S130_SD
[] 
__©Œibu‹__
 ((
£ùiÚ
(".softdevice"))) =

9904 
	#NÜdic_S130_SD_START
 0x00000000

	)

9905 
	#NÜdic_S130_SD_END
 0x0001D000

	)

9906 
	#NÜdic_S130_SD_LENGTH
 0x0001D000

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Src\functions.c

1 
	~"funùiÚs.h
"

3 
	$cÚf_GPIO
 ( )

6 
	}
}

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Src\functions.h

1 
	~"Äf.h
"

4 
cÚfig_GPIO
 ( );

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Src\main.c

15 
	~"Äf.h
"

16 
	~"bË.h
"

17 
	~"funùiÚs.h
"

20 
	$maš
( )

22 
	`cÚf_GPIO
 ();

29 
	}
}

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\Src\system_nrf51.c

34 
	~<¡dšt.h
>

35 
	~<¡dboÞ.h
>

36 
	~"Äf.h
"

37 
	~"sy¡em_Äf51.h
"

42 
	#__SYSTEM_CLOCK
 (16000000ULè

	)

44 
boÞ
 
is_mªu®_³rh”®_£tup_Ãeded
();

45 
boÞ
 
is_di§bËd_š_debug_Ãeded
();

48 #ià
defšed
 ( 
__CC_ARM
 )

49 
ušt32_t
 
Sy¡emCÜeClock
 
__©Œibu‹__
((
u£d
)èð
__SYSTEM_CLOCK
;

50 #–ià
defšed
 ( 
__ICCARM__
 )

51 
__roÙ
 
ušt32_t
 
	gSy¡emCÜeClock
 = 
__SYSTEM_CLOCK
;

52 #–ià
defšed
 ( 
__GNUC__
 )

53 
ušt32_t
 
Sy¡emCÜeClock
 
__©Œibu‹__
((
u£d
)èð
__SYSTEM_CLOCK
;

56 
	$Sy¡emCÜeClockUpd©e
()

58 
Sy¡emCÜeClock
 = 
__SYSTEM_CLOCK
;

59 
	}
}

61 
	$Sy¡emIn™
()

71 ià(
	`is_mªu®_³rh”®_£tup_Ãeded
())

73 *(
ušt32_t
 volatile *)0x40000504 = 0xC007FFDF;

74 *(
ušt32_t
 volatile *)0x40006C18 = 0x00008000;

80 ià(
	`is_di§bËd_š_debug_Ãeded
())

82 
NRF_MPU
->
DISABLEINDEBUG
 = 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Di§bËd
 << 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
;

84 
	}
}

87 
boÞ
 
	$is_mªu®_³rh”®_£tup_Ãeded
()

89 ià((((*(
ušt32_t
 *)0xF0000FE0) & 0x000000FF) == 0x1) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0))

91 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x00) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

93  
Œue
;

95 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x10) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

97  
Œue
;

99 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x30) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

101  
Œue
;

105  
çl£
;

106 
	}
}

108 
boÞ
 
	$is_di§bËd_š_debug_Ãeded
()

110 ià((((*(
ušt32_t
 *)0xF0000FE0) & 0x000000FF) == 0x1) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0))

112 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x40) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

114  
Œue
;

118  
çl£
;

119 
	}
}

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\gcc_nrf51_s130_xxaa.ld

31 
OUTPUT_FORMAT
 ("elf32-littlearm", "elf32-bigarm", "elf32-littlearm")

32 
	$ENTRY
(
Re£t_HªdËr
)

34 
MEMORY


36 
	`SOFTD
 (
rx
è: 
ORIGIN
 = 0x00000000, 
LENGTH
 = 0x20000

37 
	`FLASH
 (
rx
è: 
ORIGIN
 = 0x00020000, 
LENGTH
 = 0x20000

38 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20002800, 
LENGTH
 = 0x1800

39 
	}
}

41 
	gSECTIONS


46 .
	gsoádeviû
 :

48 
KEEP
(*(.
soádeviû
*))

49 }> 
SOFTD


53 .
‹xt
 :

55 
KEEP
(*(.
VeùÜs
))

56 *(.
‹xt
*)

58 
KEEP
(*(.
š™
))

59 
KEEP
(*(.
fši
))

62 *
ütbegš
.
o
(.
ùÜs
)

63 *
ütbegš
?.
o
(.
ùÜs
)

64 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
ùÜs
)

65 *(
SORT
(.
ùÜs
.*))

66 *(.
ùÜs
)

69 *
ütbegš
.
o
(.
dtÜs
)

70 *
ütbegš
?.
o
(.
dtÜs
)

71 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
dtÜs
)

72 *(
SORT
(.
dtÜs
.*))

73 *(.
dtÜs
)

75 *(.
rod©a
*)

77 *(.
eh_äame
*)

78 } > 
FLASH


81 .
ARM
.
exb
 :

83 *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*)

84 } > 
FLASH


86 
__exidx_¡¬t
 = .;

87 .
	gARM
.
	gexidx
 :

89 *(.
ARM
.
exidx
* .
gnu
.
lškÚû
.
¬mexidx
.*)

90 } > 
FLASH


91 
__exidx_’d
 = .;

93 
	g__‘ext
 = .;

95 .
	gd©a
 : 
AT
 (
__‘ext
)

97 
__d©a_¡¬t__
 = .;

98 *(
	gvbË
)

99 *(.
	gd©a
*)

101 . = 
ALIGN
(4);

103 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

104 *(.
	g´eš™_¬¿y
)

105 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

107 . = 
ALIGN
(4);

109 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

110 *(
SORT
(.
š™_¬¿y
.*))

111 *(.
	gš™_¬¿y
)

112 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

115 . = 
ALIGN
(4);

117 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

118 *(
SORT
(.
fši_¬¿y
.*))

119 *(.
	gfši_¬¿y
)

120 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

122 *(.
	gjü
)

123 . = 
ALIGN
(4);

125 
	g__d©a_’d__
 = .;

127 } > 
	gRAM


129 .
	gbss
 :

131 . = 
ALIGN
(4);

132 
	g__bss_¡¬t__
 = .;

133 *(.
	gbss
*)

134 *(
	gCOMMON
)

135 . = 
ALIGN
(4);

136 
	g__bss_’d__
 = .;

137 } > 
	gRAM


139 .
h—p
 (
COPY
):

141 
__’d__
 = .;

142 
	g’d
 = 
__’d__
;

143 *(.
	gh—p
*)

144 
	g__H—pLim™
 = .;

145 } > 
	gRAM


150 .
¡ack_dummy
 (
COPY
):

152 *(.
¡ack
*)

153 } > 
RAM


157 
__SckTÝ
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

158 
	g__SckLim™
 = 
__SckTÝ
 - 
SIZEOF
(.
¡ack_dummy
);

159 
PROVIDE
(
__¡ack
 = 
__SckTÝ
);

162 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "region RAM overflowed with stack")

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\readme.txt

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ant_error.h

12 #iâdeà
ANT_ERROR_H__


13 
	#ANT_ERROR_H__


	)

15 
	~"ªt_·¿m‘”s.h
"

24 
	#NRF_ANT_ERROR_OFFSET
 0x4000

25 

	)

26 
	#NRF_ANT_ERROR_CHANNEL_IN_WRONG_STATE
 
NRF_ANT_ERROR_OFFSET
 + 
CHANNEL_IN_WRONG_STATE


27 
	#NRF_ANT_ERROR_CHANNEL_NOT_OPENED
 
NRF_ANT_ERROR_OFFSET
 + 
CHANNEL_NOT_OPENED


28 
	#NRF_ANT_ERROR_CHANNEL_ID_NOT_SET
 
NRF_ANT_ERROR_OFFSET
 + 
CHANNEL_ID_NOT_SET


29 
	#NRF_ANT_ERROR_CLOSE_ALL_CHANNELS
 
NRF_ANT_ERROR_OFFSET
 + 
CLOSE_ALL_CHANNELS


30 
	#NRF_ANT_ERROR_TRANSFER_IN_PROGRESS
 
NRF_ANT_ERROR_OFFSET
 + 
TRANSFER_IN_PROGRESS


31 
	#NRF_ANT_ERROR_TRANSFER_SEQUENCE_NUMBER_ERROR
 
NRF_ANT_ERROR_OFFSET
 + 
TRANSFER_SEQUENCE_NUMBER_ERROR


32 
	#NRF_ANT_ERROR_TRANSFER_IN_ERROR
 
NRF_ANT_ERROR_OFFSET
 + 
TRANSFER_IN_ERROR


33 
	#NRF_ANT_ERROR_TRANSFER_BUSY
 
NRF_ANT_ERROR_OFFSET
 + 
TRANSFER_BUSY


34 
	#NRF_ANT_ERROR_MESSAGE_SIZE_EXCEEDS_LIMIT
 
NRF_ANT_ERROR_OFFSET
 + 
MESSAGE_SIZE_EXCEEDS_LIMIT


35 
	#NRF_ANT_ERROR_INVALID_MESSAGE
 
NRF_ANT_ERROR_OFFSET
 + 
INVALID_MESSAGE


36 
	#NRF_ANT_ERROR_INVALID_NETWORK_NUMBER
 
NRF_ANT_ERROR_OFFSET
 + 
INVALID_NETWORK_NUMBER


37 
	#NRF_ANT_ERROR_INVALID_LIST_ID
 
NRF_ANT_ERROR_OFFSET
 + 
INVALID_LIST_ID


38 
	#NRF_ANT_ERROR_INVALID_SCAN_TX_CHANNEL
 
NRF_ANT_ERROR_OFFSET
 + 
INVALID_SCAN_TX_CHANNEL


39 
	#NRF_ANT_ERROR_INVALID_PARAMETER_PROVIDED
 
NRF_ANT_ERROR_OFFSET
 + 
INVALID_PARAMETER_PROVIDED


41 

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ant_interface.h

11 #iâdeà
ANT_INTERFACE_H__


12 
	#ANT_INTERFACE_H__


	)

14 
	~<¡dšt.h
>

15 
	~<¡dboÞ.h
>

16 
	~"Äf_svc.h
"

26 
	#STK_SVC_BASE_2
 0xC0

27 

	)

31 
	mSVC_ANT_STACK_INIT
 = 
STK_SVC_BASE_2
,

33 
	mSVC_ANT_EVENT_GET
,

35 
	mSVC_ANT_CHANNEL_ASSIGN
,

36 
	mSVC_ANT_CHANNEL_UNASSIGN
,

37 
	mSVC_ANT_CHANNEL_OPEN
,

38 
	mSVC_ANT_CHANNEL_CLOSE
,

39 
	mSVC_ANT_RX_SCAN_MODE_START
,

41 
	mSVC_ANT_TX_BROADCAST_MESSAGE
,

42 
	mSVC_ANT_TX_ACKNOWLEDGED_MESSAGE
,

43 
	mSVC_ANT_BURST_HANDLER_REQUEST
,

44 
	mSVC_ANT_PENDING_TRANSMIT_CLEAR
,

45 
	mSVC_ANT_TRANSFER_STOP
,

47 
	mSVC_ANT_NETWORK_KEY_SET
,

48 
	mSVC_ANT_CHANNEL_RADIO_FREQ_SET
,

49 
	mSVC_ANT_CHANNEL_RADIO_FREQ_GET
,

50 
	mSVC_ANT_CHANNEL_RADIO_TX_POWER_SET
,

51 
	mSVC_ANT_PROX_SEARCH_SET
,

53 
	mSVC_ANT_CHANNEL_PERIOD_SET
,

54 
	mSVC_ANT_CHANNEL_PERIOD_GET
,

55 
	mSVC_ANT_CHANNEL_ID_SET
,

56 
	mSVC_ANT_CHANNEL_ID_GET
,

57 
	mSVC_ANT_SEARCH_WAVEFORM_SET
,

58 
	mSVC_ANT_CHANNEL_RX_SEARCH_TIMEOUT_SET
,

59 
	mSVC_ANT_SEARCH_CHANNEL_PRIORITY_SET
,

60 
	mSVC_ANT_ACTIVE_SEARCH_SHARING_CYCLES_SET
,

61 
	mSVC_ANT_ACTIVE_SEARCH_SHARING_CYCLES_GET
,

62 
	mSVC_ANT_CHANNEL_LOW_PRIO_RX_SEARCH_TIMEOUT_SET
,

63 
	mSVC_ANT_ADV_BURST_CONFIG_SET
,

64 
	mSVC_ANT_ADV_BURST_CONFIG_GET
,

65 
	mSVC_ANT_LIB_CONFIG_SET
,

66 
	mSVC_ANT_LIB_CONFIG_CLEAR
,

67 
	mSVC_ANT_LIB_CONFIG_GET
,

68 
	mSVC_ANT_ID_LIST_ADD
,

69 
	mSVC_ANT_ID_LIST_CONFIG
,

70 
	mSVC_ANT_AUTO_FREQ_HOP_TABLE_SET
,

71 
	mSVC_ANT_EVENT_FILTERING_SET
,

72 
	mSVC_ANT_EVENT_FILTERING_GET
,

74 
	mSVC_ANT_ACTIVE
,

75 
	mSVC_ANT_CHANNEL_IN_PROGRESS
,

76 
	mSVC_ANT_CHANNEL_STATUS_GET
,

77 
	mSVC_ANT_PENDING_TRANSMIT
,

79 
	mSVC_ANT_INIT_CW_TEST_MODE
,

80 
	mSVC_ANT_CW_TEST_MODE
,

82 
	mSVC_ANT_VERSION
,

84 
	mSVC_ANT_CAPABILITIES
,

86 
	mSVC_ANT_BURST_HANDLER_WAIT_FLAG_ENABLE
,

87 
	mSVC_ANT_BURST_HANDLER_WAIT_FLAG_DISABLE
,

89 
	mSVC_ANT_SDU_MASK_SET
,

90 
	mSVC_ANT_SDU_MASK_GET
,

91 
	mSVC_ANT_SDU_MASK_CONFIG
,

92 
	mSVC_ANT_CRYPTO_CHANNEL_ENABLE
,

93 
	mSVC_ANT_CRYPTO_KEY_SET
,

94 
	mSVC_ANT_CRYPTO_INFO_SET
,

95 
	mSVC_ANT_CRYPTO_INFO_GET
,

96 
	mSVC_ANT_RFACTIVE_NOTIFICATION_CONFIG_SET
,

97 
	mSVC_ANT_RFACTIVE_NOTIFICATION_CONFIG_GET
,

98 
	mSVC_ANT_COEX_CONFIG_SET
,

99 
	mSVC_ANT_COEX_CONFIG_GET
,

100 
	mSVC_ANT_ENABLE
,

102 
	mSVC_ANT_RESERVED1
,

103 
	mSVC_ANT_RESERVED2
,

105 
	mSVC_ANT_EXTENDED0
,

106 
	mSVC_ANT_EXTENDED1
,

107 
	mSVC_ANT_EXTENDED2
,

119 
ušt8_t
 
	mucTÙ®Numb”OfChªÃls
;

121 
ušt8_t
 
	mucNumb”OfEnüy±edChªÃls
;

123 
ušt8_t
* 
	mpucMemÜyBlockS¹LoÿtiÚ
;

125 
ušt16_t
 
	musMemÜyBlockBy‹Size
;

126 } 
	tANT_ENABLE
;

140 
SVCALL
(
SVC_ANT_STACK_INIT
, 
ušt32_t
, 
sd_ªt_¡ack_»£t
 ());

154 
SVCALL
(
SVC_ANT_EVENT_GET
, 
ušt32_t
, 
sd_ªt_ev’t_g‘
 (
ušt8_t
 *
pucChªÃl
, ušt8_ˆ*
pucEv’t
, ušt8_ˆ*
aucANTMesg
));

170 
SVCALL
(
SVC_ANT_CHANNEL_ASSIGN
, 
ušt32_t
, 
sd_ªt_chªÃl_assign
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucChªÃlTy³
, ušt8_ˆ
ucN‘wÜk
, ušt8_ˆ
ucExtAssign
));

180 
SVCALL
(
SVC_ANT_CHANNEL_UNASSIGN
, 
ušt32_t
, 
sd_ªt_chªÃl_uÇssign
 (
ušt8_t
 
ucChªÃl
));

190 
SVCALL
(
SVC_ANT_CHANNEL_OPEN
, 
ušt32_t
, 
sd_ªt_chªÃl_Ý’
(
ušt8_t
 
ucChªÃl
));

201 
SVCALL
(
SVC_ANT_CHANNEL_CLOSE
, 
ušt32_t
, 
sd_ªt_chªÃl_þo£
 (
ušt8_t
 
ucChªÃl
));

211 
SVCALL
(
SVC_ANT_RX_SCAN_MODE_START
, 
ušt32_t
, 
sd_ªt_rx_sÿn_mode_¡¬t
 (
ušt8_t
 
ucSyncChªÃlPack‘sOÆy
));

230 
SVCALL
(
SVC_ANT_TX_BROADCAST_MESSAGE
, 
ušt32_t
, 
sd_ªt_brßdÿ¡_mes§ge_tx
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucSize
, ušt8_ˆ*
aucMesg
));

247 
SVCALL
(
SVC_ANT_TX_ACKNOWLEDGED_MESSAGE
, 
ušt32_t
, 
sd_ªt_acknowËdge_mes§ge_tx
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucSize
, ušt8_ˆ*
aucMesg
));

272 
SVCALL
(
SVC_ANT_BURST_HANDLER_REQUEST
, 
ušt32_t
, 
sd_ªt_bur¡_hªdËr_»que¡
(
ušt8_t
 
ucChªÃl
, 
ušt16_t
 
usSize
, ušt8_ˆ*
aucD©a
, ušt8_ˆ
ucBur¡Segm’t
));

283 
SVCALL
(
SVC_ANT_PENDING_TRANSMIT_CLEAR
, 
ušt32_t
, 
sd_ªt_³ndšg_Œªsm™_þ—r
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ*
pucSucûss
));

289 
SVCALL
(
SVC_ANT_TRANSFER_STOP
, 
ušt32_t
, 
sd_ªt_Œªsãr_¡Ý
 ());

302 
SVCALL
(
SVC_ANT_NETWORK_KEY_SET
, 
ušt32_t
, 
sd_ªt_ÃtwÜk_add»ss_£t
 (
ušt8_t
 
ucN‘wÜk
, ušt8_ˆ*
aucN‘wÜkKey
));

312 
SVCALL
(
SVC_ANT_CHANNEL_RADIO_FREQ_SET
, 
ušt32_t
, 
sd_ªt_chªÃl_¿dio_äeq_£t
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucF»q
));

323 
SVCALL
(
SVC_ANT_CHANNEL_RADIO_FREQ_GET
, 
ušt32_t
, 
sd_ªt_chªÃl_¿dio_äeq_g‘
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ*
pucRäeq
));

334 
SVCALL
(
SVC_ANT_CHANNEL_RADIO_TX_POWER_SET
, 
ušt32_t
, 
sd_ªt_chªÃl_¿dio_tx_pow”_£t
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucTxPow”
, ušt8_ˆ
ucCu¡omTxPow”
));

345 
SVCALL
(
SVC_ANT_PROX_SEARCH_SET
, 
ušt32_t
, 
sd_ªt_´ox_£¬ch_£t
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucProxTh»shÞd
, ušt8_ˆ
ucCu¡omProxTh»shÞd
));

357 
SVCALL
(
SVC_ANT_CHANNEL_PERIOD_SET
, 
ušt32_t
, 
sd_ªt_chªÃl_³riod_£t
 (
ušt8_t
 
ucChªÃl
, 
ušt16_t
 
usP”iod
));

368 
SVCALL
(
SVC_ANT_CHANNEL_PERIOD_GET
, 
ušt32_t
, 
sd_ªt_chªÃl_³riod_g‘
 (
ušt8_t
 
ucChªÃl
, 
ušt16_t
 *
pusP”iod
));

380 
SVCALL
(
SVC_ANT_CHANNEL_ID_SET
, 
ušt32_t
, 
sd_ªt_chªÃl_id_£t
 (
ušt8_t
 
ucChªÃl
, 
ušt16_t
 
usDeviûNumb”
, ušt8_ˆ
ucDeviûTy³
, ušt8_ˆ
ucT¿nsm™Ty³
));

393 
SVCALL
(
SVC_ANT_CHANNEL_ID_GET
, 
ušt32_t
, 
sd_ªt_chªÃl_id_g‘
 (
ušt8_t
 
ucChªÃl
, 
ušt16_t
 *
pusDeviûNumb”
, ušt8_ˆ*
pucDeviûTy³
, ušt8_ˆ*
pucT¿nsm™Ty³
));

403 
SVCALL
(
SVC_ANT_SEARCH_WAVEFORM_SET
, 
ušt32_t
, 
sd_ªt_£¬ch_wavefÜm_£t
 (
ušt8_t
 
ucChªÃl
, 
ušt16_t
 
usWavefÜm
));

413 
SVCALL
(
SVC_ANT_CHANNEL_RX_SEARCH_TIMEOUT_SET
, 
ušt32_t
, 
sd_ªt_chªÃl_rx_£¬ch_timeout_£t
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucTimeout
));

423 
SVCALL
(
SVC_ANT_SEARCH_CHANNEL_PRIORITY_SET
, 
ušt32_t
, 
sd_ªt_£¬ch_chªÃl_´iÜ™y_£t
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucS—rchPriÜ™y
));

433 
SVCALL
(
SVC_ANT_ACTIVE_SEARCH_SHARING_CYCLES_SET
, 
ušt32_t
, 
sd_ªt_aùive_£¬ch_sh¬šg_cyþes_£t
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucCyþes
));

444 
SVCALL
(
SVC_ANT_ACTIVE_SEARCH_SHARING_CYCLES_GET
, 
ušt32_t
, 
sd_ªt_aùive_£¬ch_sh¬šg_cyþes_g‘
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ*
pucCyþes
));

454 
SVCALL
(
SVC_ANT_CHANNEL_LOW_PRIO_RX_SEARCH_TIMEOUT_SET
, 
ušt32_t
, 
sd_ªt_chªÃl_low_´iÜ™y_rx_£¬ch_timeout_£t
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucTimeout
));

476 
SVCALL
(
SVC_ANT_ADV_BURST_CONFIG_SET
, 
ušt32_t
, 
sd_ªt_adv_bur¡_cÚfig_£t
 (
ušt8_t
 *
aucCÚfig
, ušt8_ˆ
ucSize
));

503 
SVCALL
(
SVC_ANT_ADV_BURST_CONFIG_GET
, 
ušt32_t
, 
sd_ªt_adv_bur¡_cÚfig_g‘
 (
ušt8_t
 
ucReque¡Ty³
, ušt8_ˆ*
aucCÚfig
));

512 
SVCALL
(
SVC_ANT_LIB_CONFIG_SET
, 
ušt32_t
, 
sd_ªt_lib_cÚfig_£t
 (
ušt8_t
 
ucANTLibCÚfig
));

520 
SVCALL
(
SVC_ANT_LIB_CONFIG_CLEAR
, 
ušt32_t
, 
sd_ªt_lib_cÚfig_þ—r
 (
ušt8_t
 
ucANTLibCÚfig
));

529 
SVCALL
(
SVC_ANT_LIB_CONFIG_GET
, 
ušt32_t
, 
sd_ªt_lib_cÚfig_g‘
 (
ušt8_t
 *
pucANTLibCÚfig
));

546 
SVCALL
(
SVC_ANT_ID_LIST_ADD
, 
ušt32_t
, 
sd_ªt_id_li¡_add
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ*
aucDevId
, ušt8_ˆ
ucLi¡Index
));

558 
SVCALL
(
SVC_ANT_ID_LIST_CONFIG
, 
ušt32_t
, 
sd_ªt_id_li¡_cÚfig
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucIDLi¡Size
, ušt8_ˆ
ucIncExcFÏg
));

570 
SVCALL
(
SVC_ANT_AUTO_FREQ_HOP_TABLE_SET
, 
ušt32_t
, 
sd_ªt_auto_äeq_hÝ_bË_£t
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucF»q0
, ušt8_ˆ
ucF»q1
, ušt8_ˆ
ucF»q2
));

578 
SVCALL
(
SVC_ANT_EVENT_FILTERING_SET
, 
ušt32_t
, 
sd_ªt_ev’t_fž‹ršg_£t
 (
ušt16_t
 
usFž‹r
));

587 
SVCALL
(
SVC_ANT_EVENT_FILTERING_GET
, 
ušt32_t
, 
sd_ªt_ev’t_fž‹ršg_g‘
 (
ušt16_t
 *
pusFž‹r
));

598 
SVCALL
(
SVC_ANT_ACTIVE
, 
ušt32_t
, 
sd_ªt_aùive
 (
ušt8_t
 *
pbAÁAùive
));

607 
SVCALL
(
SVC_ANT_CHANNEL_IN_PROGRESS
, 
ušt32_t
, 
sd_ªt_chªÃl_š_´og»ss
 (
ušt8_t
 *
pbChªÃlInProg»ss
));

618 
SVCALL
(
SVC_ANT_CHANNEL_STATUS_GET
, 
ušt32_t
, 
sd_ªt_chªÃl_¡©us_g‘
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ*
pucStus
));

629 
SVCALL
(
SVC_ANT_PENDING_TRANSMIT
, 
ušt32_t
, 
sd_ªt_³ndšg_Œªsm™
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ*
pucP’dšg
));

637 
SVCALL
(
SVC_ANT_INIT_CW_TEST_MODE
, 
ušt32_t
, 
sd_ªt_cw_‹¡_mode_š™
 ());

648 
SVCALL
(
SVC_ANT_CW_TEST_MODE
, 
ušt32_t
, 
sd_ªt_cw_‹¡_mode
 (
ušt8_t
 
ucRadioF»q
, ušt8_ˆ
ucTxPow”
, ušt8_ˆ
ucCu¡omTxPow”
, ušt8_ˆ
ucMode
));

657 
SVCALL
(
SVC_ANT_VERSION
, 
ušt32_t
, 
sd_ªt_v”siÚ_g‘
 (
ušt8_t
* 
aucV”siÚ
));

674 
SVCALL
(
SVC_ANT_CAPABILITIES
, 
ušt32_t
, 
sd_ªt_ÿ·bž™›s_g‘
 (
ušt8_t
* 
aucC­abž™›s
));

688 
SVCALL
(
SVC_ANT_BURST_HANDLER_WAIT_FLAG_ENABLE
, 
ušt32_t
, 
sd_ªt_bur¡_hªdËr_wa™_æag_’abË
 (
ušt8_t
* 
pucWa™FÏg
));

697 
SVCALL
(
SVC_ANT_BURST_HANDLER_WAIT_FLAG_DISABLE
, 
ušt32_t
, 
sd_ªt_bur¡_hªdËr_wa™_æag_di§bË
 ());

710 
SVCALL
(
SVC_ANT_SDU_MASK_SET
, 
ušt32_t
, 
sd_ªt_sdu_mask_£t
 (
ušt8_t
 
ucMask
, ušt8_ˆ*
aucMask
));

721 
SVCALL
(
SVC_ANT_SDU_MASK_GET
, 
ušt32_t
, 
sd_ªt_sdu_mask_g‘
 (
ušt8_t
 
ucMask
, ušt8_ˆ*
aucMask
));

731 
SVCALL
(
SVC_ANT_SDU_MASK_CONFIG
, 
ušt32_t
, 
sd_ªt_sdu_mask_cÚfig
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucMaskCÚfig
));

753 
SVCALL
(
SVC_ANT_CRYPTO_CHANNEL_ENABLE
, 
ušt32_t
, 
sd_ªt_üy±o_chªÃl_’abË
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ
ucEÇbË
, ušt8_ˆ
ucKeyNum
, ušt8_ˆ
ucDecim©iÚR©e
));

766 
SVCALL
(
SVC_ANT_CRYPTO_KEY_SET
, 
ušt32_t
, 
sd_ªt_üy±o_key_£t
 (
ušt8_t
 
ucKeyNum
, ušt8_ˆ*
aucKey
));

777 
SVCALL
(
SVC_ANT_CRYPTO_INFO_SET
, 
ušt32_t
, 
sd_ªt_üy±o_šfo_£t
 (
ušt8_t
 
ucTy³
, ušt8_ˆ*
aucInfo
));

787 
SVCALL
(
SVC_ANT_CRYPTO_INFO_GET
, 
ušt32_t
, 
sd_ªt_üy±o_šfo_g‘
 (
ušt8_t
 
ucTy³
, ušt8_ˆ*
aucInfo
));

800 
SVCALL
(
SVC_ANT_RFACTIVE_NOTIFICATION_CONFIG_SET
, 
ušt32_t
, 
sd_ªt_rçùive_nÙifiÿtiÚ_cÚfig_£t
 (
ušt8_t
 
ucMode
, 
ušt16_t
 
usTimeTh»shÞd
));

810 
SVCALL
(
SVC_ANT_RFACTIVE_NOTIFICATION_CONFIG_GET
, 
ušt32_t
, 
sd_ªt_rçùive_nÙifiÿtiÚ_cÚfig_g‘
 (
ušt8_t
 *
pucMode
, 
ušt16_t
 *
pusTimeTh»shÞd
));

845 
SVCALL
(
SVC_ANT_COEX_CONFIG_SET
, 
ušt32_t
, 
sd_ªt_cÛx_cÚfig_£t
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ*
aucCÛxCÚfig
, ušt8_ˆ*
aucAdvCÛxCÚfig
));

856 
SVCALL
(
SVC_ANT_COEX_CONFIG_GET
, 
ušt32_t
, 
sd_ªt_cÛx_cÚfig_g‘
 (
ušt8_t
 
ucChªÃl
, ušt8_ˆ*
aucCÛxCÚfig
, ušt8_ˆ*
aucAdvCÛxCÚfig
));

878 
SVCALL
(
SVC_ANT_ENABLE
, 
ušt32_t
, 
sd_ªt_’abË
(
ANT_ENABLE
 * cÚ¡ 
p¡ChªÃlEÇbË
));

889 
SVCALL
(
SVC_ANT_EXTENDED0
, 
ušt32_t
, 
sd_ªt_ex‹nded0
 (
ušt8_t
 
ucExtID
, *
pvArg0
, *
pvArg1
, *
pvArg2
));

905 
	#SD_ANT_EXT0_ID_WAKEON_RF_ACTIVITY_CONFIG_SET
 0x00

	)

917 
	#SD_ANT_EXT0_ID_WAKEON_RF_ACTIVITY_CONFIG_GET
 0x01

	)

930 
	#SD_ANT_EXT0_ID_ENHANCED_CHANNEL_SPACING_SET
 0x02

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ant_parameters.h

11 #iâdeà
ANTDEFINES_H


12 
	#ANTDEFINES_H


	)

14 
	~<¡dšt.h
>

26 
	#MAX_ANT_CHANNELS
 ((
ušt8_t
)15)

	)

27 
	#SIZE_OF_NONENCRYPTED_ANT_CHANNEL
 ((
ušt8_t
)88)

	)

28 
	#SIZE_OF_ENCRYPTED_ANT_CHANNEL
 ((
ušt8_t
)21)

	)

29 
	#MIN_ANT_TX_BURST_QUEUE_SIZE
 ((
ušt8_t
)64)

	)

31 
	#IS_POWER_OF_TWO
(
A
èÐ((Aè!ð0è&& ((((Aè- 1è& (A)è=ð0è)

	)

33 
	#GET_TX_BURST_QUEUE_SIZE
(
»que¡edSize
) \

34 (
»que¡edSize
 < 
MIN_ANT_TX_BURST_QUEUE_SIZE
 ? MIN_ANT_TX_BURST_QUEUE_SIZE : (
	`IS_POWER_OF_TWO
Ôeque¡edSizeè?„eque¡edSiz: MIN_ANT_TX_BURST_QUEUE_SIZE))

	)

36 
	#ANT_ENABLE_GET_REQUIRED_SPACE_MORE_THAN_TWO_CH
(
ucTÙ®Numb”OfChªÃls
, 
ucNumb”OfEnüy±edChªÃls
, 
usTxQueueBy‹Size
) \

37 ((
ucTÙ®Numb”OfChªÃls
 - 2è* 
SIZE_OF_NONENCRYPTED_ANT_CHANNEL
è+ (
ucNumb”OfEnüy±edChªÃls
 * 
SIZE_OF_ENCRYPTED_ANT_CHANNEL
è+ 
	`GET_TX_BURST_QUEUE_SIZE
(
usTxQueueBy‹Size
)

	)

39 
	#ANT_ENABLE_GET_REQUIRED_SPACE_LESS_THAN_OR_EQ_TWO_CH
(
ucNumb”OfEnüy±edChªÃls
, 
usTxQueueBy‹Size
) \

40 (
ucNumb”OfEnüy±edChªÃls
 * 
SIZE_OF_ENCRYPTED_ANT_CHANNEL
è+ 
	`GET_TX_BURST_QUEUE_SIZE
(
usTxQueueBy‹Size
)

	)

42 
	#ANT_ENABLE_GET_REQUIRED_SPACE
(
ucTÙ®Numb”OfChªÃls
, 
ucNumb”OfEnüy±edChªÃls
, 
usTxQueueBy‹Size
) \

43 
ucTÙ®Numb”OfChªÃls
 > 2 ? \

44 
	`ANT_ENABLE_GET_REQUIRED_SPACE_MORE_THAN_TWO_CH
(
ucTÙ®Numb”OfChªÃls
, 
ucNumb”OfEnüy±edChªÃls
, 
usTxQueueBy‹Size
) : \

45 
	`ANT_ENABLE_GET_REQUIRED_SPACE_LESS_THAN_OR_EQ_TWO_CH
(
ucNumb”OfEnüy±edChªÃls
, 
usTxQueueBy‹Size
)

	)

51 
	#ANT_CLOCK_FREQUENCY
 ((
ušt32_t
)32768)

52 

	)

56 
	#ANT_STANDARD_DATA_PAYLOAD_SIZE
 ((
ušt8_t
)8)

57 

	)

62 
	#RADIO_TX_POWER_LVL_CUSTOM
 ((
ušt8_t
)0x80)

63 
	#RADIO_TX_POWER_LVL_0
 ((
ušt8_t
)0x00)

64 
	#RADIO_TX_POWER_LVL_1
 ((
ušt8_t
)0x01)

65 
	#RADIO_TX_POWER_LVL_2
 ((
ušt8_t
)0x02)

66 
	#RADIO_TX_POWER_LVL_3
 ((
ušt8_t
)0x03)

67 
	#RADIO_TX_POWER_LVL_4
 ((
ušt8_t
)0x04)

68 

	)

74 
	#PROXIMITY_THRESHOLD_CUSTOM
 ((
ušt8_t
)0x80)

75 
	#PROXIMITY_THRESHOLD_OFF
 ((
ušt8_t
)0x00)

76 
	#PROXIMITY_THRESHOLD_1
 ((
ušt8_t
)0x01)

77 
	#PROXIMITY_THRESHOLD_2
 ((
ušt8_t
)0x02)

78 
	#PROXIMITY_THRESHOLD_3
 ((
ušt8_t
)0x03)

79 
	#PROXIMITY_THRESHOLD_4
 ((
ušt8_t
)0x04)

80 
	#PROXIMITY_THRESHOLD_5
 ((
ušt8_t
)0x05)

81 
	#PROXIMITY_THRESHOLD_6
 ((
ušt8_t
)0x06)

82 
	#PROXIMITY_THRESHOLD_7
 ((
ušt8_t
)0x07)

83 
	#PROXIMITY_THRESHOLD_8
 ((
ušt8_t
)0x08)

84 
	#PROXIMITY_THRESHOLD_9
 ((
ušt8_t
)0x09)

85 
	#PROXIMITY_THRESHOLD_10
 ((
ušt8_t
)0x0A)

86 

	)

92 
	#PARAMETER_RX_NOT_TX
 ((
ušt8_t
)0x00)

93 
	#PARAMETER_TX_NOT_RX
 ((
ušt8_t
)0x10)

94 
	#PARAMETER_SHARED_CHANNEL
 ((
ušt8_t
)0x20)

95 
	#PARAMETER_NO_TX_GUARD_BAND
 ((
ušt8_t
)0x40)

96 
	#PARAMETER_RX_ONLY
 ((
ušt8_t
)0x40)

97 

	)

103 
	#EXT_PARAM_ALWAYS_SEARCH
 ((
ušt8_t
)0x01)

104 
	#EXT_PARAM_IGNORE_TRANSMISSION_TYPE
 ((
ušt8_t
)0x02)

105 
	#EXT_PARAM_FREQUENCY_AGILITY
 ((
ušt8_t
)0x04)

106 
	#EXT_PARAM_AUTO_SHARED_SLAVE
 ((
ušt8_t
)0x08)

107 
	#EXT_PARAM_FAST_INITIATION_MODE
 ((
ušt8_t
)0x10)

108 
	#EXT_PARAM_ASYNC_TX_MODE
 ((
ušt8_t
)0x20)

109 

	)

115 
	#CHANNEL_TYPE_SLAVE
 ((
ušt8_t
) 0x00)

116 
	#CHANNEL_TYPE_MASTER
 ((
ušt8_t
) 0x10)

117 
	#CHANNEL_TYPE_SLAVE_RX_ONLY
 ((
ušt8_t
) 0x40)

118 
	#CHANNEL_TYPE_MASTER_TX_ONLY
 ((
ušt8_t
) 0x50)

119 
	#CHANNEL_TYPE_SHARED_SLAVE
 ((
ušt8_t
) 0x20)

120 
	#CHANNEL_TYPE_SHARED_MASTER
 ((
ušt8_t
) 0x30)

121 

	)

127 
	#ANT_ID_SIZE
 ((
ušt8_t
)4)

128 
	#ANT_ID_TRANS_TYPE_OFFSET
 ((
ušt8_t
)3)

129 
	#ANT_ID_DEVICE_TYPE_OFFSET
 ((
ušt8_t
)2)

130 
	#ANT_ID_DEVICE_NUMBER_HIGH_OFFSET
 ((
ušt8_t
)1)

131 
	#ANT_ID_DEVICE_NUMBER_LOW_OFFSET
 ((
ušt8_t
)0)

132 
	#ANT_ID_DEVICE_TYPE_PAIRING_FLAG
 ((
ušt8_t
)0x80)

133 

	)

134 
	#ANT_TRANS_TYPE_SHARED_ADDR_MASK
 ((
ušt8_t
)0x03)

135 
	#ANT_TRANS_TYPE_1_BYTE_SHARED_ADDRESS
 ((
ušt8_t
)0x02)

136 
	#ANT_TRANS_TYPE_2_BYTE_SHARED_ADDRESS
 ((
ušt8_t
)0x03)

137 

	)

143 
	#STATUS_CHANNEL_STATE_MASK
 ((
ušt8_t
)0x03)

144 
	#STATUS_UNASSIGNED_CHANNEL
 ((
ušt8_t
)0x00)

145 
	#STATUS_ASSIGNED_CHANNEL
 ((
ušt8_t
)0x01)

146 
	#STATUS_SEARCHING_CHANNEL
 ((
ušt8_t
)0x02)

147 
	#STATUS_TRACKING_CHANNEL
 ((
ušt8_t
)0x03)

148 

	)

154 
	#CAPABILITIES_NO_RX_CHANNELS
 ((
ušt8_t
)0x01)

155 
	#CAPABILITIES_NO_TX_CHANNELS
 ((
ušt8_t
)0x02)

156 
	#CAPABILITIES_NO_RX_MESSAGES
 ((
ušt8_t
)0x04)

157 
	#CAPABILITIES_NO_TX_MESSAGES
 ((
ušt8_t
)0x08)

158 
	#CAPABILITIES_NO_ACKD_MESSAGES
 ((
ušt8_t
)0x10)

159 
	#CAPABILITIES_NO_BURST_TRANSFER
 ((
ušt8_t
)0x20)

160 

	)

166 
	#CAPABILITIES_NETWORK_ENABLED
 ((
ušt8_t
)0x02)

167 
	#CAPABILITIES_SERIAL_NUMBER_ENABLED
 ((
ušt8_t
)0x08)

168 
	#CAPABILITIES_PER_CHANNEL_TX_POWER_ENABLED
 ((
ušt8_t
)0x10)

169 
	#CAPABILITIES_LOW_PRIORITY_SEARCH_ENABLED
 ((
ušt8_t
)0x20)

170 
	#CAPABILITIES_SCRIPT_ENABLED
 ((
ušt8_t
)0x40)

171 
	#CAPABILITIES_SEARCH_LIST_ENABLED
 ((
ušt8_t
)0x80)

172 

	)

178 
	#CAPABILITIES_LED_ENABLED
 ((
ušt8_t
)0x01)

179 
	#CAPABILITIES_EXT_MESSAGE_ENABLED
 ((
ušt8_t
)0x02)

180 
	#CAPABILITIES_SCAN_MODE_ENABLED
 ((
ušt8_t
)0x04)

181 
	#CAPABILITIES_RESERVED
 ((
ušt8_t
)0x08)

182 
	#CAPABILITIES_PROX_SEARCH_ENABLED
 ((
ušt8_t
)0x10)

183 
	#CAPABILITIES_EXT_ASSIGN_ENABLED
 ((
ušt8_t
)0x20)

184 
	#CAPABILITIES_FS_ANTFS_ENABLED
 ((
ušt8_t
)0x40)

185 
	#CAPABILITIES_FIT1_ENABLED
 ((
ušt8_t
)0x80)

186 

	)

192 
	#CAPABILITIES_ADVANCED_BURST_ENABLED
 ((
ušt8_t
)0x01)

193 
	#CAPABILITIES_EVENT_BUFFERING_ENABLED
 ((
ušt8_t
)0x02)

194 
	#CAPABILITIES_EVENT_FILTERING_ENABLED
 ((
ušt8_t
)0x04)

195 
	#CAPABILITIES_HIGH_DUTY_SEARCH_MODE_ENABLED
 ((
ušt8_t
)0x08)

196 
	#CAPABILITIES_ACTIVE_SEARCH_SHARING_MODE_ENABLED
 ((
ušt8_t
)0x10)

197 
	#CAPABILITIES_RADIO_COEX_CONFIG_ENABLED
 ((
ušt8_t
)0x20)

198 
	#CAPABILITIES_SELECTIVE_DATA_UPDATE_ENABLED
 ((
ušt8_t
)0x40)

199 
	#CAPABILITIES_ENCRYPTED_CHANNEL_ENABLED
 ((
ušt8_t
)0x80)

200 

	)

206 
	#CAPABILITIES_RFACTIVE_NOTIFICATION_ENABLED
 ((
ušt8_t
)0x01)

207 

	)

215 
	#CHANNEL_NUMBER_MASK
 ((
ušt8_t
)0x1F)

216 
	#SEQUENCE_NUMBER_MASK
 ((
ušt8_t
)0xE0)

217 
	#SEQUENCE_NUMBER_ROLLOVER
 ((
ušt8_t
)0x60)

218 
	#SEQUENCE_FIRST_MESSAGE
 ((
ušt8_t
)0x00)

219 
	#SEQUENCE_LAST_MESSAGE
 ((
ušt8_t
)0x80)

220 
	#SEQUENCE_NUMBER_INC
 ((
ušt8_t
)0x20)

221 

	)

227 
	#BURST_SEGMENT_CONTINUE
 ((
ušt8_t
)0x00)

228 
	#BURST_SEGMENT_START
 ((
ušt8_t
)0x01)

229 
	#BURST_SEGMENT_END
 ((
ušt8_t
)0x02)

230 

	)

236 
	#ANT_LIB_CONFIG_MASK_ALL
 ((
ušt8_t
)0xFF)

237 
	#ANT_LIB_CONFIG_RADIO_CONFIG_ALWAYS
 ((
ušt8_t
)0x01)

238 
	#ANT_LIB_CONFIG_MESG_OUT_INC_TIME_STAMP
 ((
ušt8_t
)0x20)

239 
	#ANT_LIB_CONFIG_MESG_OUT_INC_RSSI
 ((
ušt8_t
)0x40)

240 
	#ANT_LIB_CONFIG_MESG_OUT_INC_DEVICE_ID
 ((
ušt8_t
)0x80)

241 

	)

247 
	#ANT_EXT_MESG_BITFIELD_DEVICE_ID
 ((
ušt8_t
)0x80)

248 
	#ANT_EXT_MESG_BITFIELD_RSSI
 ((
ušt8_t
)0x40)

249 
	#ANT_EXT_MESG_BITFIELD_TIME_STAMP
 ((
ušt8_t
)0x20)

250 
	#ANT_EXT_MESG_BIFIELD_EXTENSION
 ((
ušt8_t
)0x01)

251 

	)

257 
	#RSSI_TYPE_AGC_EXT_MESG_FIELD_SIZE
 ((
ušt8_t
)4)

258 
	#RSSI_TYPE_DBM_EXT_MESG_FIELD_SIZE
 ((
ušt8_t
)3)

259 

	)

260 
	#RSSI_TYPE_OFFSET
 ((
ušt8_t
)0)

261 
	#RSSI_AGC_TYPE
 ((
ušt8_t
)0x10)

262 
	#RSSI_DBM_TYPE
 ((
ušt8_t
)0x20)

263 

	)

264 
	#RSSI_TYPE_AGC_THRESHOLD_OFFSET
 ((
ušt8_t
)1)

265 
	#RSSI_TYPE_AGC_REGISTER_LOW
 ((
ušt8_t
)2)

266 
	#RSSI_TYPE_AGC_REGISTER_HIGH
 ((
ušt8_t
)3)

267 

	)

268 
	#RSSI_TYPE_DBM_VALUE
 ((
ušt8_t
)1)

269 
	#RSSI_TYPE_DBM_SETTING
 ((
ušt8_t
)2)

270 

	)

276 
	#RESET_FLAGS_MASK
 ((
ušt8_t
)0xE0)

277 
	#RESET_SUSPEND
 ((
ušt8_t
)0x80)

278 
	#RESET_SYNC
 ((
ušt8_t
)0x40)

279 
	#RESET_CMD
 ((
ušt8_t
)0x20)

280 
	#RESET_WDT
 ((
ušt8_t
)0x02)

281 
	#RESET_RST
 ((
ušt8_t
)0x01)

282 
	#RESET_POR
 ((
ušt8_t
)0x00)

283 

	)

289 
	#FILTER_EVENT_RX_SEARCH_TIMEOUT
 ((
ušt16_t
)0x0001)

290 
	#FILTER_EVENT_RX_FAIL
 ((
ušt16_t
)0x0002)

291 
	#FILTER_EVENT_TX
 ((
ušt16_t
)0x0004)

292 
	#FILTER_EVENT_TRANSFER_RX_FAILED
 ((
ušt16_t
)0x0008)

293 
	#FILTER_EVENT_TRANSFER_TX_COMPLETED
 ((
ušt16_t
)0x0010)

294 
	#FILTER_EVENT_TRANSFER_TX_FAILED
 ((
ušt16_t
)0x0020)

295 
	#FILTER_EVENT_CHANNEL_CLOSED
 ((
ušt16_t
)0x0040)

296 
	#FILTER_EVENT_RX_FAIL_GO_TO_SEARCH
 ((
ušt16_t
)0x0080)

297 
	#FILTER_EVENT_CHANNEL_COLLISION
 ((
ušt16_t
)0x0100)

298 
	#FILTER_EVENT_TRANSFER_TX_START
 ((
ušt16_t
)0x0200)

299 

	)

306 
	#INVALID_SDU_MASK
 ((
ušt8_t
)0xFF)

307 
	#SDU_MASK_ACK_CONFIG_BIT
 ((
ušt8_t
)0x80)

308 

	)

314 
	#ADV_BURST_MODE_DISABLE
 ((
ušt8_t
)0x00)

315 
	#ADV_BURST_MODE_ENABLE
 ((
ušt8_t
)0x01)

316 

	)

317 
	#ADV_BURST_MODES_MAX_SIZE
 ((
ušt8_t
)0x03)

318 
	#ADV_BURST_MODES_SIZE_8_BYTES
 ((
ušt8_t
)0x01)

319 
	#ADV_BURST_MODES_SIZE_16_BYTES
 ((
ušt8_t
)0x02)

320 
	#ADV_BURST_MODES_SIZE_24_BYTES
 ((
ušt8_t
)0x03)

321 

	)

322 
	#ADV_BURST_MODES_MASK
 ((
ušt8_t
)0x03)

323 
	#ADV_BURST_MODES_FREQ_HOP
 ((
ušt8_t
)0x01)

324 
	#ADV_BURST_MODES_RESERVED0
 ((
ušt8_t
)0x02)

325 

	)

331 
	#ENCRYPTION_DISABLED_MODE
 ((
ušt8_t
) 0x00)

332 
	#ENCRYPTION_BASIC_REQUEST_MODE
 ((
ušt8_t
) 0x01)

333 
	#ENCRYPTION_USER_DATA_REQUEST_MODE
 ((
ušt8_t
) 0x02)

334 

	)

335 
	#MAX_SUPPORTED_ENCRYPTION_MODE
 
ENCRYPTION_USER_DATA_REQUEST_MODE


336 
	#ENCRYPTION_USER_DATA_SIZE
 ((
ušt8_t
)19)

337 

	)

338 
	#ENCRYPTION_INFO_SET_CRYPTO_ID
 ((
ušt8_t
)0x00)

339 
	#ENCRYPTION_INFO_SET_CUSTOM_USER_DATA
 ((
ušt8_t
)0x01)

340 
	#ENCRYPTION_INFO_SET_RNG_SEED
 ((
ušt8_t
)0x02)

341 

	)

342 
	#ENCRYPTION_INFO_GET_SUPPORTED_MODE
 ((
ušt8_t
)0x00)

343 
	#ENCRYPTION_INFO_GET_CRYPTO_ID
 ((
ušt8_t
)0x01)

344 
	#ENCRYPTION_INFO_GET_CUSTOM_USER_DATA
 ((
ušt8_t
)0x02)

345 

	)

351 
	#RFACTIVE_NOTIFICATION_DISABLED_MODE
 ((
ušt8_t
)0x00)

352 
	#RFACTIVE_NOTIFICATION_ONE_TIME_MODE
 ((
ušt8_t
)0x01)

353 
	#RFACTIVE_NOTIFICATION_CONTINUOUS_MODE
 ((
ušt8_t
)0x02)

354 

	)

355 
	#RFACTIVE_NOTIFICATION_MIN_TIME_THRESHOLD
 ((
ušt16_t
)0x00A4)

356 

	)

362 
	#WAKEON_RF_ACTIVITY_NONE
 ((
ušt8_t
)0x00)

363 
	#WAKEON_RF_ACTIVITY_TX
 ((
ušt8_t
)0x01)

364 
	#WAKEON_RF_ACTIVITY_RX
 ((
ušt8_t
)0x02)

365 
	#WAKEON_RF_ACTIVITY_ALL
 ((
ušt8_t
)0x03)

366 

	)

372 
	#ENHANCED_CHANNEL_SPACING_DISABLE
 ((
ušt8_t
)0x00)

373 
	#ENHANCED_CHANNEL_SPACING_ENABLE
 ((
ušt8_t
)0x01)

374 

	)

383 
	#RESPONSE_NO_ERROR
 ((
ušt8_t
)0x00)

384 
	#NO_EVENT
 ((
ušt8_t
)0x00)

385 
	#EVENT_RX_SEARCH_TIMEOUT
 ((
ušt8_t
)0x01)

386 
	#EVENT_RX_FAIL
 ((
ušt8_t
)0x02)

387 
	#EVENT_TX
 ((
ušt8_t
)0x03)

388 
	#EVENT_TRANSFER_RX_FAILED
 ((
ušt8_t
)0x04)

389 
	#EVENT_TRANSFER_TX_COMPLETED
 ((
ušt8_t
)0x05)

390 
	#EVENT_TRANSFER_TX_FAILED
 ((
ušt8_t
)0x06)

391 
	#EVENT_CHANNEL_CLOSED
 ((
ušt8_t
)0x07)

392 
	#EVENT_RX_FAIL_GO_TO_SEARCH
 ((
ušt8_t
)0x08)

393 
	#EVENT_CHANNEL_COLLISION
 ((
ušt8_t
)0x09)

394 
	#EVENT_TRANSFER_TX_START
 ((
ušt8_t
)0x0A)

396 
	#EVENT_TRANSFER_NEXT_DATA_BLOCK
 ((
ušt8_t
)0x11)

398 
	#CHANNEL_IN_WRONG_STATE
 ((
ušt8_t
)0x15)

399 
	#CHANNEL_NOT_OPENED
 ((
ušt8_t
)0x16)

401 
	#CHANNEL_ID_NOT_SET
 ((
ušt8_t
)0x18)

402 
	#CLOSE_ALL_CHANNELS
 ((
ušt8_t
)0x19)

404 
	#TRANSFER_IN_PROGRESS
 ((
ušt8_t
)0x1F)

405 
	#TRANSFER_SEQUENCE_NUMBER_ERROR
 ((
ušt8_t
)0x20)

406 
	#TRANSFER_IN_ERROR
 ((
ušt8_t
)0x21)

407 
	#TRANSFER_BUSY
 ((
ušt8_t
)0x22)

409 
	#MESSAGE_SIZE_EXCEEDS_LIMIT
 ((
ušt8_t
)0x27)

410 
	#INVALID_MESSAGE
 ((
ušt8_t
)0x28)

411 
	#INVALID_NETWORK_NUMBER
 ((
ušt8_t
)0x29)

412 
	#INVALID_LIST_ID
 ((
ušt8_t
)0x30)

413 
	#INVALID_SCAN_TX_CHANNEL
 ((
ušt8_t
)0x31)

414 
	#INVALID_PARAMETER_PROVIDED
 ((
ušt8_t
)0x33)

415 
	#EVENT_QUE_OVERFLOW
 ((
ušt8_t
)0x35)

416 
	#EVENT_ENCRYPT_NEGOTIATION_SUCCESS
 ((
ušt8_t
)0x38)

417 
	#EVENT_ENCRYPT_NEGOTIATION_FAIL
 ((
ušt8_t
)0x39)

418 
	#EVENT_RFACTIVE_NOTIFICATION
 ((
ušt8_t
)0x3A)

419 
	#EVENT_CONNECTION_START
 ((
ušt8_t
)0x3B)

420 
	#EVENT_CONNECTION_SUCCESS
 ((
ušt8_t
)0x3C)

421 
	#EVENT_CONNECTION_FAIL
 ((
ušt8_t
)0x3D)

422 
	#EVENT_CONNECTION_TIMEOUT
 ((
ušt8_t
)0x3E)

423 
	#EVENT_CONNECTION_UPDATE
 ((
ušt8_t
)0x3F)

425 
	#NO_RESPONSE_MESSAGE
 ((
ušt8_t
)0x50)

426 
	#EVENT_RX
 ((
ušt8_t
)0x80)

427 
	#EVENT_BLOCKED
 ((
ušt8_t
)0xFF)

428 

	)

442 #iâdeà
ANTMESSAGE_H


443 
	#ANTMESSAGE_H


	)

445 
	~<¡dšt.h
>

459 
	#MESG_TX_SYNC
 ((
ušt8_t
)0xA4)

	)

460 
	#MESG_RX_SYNC
 ((
ušt8_t
)0xA5)

	)

461 
	#MESG_SYNC_SIZE
 ((
ušt8_t
)1)

	)

462 
	#MESG_SIZE_SIZE
 ((
ušt8_t
)1)

	)

463 
	#MESG_ID_SIZE
 ((
ušt8_t
)1)

	)

464 
	#MESG_CHANNEL_NUM_SIZE
 ((
ušt8_t
)1)

	)

465 
	#MESG_EXT_MESG_BF_SIZE
 ((
ušt8_t
)1)

466 
	#MESG_CHECKSUM_SIZE
 ((
ušt8_t
)1)

	)

467 
	#MESG_DATA_SIZE
 ((
ušt8_t
)9)

	)

475 
	#ANT_EXT_MESG_DEVICE_ID_FIELD_SIZE
 ((
ušt8_t
)4)

	)

476 
	#ANT_EXT_MESG_RSSI_FIELD_SIZE
 ((
ušt8_t
)4)

477 
	#ANT_EXT_MESG_TIME_STAMP_FIELD_SIZE
 ((
ušt8_t
)2)

	)

478 
	#ANT_EXT_STRING_SIZE
 ((
ušt8_t
)16)

479 

	)

481 
	#MESG_ANT_MAX_PAYLOAD_SIZE
 
ANT_STANDARD_DATA_PAYLOAD_SIZE


	)

483 
	#MESG_MAX_EXT_DATA_SIZE
 (
ANT_EXT_MESG_DEVICE_ID_FIELD_SIZE
 + 
ANT_EXT_MESG_RSSI_FIELD_SIZE
 + 
ANT_EXT_MESG_TIME_STAMP_FIELD_SIZE
 + 
ANT_EXT_STRING_SIZE
)

484 

	)

485 
	#MESG_MAX_DATA_SIZE
 (
MESG_ANT_MAX_PAYLOAD_SIZE
 + 
MESG_EXT_MESG_BF_SIZE
 + 
MESG_MAX_EXT_DATA_SIZE
)

486 
	#MESG_MAX_SIZE_VALUE
 (
MESG_MAX_DATA_SIZE
 + 
MESG_CHANNEL_NUM_SIZE
)

487 
	#MESG_BUFFER_SIZE
 (
MESG_SIZE_SIZE
 + 
MESG_ID_SIZE
 + 
MESG_CHANNEL_NUM_SIZE
 + 
MESG_MAX_DATA_SIZE
 + 
MESG_CHECKSUM_SIZE
)

	)

488 
	#MESG_FRAMED_SIZE
 (
MESG_ID_SIZE
 + 
MESG_CHANNEL_NUM_SIZE
 + 
MESG_MAX_DATA_SIZE
)

	)

489 
	#MESG_HEADER_SIZE
 (
MESG_SYNC_SIZE
 + 
MESG_SIZE_SIZE
 + 
MESG_ID_SIZE
)

	)

490 
	#MESG_FRAME_SIZE
 (
MESG_HEADER_SIZE
 + 
MESG_CHECKSUM_SIZE
)

	)

491 
	#MESG_MAX_SIZE
 (
MESG_MAX_DATA_SIZE
 + 
MESG_FRAME_SIZE
)

	)

493 
	#MESG_SIZE_OFFSET
 (
MESG_SYNC_SIZE
)

	)

494 
	#MESG_ID_OFFSET
 (
MESG_SYNC_SIZE
 + 
MESG_SIZE_SIZE
)

	)

495 
	#MESG_DATA_OFFSET
 (
MESG_HEADER_SIZE
)

	)

501 
	#MESG_INVALID_ID
 ((
ušt8_t
)0x00)

502 
	#MESG_EVENT_ID
 ((
ušt8_t
)0x01)

504 
	#MESG_VERSION_ID
 ((
ušt8_t
)0x3E)

505 
	#MESG_RESPONSE_EVENT_ID
 ((
ušt8_t
)0x40)

506 
	#MESG_UNASSIGN_CHANNEL_ID
 ((
ušt8_t
)0x41)

507 
	#MESG_ASSIGN_CHANNEL_ID
 ((
ušt8_t
)0x42)

508 
	#MESG_CHANNEL_MESG_PERIOD_ID
 ((
ušt8_t
)0x43)

509 
	#MESG_CHANNEL_SEARCH_TIMEOUT_ID
 ((
ušt8_t
)0x44)

510 
	#MESG_CHANNEL_RADIO_FREQ_ID
 ((
ušt8_t
)0x45)

511 
	#MESG_NETWORK_KEY_ID
 ((
ušt8_t
)0x46)

512 
	#MESG_RADIO_TX_POWER_ID
 ((
ušt8_t
)0x47)

513 
	#MESG_RADIO_CW_MODE_ID
 ((
ušt8_t
)0x48)

514 
	#MESG_SEARCH_WAVEFORM_ID
 ((
ušt8_t
)0x49)

515 
	#MESG_SYSTEM_RESET_ID
 ((
ušt8_t
)0x4A)

516 
	#MESG_OPEN_CHANNEL_ID
 ((
ušt8_t
)0x4B)

517 
	#MESG_CLOSE_CHANNEL_ID
 ((
ušt8_t
)0x4C)

518 
	#MESG_REQUEST_ID
 ((
ušt8_t
)0x4D)

519 
	#MESG_BROADCAST_DATA_ID
 ((
ušt8_t
)0x4E)

520 
	#MESG_ACKNOWLEDGED_DATA_ID
 ((
ušt8_t
)0x4F)

521 
	#MESG_BURST_DATA_ID
 ((
ušt8_t
)0x50)

522 
	#MESG_CHANNEL_ID_ID
 ((
ušt8_t
)0x51)

523 
	#MESG_CHANNEL_STATUS_ID
 ((
ušt8_t
)0x52)

524 
	#MESG_RADIO_CW_INIT_ID
 ((
ušt8_t
)0x53)

525 
	#MESG_CAPABILITIES_ID
 ((
ušt8_t
)0x54)

527 
	#MESG_ID_LIST_ADD_ID
 ((
ušt8_t
)0x59)

528 
	#MESG_ID_LIST_CONFIG_ID
 ((
ušt8_t
)0x5A)

529 
	#MESG_OPEN_RX_SCAN_ID
 ((
ušt8_t
)0x5B)

530 
	#MESG_EXT_BROADCAST_DATA_ID
 ((
ušt8_t
)0x5D)

531 
	#MESG_EXT_ACKNOWLEDGED_DATA_ID
 ((
ušt8_t
)0x5E)

532 
	#MESG_EXT_BURST_DATA_ID
 ((
ušt8_t
)0x5F)

533 
	#MESG_CHANNEL_RADIO_TX_POWER_ID
 ((
ušt8_t
)0x60)

534 
	#MESG_GET_SERIAL_NUM_ID
 ((
ušt8_t
)0x61)

535 
	#MESG_SET_LP_SEARCH_TIMEOUT_ID
 ((
ušt8_t
)0x63)

536 
	#MESG_SERIAL_NUM_SET_CHANNEL_ID_ID
 ((
ušt8_t
)0x65)

537 
	#MESG_RX_EXT_MESGS_ENABLE_ID
 ((
ušt8_t
)0x66)

538 
	#MESG_ANTLIB_CONFIG_ID
 ((
ušt8_t
)0x6E)

539 
	#MESG_STARTUP_MESG_ID
 ((
ušt8_t
)0x6F)

540 
	#MESG_AUTO_FREQ_CONFIG_ID
 ((
ušt8_t
)0x70)

541 
	#MESG_PROX_SEARCH_CONFIG_ID
 ((
ušt8_t
)0x71)

542 
	#MESG_ADV_BURST_DATA_ID
 ((
ušt8_t
)0x72)

543 
	#MESG_COEX_PRIORITY_CONFIG_ID
 ((
ušt8_t
)0x73)

544 
	#MESG_EVENT_BUFFERING_CONFIG_ID
 ((
ušt8_t
)0x74)

545 
	#MESG_SET_SEARCH_CH_PRIORITY_ID
 ((
ušt8_t
)0x75)

546 
	#MESG_CONFIG_ADV_BURST_ID
 ((
ušt8_t
)0x78)

547 
	#MESG_EVENT_FILTER_CONFIG_ID
 ((
ušt8_t
)0x79)

548 
	#MESG_SDU_CONFIG_ID
 ((
ušt8_t
)0x7A)

549 
	#MESG_SDU_SET_MASK_ID
 ((
ušt8_t
)0x7B)

550 
	#MESG_ENCRYPT_ENABLE_ID
 ((
ušt8_t
)0x7D)

551 
	#MESG_SET_ENCRYPT_KEY_ID
 ((
ušt8_t
)0x7E)

552 
	#MESG_SET_ENCRYPT_INFO_ID
 ((
ušt8_t
)0x7F)

553 
	#MESG_ACTIVE_SEARCH_SHARING_ID
 ((
ušt8_t
)0x81)

554 
	#MESG_COEX_ADV_PRIORITY_CONFIG_ID
 ((
ušt8_t
)0x82)

555 
	#MESG_RFACTIVE_NOTIFICATION_ID
 ((
ušt8_t
)0x84)

556 

	)

562 
	#MSG_EXT_ID_MASK
 ((
ušt8_t
)0xE0)

563 
	#MESG_EXT_ID_0
 ((
ušt8_t
)0xE0)

564 
	#MESG_EXT_ID_1
 ((
ušt8_t
)0xE1)

565 
	#MESG_EXT_ID_2
 ((
ušt8_t
)0xE2)

566 
	#MESG_EXT_ID_3
 ((
ušt8_t
)0xE3)

567 
	#MESG_EXT_ID_4
 ((
ušt8_t
)0xE4)

568 

	)

570 
	#MESG_EXT_RESPONSE_ID
 ((
ušt16_t
)0xE000)

571 

	)

573 
	#MESG_EXT_REQUEST_ID
 ((
ušt16_t
)0xE100)

574 

	)

577 
	#MESG_SET_SYNC_SERIAL_BIT_RATE
 ((
ušt16_t
)0xE300)

578 
	#MESG_SET_SYNC_SERIAL_SRDY_SLEEP
 ((
ušt16_t
)0xE301)

579 

	)

581 
	#MESG_ANTFS_OTA_FW_UPDATE
 ((
ušt16_t
)0xE400)

582 

	)

588 
	#MESG_DEBUG_ID
 ((
ušt8_t
)0xF0)

589 

	)

595 
	#MESG_INVALID_SIZE
 ((
ušt8_t
)0)

	)

596 
	#MESG_VERSION_SIZE
 ((
ušt8_t
)13)

	)

597 
	#MESG_RESPONSE_EVENT_SIZE
 ((
ušt8_t
)3)

	)

598 
	#MESG_CHANNEL_STATUS_SIZE
 ((
ušt8_t
)2)

	)

599 
	#MESG_UNASSIGN_CHANNEL_SIZE
 ((
ušt8_t
)1)

	)

600 
	#MESG_ASSIGN_CHANNEL_SIZE
 ((
ušt8_t
)3)

	)

601 
	#MESG_CHANNEL_ID_SIZE
 ((
ušt8_t
)5)

	)

602 
	#MESG_CHANNEL_MESG_PERIOD_SIZE
 ((
ušt8_t
)3)

	)

603 
	#MESG_CHANNEL_SEARCH_TIMEOUT_SIZE
 ((
ušt8_t
)2)

	)

604 
	#MESG_CHANNEL_RADIO_FREQ_SIZE
 ((
ušt8_t
)2)

	)

605 
	#MESG_CHANNEL_RADIO_TX_POWER_SIZE
 ((
ušt8_t
)2)

	)

606 
	#MESG_NETWORK_KEY_SIZE
 ((
ušt8_t
)9)

	)

607 
	#MESG_RADIO_TX_POWER_SIZE
 ((
ušt8_t
)2)

	)

608 
	#MESG_RADIO_CW_MODE_SIZE
 ((
ušt8_t
)3)

	)

609 
	#MESG_RADIO_CW_INIT_SIZE
 ((
ušt8_t
)1)

	)

610 
	#MESG_SEARCH_WAVEFORM_SIZE
 ((
ušt8_t
)3)

	)

611 
	#MESG_SYSTEM_RESET_SIZE
 ((
ušt8_t
)1)

	)

612 
	#MESG_OPEN_CHANNEL_SIZE
 ((
ušt8_t
)1)

	)

613 
	#MESG_CLOSE_CHANNEL_SIZE
 ((
ušt8_t
)1)

	)

614 
	#MESG_REQUEST_SIZE
 ((
ušt8_t
)2)

	)

615 
	#MESG_CAPABILITIES_SIZE
 ((
ušt8_t
)8)

	)

616 
	#MESG_STACKLIMIT_SIZE
 ((
ušt8_t
)2)

	)

617 
	#MESG_ID_LIST_ADD_SIZE
 ((
ušt8_t
)6)

	)

618 
	#MESG_ID_LIST_CONFIG_SIZE
 ((
ušt8_t
)3)

	)

619 
	#MESG_OPEN_RX_SCAN_SIZE
 ((
ušt8_t
)2)

	)

620 
	#MESG_EXT_CHANNEL_RADIO_FREQ_SIZE
 ((
ušt8_t
)3)

	)

621 
	#MESG_RADIO_CONFIG_ALWAYS_SIZE
 ((
ušt8_t
)2)

	)

622 
	#MESG_RX_EXT_MESGS_ENABLE_SIZE
 ((
ušt8_t
)2)

	)

623 
	#MESG_SET_TX_SEARCH_ON_NEXT_SIZE
 ((
ušt8_t
)2)

	)

624 
	#MESG_SET_LP_SEARCH_TIMEOUT_SIZE
 ((
ušt8_t
)2)

	)

625 
	#MESG_GET_SERIAL_NUM_SIZE
 ((
ušt8_t
)4)

	)

626 
	#MESG_ANTLIB_CONFIG_SIZE
 ((
ušt8_t
)2)

	)

627 
	#MESG_STARTUP_MESG_SIZE
 ((
ušt8_t
)1)

	)

628 
	#MESG_AUTO_FREQ_CONFIG_SIZE
 ((
ušt8_t
)4)

	)

629 
	#MESG_PROX_SEARCH_CONFIG_SIZE
 ((
ušt8_t
)2)

	)

630 
	#MESG_COEX_PRIORITY_CONFIG_REQ_SIZE
 ((
ušt8_t
)9)

	)

631 
	#MESG_EVENT_BUFFERING_CONFIG_REQ_SIZE
 ((
ušt8_t
)6)

	)

632 
	#MESG_CONFIG_ADV_BURST_REQ_CAPABILITIES_SIZE
 ((
ušt8_t
)4)

	)

633 
	#MESG_CONFIG_ADV_BURST_REQ_CONFIG_SIZE
 ((
ušt8_t
)10)

	)

634 
	#MESG_CONFIG_ENCRYPT_REQ_CAPABILITIES_SIZE
 ((
ušt8_t
)2)

	)

635 
	#MESG_CONFIG_ENCRYPT_REQ_CONFIG_ID_SIZE
 ((
ušt8_t
)5)

	)

636 
	#MESG_CONFIG_ENCRYPT_REQ_CONFIG_USER_DATA_SIZE
 ((
ušt8_t
)20)

	)

637 
	#MESG_CONFIG_ENCRYPT_REQ_CURRENT_CTR
 ((
ušt8_t
)17)

	)

638 
	#MESG_EVENT_FILTER_CONFIG_REQ_SIZE
 ((
ušt8_t
)3)

	)

639 
	#MESG_ACTIVE_SEARCH_SHARING_REQ_SIZE
 ((
ušt8_t
)2)

	)

640 
	#MESG_COEX_ADV_PRIORITY_CONFIG_REQ_SIZE
 ((
ušt8_t
)9)

	)

641 
	#MESG_RFACTIVE_NOTIFICATION_SIZE
 ((
ušt8_t
)4)

	)

642 
	#MESG_FLASH_PROTECTION_CHECK_SIZE
 ((
ušt8_t
)1)

	)

643 
	#MESG_BIST_SIZE
 ((
ušt8_t
)6)

	)

652 
ušt8_t
 
	mucExtMesgBF
;

655 
ušt8_t
 
	mbExtF›ldCÚt
 : 1;

656 
	mušt8_t
 : 1;

657 
	mušt8_t
 : 1;

658 
	mušt8_t
 : 1;

659 
	mušt8_t
 : 1;

660 
ušt8_t
 
	mbANTTimeSmp
 : 1;

661 
ušt8_t
 
	mbANTRssi
 : 1;

662 
ušt8_t
 
	mbANTDeviûID
 : 1;

663 }
	m¡ExtMesgBF
;

665 } 
	tEXT_MESG_BF
;

669 
ušt32_t
 
	mulFÜûAlign
;

670 
ušt8_t
 
	maucMes§ge
[
MESG_BUFFER_SIZE
];

673 
ušt8_t
 
	mucSize
;

676 
ušt8_t
 
	maucF¿medD©a
[
MESG_FRAMED_SIZE
];

679 
ušt8_t
 
	mucMesgID
;

682 
ušt8_t
 
	maucMesgD©a
[
MESG_MAX_SIZE_VALUE
];

687 
ušt8_t
 
	mucChªÃl
;

688 
ušt8_t
 
	mucSubID
;

689 }
	muD©a0
;

690 
ušt8_t
 
	maucPaylßd
[
ANT_STANDARD_DATA_PAYLOAD_SIZE
];

691 
EXT_MESG_BF
 
	msExtMesgBF
;

692 
ušt8_t
 
	maucExtD©a
[
MESG_MAX_EXT_DATA_SIZE
];

693 }
	m¡MesgD©a
;

694 }
	muMesgD©a
;

695 }
	m¡F¿medD©a
;

696 }
	muF¿medD©a
;

697 
ušt8_t
 
	mucCheckSum
;

698 }
	m¡Mes§ge
;

700 } 
	tANT_MESSAGE
;

706 
	#ANT_MESSAGE_ulFÜûAlign
 
ulFÜûAlign


	)

707 
	#ANT_MESSAGE_aucMes§ge
 
aucMes§ge


	)

708 
	#ANT_MESSAGE_ucSize
 
¡Mes§ge
.
ucSize


	)

709 
	#ANT_MESSAGE_aucF¿medD©a
 
¡Mes§ge
.
uF¿medD©a
.
aucF¿medD©a


	)

710 
	#ANT_MESSAGE_ucMesgID
 
¡Mes§ge
.
uF¿medD©a
.
¡F¿medD©a
.
ucMesgID


	)

711 
	#ANT_MESSAGE_aucMesgD©a
 
¡Mes§ge
.
uF¿medD©a
.
¡F¿medD©a
.
uMesgD©a
.
aucMesgD©a


	)

712 
	#ANT_MESSAGE_ucChªÃl
 
¡Mes§ge
.
uF¿medD©a
.
¡F¿medD©a
.
uMesgD©a
.
¡MesgD©a
.
uD©a0
.
ucChªÃl


	)

713 
	#ANT_MESSAGE_ucSubID
 
¡Mes§ge
.
uF¿medD©a
.
¡F¿medD©a
.
uMesgD©a
.
¡MesgD©a
.
uD©a0
.
ucSubID


	)

714 
	#ANT_MESSAGE_aucPaylßd
 
¡Mes§ge
.
uF¿medD©a
.
¡F¿medD©a
.
uMesgD©a
.
¡MesgD©a
.
aucPaylßd


	)

715 
	#ANT_MESSAGE_sExtMesgBF
 
¡Mes§ge
.
uF¿medD©a
.
¡F¿medD©a
.
uMesgD©a
.
¡MesgD©a
.
sExtMesgBF


	)

716 
	#ANT_MESSAGE_ucExtMesgBF
 
¡Mes§ge
.
uF¿medD©a
.
¡F¿medD©a
.
uMesgD©a
.
¡MesgD©a
.
sExtMesgBF
.
ucExtMesgBF


	)

717 
	#ANT_MESSAGE_¡ExtMesgBF
 
¡Mes§ge
.
uF¿medD©a
.
¡F¿medD©a
.
uMesgD©a
.
¡MesgD©a
.
sExtMesgBF
.
¡ExtMesgBF


	)

718 
	#ANT_MESSAGE_aucExtD©a
 
¡Mes§ge
.
uF¿medD©a
.
¡F¿medD©a
.
uMesgD©a
.
¡MesgD©a
.
aucExtD©a


	)

719 
	#ANT_MESSAGE_ucCheckSum
 
¡Mes§ge
.
ucCheckSum


	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble.h

47 #iâdeà
BLE_H__


48 
	#BLE_H__


	)

50 
	~"bË_¿nges.h
"

51 
	~"bË_ty³s.h
"

52 
	~"bË_g­.h
"

53 
	~"bË_l2ÿp.h
"

54 
	~"bË_g©t.h
"

55 
	~"bË_g©tc.h
"

56 
	~"bË_g©ts.h
"

64 
	eBLE_COMMON_SVCS


66 
	mSD_BLE_ENABLE
 = 
BLE_SVC_BASE
,

67 
	mSD_BLE_EVT_GET
,

68 
	mSD_BLE_TX_BUFFER_COUNT_GET
,

69 
	mSD_BLE_UUID_VS_ADD
,

70 
	mSD_BLE_UUID_DECODE
,

71 
	mSD_BLE_UUID_ENCODE
,

72 
	mSD_BLE_VERSION_GET
,

73 
	mSD_BLE_USER_MEM_REPLY
,

74 
	mSD_BLE_OPT_SET
,

75 
	mSD_BLE_OPT_GET
,

81 
	eBLE_COMMON_EVTS


83 
	mBLE_EVT_TX_COMPLETE
 = 
BLE_EVT_BASE
,

84 
	mBLE_EVT_USER_MEM_REQUEST
,

85 
	mBLE_EVT_USER_MEM_RELEASE


91 
	eBLE_COMMON_OPTS


93 
	mBLE_COMMON_OPT_RADIO_CPU_MUTEX
 = 
BLE_OPT_BASE


102 
	#BLE_EVTS_PTR_ALIGNMENT
 4

	)

106 
	#BLE_USER_MEM_TYPE_INVALID
 0x00

	)

107 
	#BLE_USER_MEM_TYPE_GATTS_QUEUED_WRITES
 0x01

	)

112 
	#BLE_UUID_VS_MAX_COUNT
 10

	)

122 
ušt8_t
 *
	mp_mem
;

123 
ušt16_t
 
	mËn
;

124 } 
	tbË_u£r_mem_block_t
;

131 
ušt8_t
 
	mcouÁ
;

132 } 
	tbË_evt_tx_com¶‘e_t
;

137 
ušt8_t
 
	mty³
;

138 } 
	tbË_evt_u£r_mem_»que¡_t
;

143 
ušt8_t
 
	mty³
;

144 
bË_u£r_mem_block_t
 
	mmem_block
;

145 } 
	tbË_evt_u£r_mem_»Ëa£_t
;

151 
ušt16_t
 
	mcÚn_hªdË
;

154 
bË_evt_tx_com¶‘e_t
 
	mtx_com¶‘e
;

155 
bË_evt_u£r_mem_»que¡_t
 
	mu£r_mem_»que¡
;

156 
bË_evt_u£r_mem_»Ëa£_t
 
	mu£r_mem_»Ëa£
;

157 } 
	m·¿ms
;

158 } 
	tbË_commÚ_evt_t
;

163 
ušt16_t
 
	mevt_id
;

164 
ušt16_t
 
	mevt_Ën
;

165 } 
	tbË_evt_hdr_t
;

170 
bË_evt_hdr_t
 
	mh—d”
;

173 
bË_commÚ_evt_t
 
	mcommÚ_evt
;

174 
bË_g­_evt_t
 
	mg­_evt
;

175 
bË_l2ÿp_evt_t
 
	ml2ÿp_evt
;

176 
bË_g©tc_evt_t
 
	mg©tc_evt
;

177 
bË_g©ts_evt_t
 
	mg©ts_evt
;

178 } 
	mevt
;

179 } 
	tbË_evt_t
;

187 
ušt8_t
 
	mv”siÚ_numb”
;

188 
ušt16_t
 
	mcom·ny_id
;

189 
ušt16_t
 
	msubv”siÚ_numb”
;

190 } 
	tbË_v”siÚ_t
;

212 
ušt8_t
 
	m’abË
 : 1;

213 } 
	tbË_commÚ_Ýt_¿dio_ýu_mu‹x_t
;

218 
bË_commÚ_Ýt_¿dio_ýu_mu‹x_t
 
	m¿dio_ýu_mu‹x
;

219 } 
	tbË_commÚ_Ýt_t
;

224 
bË_commÚ_Ýt_t
 
	mcommÚ_Ýt
;

225 
bË_g­_Ýt_t
 
	mg­_Ýt
;

226 } 
	tbË_Ýt_t
;

233 
bË_g©ts_’abË_·¿ms_t
 
	mg©ts_’abË_·¿ms
;

234 } 
	tbË_’abË_·¿ms_t
;

254 
SVCALL
(
SD_BLE_ENABLE
, 
ušt32_t
, 
sd_bË_’abË
(
bË_’abË_·¿ms_t
 * 
p_bË_’abË_·¿ms
));

281 
SVCALL
(
SD_BLE_EVT_GET
, 
ušt32_t
, 
sd_bË_evt_g‘
(
ušt8_t
 *
p_de¡
, 
ušt16_t
 *
p_Ën
));

318 
SVCALL
(
SD_BLE_TX_BUFFER_COUNT_GET
, 
ušt32_t
, 
sd_bË_tx_bufãr_couÁ_g‘
(
ušt8_t
 *
p_couÁ
));

347 
SVCALL
(
SD_BLE_UUID_VS_ADD
, 
ušt32_t
, 
sd_bË_uuid_vs_add
(
bË_uuid128_t
 cÚ¡ *
p_vs_uuid
, 
ušt8_t
 *
p_uuid_ty³
));

368 
SVCALL
(
SD_BLE_UUID_DECODE
, 
ušt32_t
, 
sd_bË_uuid_decode
(
ušt8_t
 
uuid_Ë_Ën
, ušt8_ˆcÚ¡ *
p_uuid_Ë
, 
bË_uuid_t
 *
p_uuid
));

383 
SVCALL
(
SD_BLE_UUID_ENCODE
, 
ušt32_t
, 
sd_bË_uuid_’code
(
bË_uuid_t
 cÚ¡ *
p_uuid
, 
ušt8_t
 *
p_uuid_Ë_Ën
, ušt8_ˆ*
p_uuid_Ë
));

396 
SVCALL
(
SD_BLE_VERSION_GET
, 
ušt32_t
, 
sd_bË_v”siÚ_g‘
(
bË_v”siÚ_t
 *
p_v”siÚ
));

411 
SVCALL
(
SD_BLE_USER_MEM_REPLY
, 
ušt32_t
, 
sd_bË_u£r_mem_»¶y
(
ušt16_t
 
cÚn_hªdË
, 
bË_u£r_mem_block_t
 cÚ¡ *
p_block
));

427 
SVCALL
(
SD_BLE_OPT_SET
, 
ušt32_t
, 
sd_bË_Ýt_£t
(ušt32_ˆ
Ýt_id
, 
bË_Ýt_t
 cÚ¡ *
p_Ýt
));

446 
SVCALL
(
SD_BLE_OPT_GET
, 
ušt32_t
, 
sd_bË_Ýt_g‘
(ušt32_ˆ
Ýt_id
, 
bË_Ýt_t
 *
p_Ýt
));

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_err.h

52 #iâdeà
NRF_BLE_ERR_H__


53 
	#NRF_BLE_ERR_H__


	)

55 
	~"Äf_”rÜ.h
"

59 
	#BLE_ERROR_NOT_ENABLED
 (
NRF_ERROR_STK_BASE_NUM
+0x001è

	)

60 
	#BLE_ERROR_INVALID_CONN_HANDLE
 (
NRF_ERROR_STK_BASE_NUM
+0x002è

	)

61 
	#BLE_ERROR_INVALID_ATTR_HANDLE
 (
NRF_ERROR_STK_BASE_NUM
+0x003è

	)

62 
	#BLE_ERROR_NO_TX_BUFFERS
 (
NRF_ERROR_STK_BASE_NUM
+0x004è

	)

63 
	#BLE_ERROR_INVALID_ROLE
 (
NRF_ERROR_STK_BASE_NUM
+0x005è

	)

71 
	#NRF_L2CAP_ERR_BASE
 (
NRF_ERROR_STK_BASE_NUM
+0x100è

	)

72 
	#NRF_GAP_ERR_BASE
 (
NRF_ERROR_STK_BASE_NUM
+0x200è

	)

73 
	#NRF_GATTC_ERR_BASE
 (
NRF_ERROR_STK_BASE_NUM
+0x300è

	)

74 
	#NRF_GATTS_ERR_BASE
 (
NRF_ERROR_STK_BASE_NUM
+0x400è

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_gap.h

43 #iâdeà
BLE_GAP_H__


44 
	#BLE_GAP_H__


	)

46 
	~"bË_ty³s.h
"

47 
	~"bË_¿nges.h
"

48 
	~"Äf_svc.h
"

55 
	eBLE_GAP_SVCS


57 
	mSD_BLE_GAP_ADDRESS_SET
 = 
BLE_GAP_SVC_BASE
,

58 
	mSD_BLE_GAP_ADDRESS_GET
,

59 
	mSD_BLE_GAP_ADV_DATA_SET
,

60 
	mSD_BLE_GAP_ADV_START
,

61 
	mSD_BLE_GAP_ADV_STOP
,

62 
	mSD_BLE_GAP_CONN_PARAM_UPDATE
,

63 
	mSD_BLE_GAP_DISCONNECT
,

64 
	mSD_BLE_GAP_TX_POWER_SET
,

65 
	mSD_BLE_GAP_APPEARANCE_SET
,

66 
	mSD_BLE_GAP_APPEARANCE_GET
,

67 
	mSD_BLE_GAP_PPCP_SET
,

68 
	mSD_BLE_GAP_PPCP_GET
,

69 
	mSD_BLE_GAP_DEVICE_NAME_SET
,

70 
	mSD_BLE_GAP_DEVICE_NAME_GET
,

71 
	mSD_BLE_GAP_AUTHENTICATE
,

72 
	mSD_BLE_GAP_SEC_PARAMS_REPLY
,

73 
	mSD_BLE_GAP_AUTH_KEY_REPLY
,

74 
	mSD_BLE_GAP_ENCRYPT
,

75 
	mSD_BLE_GAP_SEC_INFO_REPLY
,

76 
	mSD_BLE_GAP_CONN_SEC_GET
,

77 
	mSD_BLE_GAP_RSSI_START
,

78 
	mSD_BLE_GAP_RSSI_STOP
,

79 
	mSD_BLE_GAP_SCAN_START
,

80 
	mSD_BLE_GAP_SCAN_STOP
,

81 
	mSD_BLE_GAP_CONNECT
,

82 
	mSD_BLE_GAP_CONNECT_CANCEL
,

83 
	mSD_BLE_GAP_RSSI_GET
,

89 
	eBLE_GAP_EVTS


91 
	mBLE_GAP_EVT_CONNECTED
 = 
BLE_GAP_EVT_BASE
,

92 
	mBLE_GAP_EVT_DISCONNECTED
,

93 
	mBLE_GAP_EVT_CONN_PARAM_UPDATE
,

94 
	mBLE_GAP_EVT_SEC_PARAMS_REQUEST
,

95 
	mBLE_GAP_EVT_SEC_INFO_REQUEST
,

96 
	mBLE_GAP_EVT_PASSKEY_DISPLAY
,

97 
	mBLE_GAP_EVT_AUTH_KEY_REQUEST
,

98 
	mBLE_GAP_EVT_AUTH_STATUS
,

99 
	mBLE_GAP_EVT_CONN_SEC_UPDATE
,

100 
	mBLE_GAP_EVT_TIMEOUT
,

101 
	mBLE_GAP_EVT_RSSI_CHANGED
,

102 
	mBLE_GAP_EVT_ADV_REPORT
,

103 
	mBLE_GAP_EVT_SEC_REQUEST
,

104 
	mBLE_GAP_EVT_CONN_PARAM_UPDATE_REQUEST
,

105 
	mBLE_GAP_EVT_SCAN_REQ_REPORT
,

111 
	eBLE_GAP_OPTS


113 
	mBLE_GAP_OPT_CH_MAP
 = 
BLE_GAP_OPT_BASE
,

114 
	mBLE_GAP_OPT_LOCAL_CONN_LATENCY
,

115 
	mBLE_GAP_OPT_PASSKEY
,

116 
	mBLE_GAP_OPT_PRIVACY
,

117 
	mBLE_GAP_OPT_SCAN_REQ_REPORT
,

118 
	mBLE_GAP_OPT_COMPAT_MODE


127 
	#BLE_ERROR_GAP_UUID_LIST_MISMATCH
 (
NRF_GAP_ERR_BASE
 + 0x000è

	)

128 
	#BLE_ERROR_GAP_DISCOVERABLE_WITH_WHITELIST
 (
NRF_GAP_ERR_BASE
 + 0x001è

	)

129 
	#BLE_ERROR_GAP_INVALID_BLE_ADDR
 (
NRF_GAP_ERR_BASE
 + 0x002è

	)

136 
	#BLE_GAP_ROLE_INVALID
 0x0

	)

137 
	#BLE_GAP_ROLE_PERIPH
 0x1

	)

138 
	#BLE_GAP_ROLE_CENTRAL
 0x2

	)

144 
	#BLE_GAP_TIMEOUT_SRC_ADVERTISING
 0x00

	)

145 
	#BLE_GAP_TIMEOUT_SRC_SECURITY_REQUEST
 0x01

	)

146 
	#BLE_GAP_TIMEOUT_SRC_SCAN
 0x02

	)

147 
	#BLE_GAP_TIMEOUT_SRC_CONN
 0x03

	)

153 
	#BLE_GAP_ADDR_TYPE_PUBLIC
 0x00

	)

154 
	#BLE_GAP_ADDR_TYPE_RANDOM_STATIC
 0x01

	)

155 
	#BLE_GAP_ADDR_TYPE_RANDOM_PRIVATE_RESOLVABLE
 0x02

	)

156 
	#BLE_GAP_ADDR_TYPE_RANDOM_PRIVATE_NON_RESOLVABLE
 0x03

	)

161 
	#BLE_GAP_ADDR_CYCLE_MODE_NONE
 0x00

	)

162 
	#BLE_GAP_ADDR_CYCLE_MODE_AUTO
 0x01

	)

166 
	#BLE_GAP_DEFAULT_PRIVATE_ADDR_CYCLE_INTERVAL_S
 (60 * 15)

	)

169 
	#BLE_GAP_ADDR_LEN
 6

	)

175 
	#BLE_GAP_AD_TYPE_FLAGS
 0x01

	)

176 
	#BLE_GAP_AD_TYPE_16BIT_SERVICE_UUID_MORE_AVAILABLE
 0x02

	)

177 
	#BLE_GAP_AD_TYPE_16BIT_SERVICE_UUID_COMPLETE
 0x03

	)

178 
	#BLE_GAP_AD_TYPE_32BIT_SERVICE_UUID_MORE_AVAILABLE
 0x04

	)

179 
	#BLE_GAP_AD_TYPE_32BIT_SERVICE_UUID_COMPLETE
 0x05

	)

180 
	#BLE_GAP_AD_TYPE_128BIT_SERVICE_UUID_MORE_AVAILABLE
 0x06

	)

181 
	#BLE_GAP_AD_TYPE_128BIT_SERVICE_UUID_COMPLETE
 0x07

	)

182 
	#BLE_GAP_AD_TYPE_SHORT_LOCAL_NAME
 0x08

	)

183 
	#BLE_GAP_AD_TYPE_COMPLETE_LOCAL_NAME
 0x09

	)

184 
	#BLE_GAP_AD_TYPE_TX_POWER_LEVEL
 0x0A

	)

185 
	#BLE_GAP_AD_TYPE_CLASS_OF_DEVICE
 0x0D

	)

186 
	#BLE_GAP_AD_TYPE_SIMPLE_PAIRING_HASH_C
 0x0E

	)

187 
	#BLE_GAP_AD_TYPE_SIMPLE_PAIRING_RANDOMIZER_R
 0x0F

	)

188 
	#BLE_GAP_AD_TYPE_SECURITY_MANAGER_TK_VALUE
 0x10

	)

189 
	#BLE_GAP_AD_TYPE_SECURITY_MANAGER_OOB_FLAGS
 0x11

	)

190 
	#BLE_GAP_AD_TYPE_SLAVE_CONNECTION_INTERVAL_RANGE
 0x12

	)

191 
	#BLE_GAP_AD_TYPE_SOLICITED_SERVICE_UUIDS_16BIT
 0x14

	)

192 
	#BLE_GAP_AD_TYPE_SOLICITED_SERVICE_UUIDS_128BIT
 0x15

	)

193 
	#BLE_GAP_AD_TYPE_SERVICE_DATA
 0x16

	)

194 
	#BLE_GAP_AD_TYPE_PUBLIC_TARGET_ADDRESS
 0x17

	)

195 
	#BLE_GAP_AD_TYPE_RANDOM_TARGET_ADDRESS
 0x18

	)

196 
	#BLE_GAP_AD_TYPE_APPEARANCE
 0x19

	)

197 
	#BLE_GAP_AD_TYPE_ADVERTISING_INTERVAL
 0x1A

	)

198 
	#BLE_GAP_AD_TYPE_LE_BLUETOOTH_DEVICE_ADDRESS
 0x1B

	)

199 
	#BLE_GAP_AD_TYPE_LE_ROLE
 0x1C

	)

200 
	#BLE_GAP_AD_TYPE_SIMPLE_PAIRING_HASH_C256
 0x1D

	)

201 
	#BLE_GAP_AD_TYPE_SIMPLE_PAIRING_RANDOMIZER_R256
 0x1E

	)

202 
	#BLE_GAP_AD_TYPE_SERVICE_DATA_32BIT_UUID
 0x20

	)

203 
	#BLE_GAP_AD_TYPE_SERVICE_DATA_128BIT_UUID
 0x21

	)

204 
	#BLE_GAP_AD_TYPE_3D_INFORMATION_DATA
 0x3D

	)

205 
	#BLE_GAP_AD_TYPE_MANUFACTURER_SPECIFIC_DATA
 0xFF

	)

211 
	#BLE_GAP_ADV_FLAG_LE_LIMITED_DISC_MODE
 (0x01è

	)

212 
	#BLE_GAP_ADV_FLAG_LE_GENERAL_DISC_MODE
 (0x02è

	)

213 
	#BLE_GAP_ADV_FLAG_BR_EDR_NOT_SUPPORTED
 (0x04è

	)

214 
	#BLE_GAP_ADV_FLAG_LE_BR_EDR_CONTROLLER
 (0x08è

	)

215 
	#BLE_GAP_ADV_FLAG_LE_BR_EDR_HOST
 (0x10è

	)

216 
	#BLE_GAP_ADV_FLAGS_LE_ONLY_LIMITED_DISC_MODE
 (
BLE_GAP_ADV_FLAG_LE_LIMITED_DISC_MODE
 | 
BLE_GAP_ADV_FLAG_BR_EDR_NOT_SUPPORTED
è

	)

217 
	#BLE_GAP_ADV_FLAGS_LE_ONLY_GENERAL_DISC_MODE
 (
BLE_GAP_ADV_FLAG_LE_GENERAL_DISC_MODE
 | 
BLE_GAP_ADV_FLAG_BR_EDR_NOT_SUPPORTED
è

	)

223 
	#BLE_GAP_ADV_INTERVAL_MIN
 0x0020

	)

224 
	#BLE_GAP_ADV_NONCON_INTERVAL_MIN
 0x00A0

	)

225 
	#BLE_GAP_ADV_INTERVAL_MAX
 0x4000

	)

231 
	#BLE_GAP_SCAN_INTERVAL_MIN
 0x0004

	)

232 
	#BLE_GAP_SCAN_INTERVAL_MAX
 0x4000

	)

238 
	#BLE_GAP_SCAN_WINDOW_MIN
 0x0004

	)

239 
	#BLE_GAP_SCAN_WINDOW_MAX
 0x4000

	)

245 
	#BLE_GAP_SCAN_TIMEOUT_MIN
 0x0001

	)

246 
	#BLE_GAP_SCAN_TIMEOUT_MAX
 0xFFFF

	)

251 
	#BLE_GAP_ADV_MAX_SIZE
 31

	)

256 
	#BLE_GAP_ADV_TYPE_ADV_IND
 0x00

	)

257 
	#BLE_GAP_ADV_TYPE_ADV_DIRECT_IND
 0x01

	)

258 
	#BLE_GAP_ADV_TYPE_ADV_SCAN_IND
 0x02

	)

259 
	#BLE_GAP_ADV_TYPE_ADV_NONCONN_IND
 0x03

	)

265 
	#BLE_GAP_ADV_FP_ANY
 0x00

	)

266 
	#BLE_GAP_ADV_FP_FILTER_SCANREQ
 0x01

	)

267 
	#BLE_GAP_ADV_FP_FILTER_CONNREQ
 0x02

	)

268 
	#BLE_GAP_ADV_FP_FILTER_BOTH
 0x03

	)

274 
	#BLE_GAP_ADV_TIMEOUT_LIMITED_MAX
 180

	)

275 
	#BLE_GAP_ADV_TIMEOUT_GENERAL_UNLIMITED
 0

	)

281 
	#BLE_GAP_DISC_MODE_NOT_DISCOVERABLE
 0x00

	)

282 
	#BLE_GAP_DISC_MODE_LIMITED
 0x01

	)

283 
	#BLE_GAP_DISC_MODE_GENERAL
 0x02

	)

288 
	#BLE_GAP_IO_CAPS_DISPLAY_ONLY
 0x00

	)

289 
	#BLE_GAP_IO_CAPS_DISPLAY_YESNO
 0x01

	)

290 
	#BLE_GAP_IO_CAPS_KEYBOARD_ONLY
 0x02

	)

291 
	#BLE_GAP_IO_CAPS_NONE
 0x03

	)

292 
	#BLE_GAP_IO_CAPS_KEYBOARD_DISPLAY
 0x04

	)

298 
	#BLE_GAP_AUTH_KEY_TYPE_NONE
 0x00

	)

299 
	#BLE_GAP_AUTH_KEY_TYPE_PASSKEY
 0x01

	)

300 
	#BLE_GAP_AUTH_KEY_TYPE_OOB
 0x02

	)

305 
	#BLE_GAP_SEC_STATUS_SUCCESS
 0x00

	)

306 
	#BLE_GAP_SEC_STATUS_TIMEOUT
 0x01

	)

307 
	#BLE_GAP_SEC_STATUS_PDU_INVALID
 0x02

	)

308 
	#BLE_GAP_SEC_STATUS_PASSKEY_ENTRY_FAILED
 0x81

	)

309 
	#BLE_GAP_SEC_STATUS_OOB_NOT_AVAILABLE
 0x82

	)

310 
	#BLE_GAP_SEC_STATUS_AUTH_REQ
 0x83

	)

311 
	#BLE_GAP_SEC_STATUS_CONFIRM_VALUE
 0x84

	)

312 
	#BLE_GAP_SEC_STATUS_PAIRING_NOT_SUPP
 0x85

	)

313 
	#BLE_GAP_SEC_STATUS_ENC_KEY_SIZE
 0x86

	)

314 
	#BLE_GAP_SEC_STATUS_SMP_CMD_UNSUPPORTED
 0x87

	)

315 
	#BLE_GAP_SEC_STATUS_UNSPECIFIED
 0x88

	)

316 
	#BLE_GAP_SEC_STATUS_REPEATED_ATTEMPTS
 0x89

	)

317 
	#BLE_GAP_SEC_STATUS_INVALID_PARAMS
 0x8A

	)

322 
	#BLE_GAP_SEC_STATUS_SOURCE_LOCAL
 0x00

	)

323 
	#BLE_GAP_SEC_STATUS_SOURCE_REMOTE
 0x01

	)

328 
	#BLE_GAP_CP_MIN_CONN_INTVL_NONE
 0xFFFF

	)

329 
	#BLE_GAP_CP_MIN_CONN_INTVL_MIN
 0x0006

	)

330 
	#BLE_GAP_CP_MIN_CONN_INTVL_MAX
 0x0C80

	)

331 
	#BLE_GAP_CP_MAX_CONN_INTVL_NONE
 0xFFFF

	)

332 
	#BLE_GAP_CP_MAX_CONN_INTVL_MIN
 0x0006

	)

333 
	#BLE_GAP_CP_MAX_CONN_INTVL_MAX
 0x0C80

	)

334 
	#BLE_GAP_CP_SLAVE_LATENCY_MAX
 0x01F3

	)

335 
	#BLE_GAP_CP_CONN_SUP_TIMEOUT_NONE
 0xFFFF

	)

336 
	#BLE_GAP_CP_CONN_SUP_TIMEOUT_MIN
 0x000A

	)

337 
	#BLE_GAP_CP_CONN_SUP_TIMEOUT_MAX
 0x0C80

	)

342 
	#BLE_GAP_DEVNAME_MAX_LEN
 31

	)

345 
	#BLE_GAP_RSSI_THRESHOLD_INVALID
 0xFF

	)

352 
	#BLE_GAP_CONN_SEC_MODE_SET_NO_ACCESS
(
±r
èdØ{ÕŒ)->
sm
 = 0; (±r)->
lv
 = 0;} 0)

	)

354 
	#BLE_GAP_CONN_SEC_MODE_SET_OPEN
(
±r
èdØ{ÕŒ)->
sm
 = 1; (±r)->
lv
 = 1;} 0)

	)

356 
	#BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(
±r
èdØ{ÕŒ)->
sm
 = 1; (±r)->
lv
 = 2;} 0)

	)

358 
	#BLE_GAP_CONN_SEC_MODE_SET_ENC_WITH_MITM
(
±r
èdØ{ÕŒ)->
sm
 = 1; (±r)->
lv
 = 3;} 0)

	)

360 
	#BLE_GAP_CONN_SEC_MODE_SET_SIGNED_NO_MITM
(
±r
èdØ{ÕŒ)->
sm
 = 2; (±r)->
lv
 = 1;} 0)

	)

362 
	#BLE_GAP_CONN_SEC_MODE_SET_SIGNED_WITH_MITM
(
±r
èdØ{ÕŒ)->
sm
 = 2; (±r)->
lv
 = 2;} 0)

	)

367 
	#BLE_GAP_SEC_RAND_LEN
 8

	)

370 
	#BLE_GAP_SEC_KEY_LEN
 16

	)

373 
	#BLE_GAP_PASSKEY_LEN
 6

	)

376 
	#BLE_GAP_WHITELIST_ADDR_MAX_COUNT
 (8)

	)

381 
	#BLE_GAP_WHITELIST_IRK_MAX_COUNT
 (8)

	)

385 
	#BLE_GAP_SEC_MODE
 0x00

	)

396 
ušt8_t
 
	maddr_ty³
;

397 
ušt8_t
 
	maddr
[
BLE_GAP_ADDR_LEN
];

398 } 
	tbË_g­_addr_t
;

414 
ušt16_t
 
	mmš_cÚn_š‹rv®
;

415 
ušt16_t
 
	mmax_cÚn_š‹rv®
;

416 
ušt16_t
 
	m¦ave_Ï‹ncy
;

417 
ušt16_t
 
	mcÚn_sup_timeout
;

418 } 
	tbË_g­_cÚn_·¿ms_t
;

432 
ušt8_t
 
	msm
 : 4;

433 
ušt8_t
 
	mlv
 : 4;

435 } 
	tbË_g­_cÚn_£c_mode_t
;

441 
bË_g­_cÚn_£c_mode_t
 
	m£c_mode
;

442 
ušt8_t
 
	m’ü_key_size
;

443 } 
	tbË_g­_cÚn_£c_t
;

449 
ušt8_t
 
	mœk
[
BLE_GAP_SEC_KEY_LEN
];

450 } 
	tbË_g­_œk_t
;

456 
bË_g­_addr_t
 **
	mµ_addrs
;

457 
ušt8_t
 
	maddr_couÁ
;

458 
bË_g­_œk_t
 **
	mµ_œks
;

459 
ušt8_t
 
	mœk_couÁ
;

460 } 
	tbË_g­_wh™–i¡_t
;

465 
ušt8_t
 
	mch_37_off
 : 1;

466 
ušt8_t
 
	mch_38_off
 : 1;

467 
ušt8_t
 
	mch_39_off
 : 1;

468 } 
	tbË_g­_adv_ch_mask_t
;

473 
ušt8_t
 
	mty³
;

474 
bË_g­_addr_t
 *
	mp_³”_addr
;

475 
ušt8_t
 
	må
;

476 
bË_g­_wh™–i¡_t
 *
	mp_wh™–i¡
;

477 
ušt16_t
 
	mš‹rv®
;

480 
ušt16_t
 
	mtimeout
;

481 
bË_g­_adv_ch_mask_t
 
	mchªÃl_mask
;

482 } 
	tbË_g­_adv_·¿ms_t
;

488 
ušt8_t
 
	maùive
 : 1;

489 
ušt8_t
 
	m£Ëùive
 : 1;

490 
bË_g­_wh™–i¡_t
 * 
	mp_wh™–i¡
;

491 
ušt16_t
 
	mš‹rv®
;

492 
ušt16_t
 
	mwšdow
;

493 
ušt16_t
 
	mtimeout
;

494 } 
	tbË_g­_sÿn_·¿ms_t
;

500 
ušt8_t
 
	m’c
 : 1;

501 
ušt8_t
 
	mid
 : 1;

502 
ušt8_t
 
	msign
 : 1;

503 } 
	tbË_g­_£c_kdi¡_t
;

509 
ušt8_t
 
	mbÚd
 : 1;

510 
ušt8_t
 
	mm™m
 : 1;

511 
ušt8_t
 
	mio_ÿps
 : 3;

512 
ušt8_t
 
	moob
 : 1;

513 
ušt8_t
 
	mmš_key_size
;

514 
ušt8_t
 
	mmax_key_size
;

515 
bË_g­_£c_kdi¡_t
 
	mkdi¡_³rh
;

516 
bË_g­_£c_kdi¡_t
 
	mkdi¡_ûÁ¿l
;

517 } 
	tbË_g­_£c_·¿ms_t
;

523 
ušt8_t
 
	mÉk
[
BLE_GAP_SEC_KEY_LEN
];

524 
ušt8_t
 
	mauth
 : 1;

525 
ušt8_t
 
	mÉk_Ën
 : 7;

526 } 
	tbË_g­_’c_šfo_t
;

532 
ušt16_t
 
	mediv
;

533 
ušt8_t
 
	m¿nd
[
BLE_GAP_SEC_RAND_LEN
];

534 } 
	tbË_g­_ma¡”_id_t
;

540 
ušt8_t
 
	mc¤k
[
BLE_GAP_SEC_KEY_LEN
];

541 } 
	tbË_g­_sign_šfo_t
;

547 
bË_g­_addr_t
 
	m³”_addr
;

548 
bË_g­_addr_t
 
	mown_addr
;

549 
ušt8_t
 
	mœk_m©ch
 :1;

550 
ušt8_t
 
	mœk_m©ch_idx
 :7;

551 
bË_g­_cÚn_·¿ms_t
 
	mcÚn_·¿ms
;

552 } 
	tbË_g­_evt_cÚÃùed_t
;

558 
ušt8_t
 
	m»asÚ
;

559 } 
	tbË_g­_evt_discÚÃùed_t
;

565 
bË_g­_cÚn_·¿ms_t
 
	mcÚn_·¿ms
;

566 } 
	tbË_g­_evt_cÚn_·¿m_upd©e_t
;

572 
bË_g­_£c_·¿ms_t
 
	m³”_·¿ms
;

573 } 
	tbË_g­_evt_£c_·¿ms_»que¡_t
;

579 
bË_g­_addr_t
 
	m³”_addr
;

580 
bË_g­_ma¡”_id_t
 
	mma¡”_id
;

581 
ušt8_t
 
	m’c_šfo
 : 1;

582 
ušt8_t
 
	mid_šfo
 : 1;

583 
ušt8_t
 
	msign_šfo
 : 1;

584 } 
	tbË_g­_evt_£c_šfo_»que¡_t
;

590 
ušt8_t
 
	m·sskey
[
BLE_GAP_PASSKEY_LEN
];

591 } 
	tbË_g­_evt_·sskey_di¥Ïy_t
;

597 
ušt8_t
 
	mkey_ty³
;

598 } 
	tbË_g­_evt_auth_key_»que¡_t
;

606 
ušt8_t
 
	mlv1
 : 1;

607 
ušt8_t
 
	mlv2
 : 1;

608 
ušt8_t
 
	mlv3
 : 1;

609 } 
	tbË_g­_£c_Ëv–s_t
;

615 
bË_g­_’c_šfo_t
 
	m’c_šfo
;

616 
bË_g­_ma¡”_id_t
 
	mma¡”_id
;

617 } 
	tbË_g­_’c_key_t
;

623 
bË_g­_œk_t
 
	mid_šfo
;

624 
bË_g­_addr_t
 
	mid_addr_šfo
;

625 } 
	tbË_g­_id_key_t
;

631 
bË_g­_’c_key_t
 *
	mp_’c_key
;

632 
bË_g­_id_key_t
 *
	mp_id_key
;

633 
bË_g­_sign_šfo_t
 *
	mp_sign_key
;

634 } 
	tbË_g­_£c_keys_t
;

642 
bË_g­_£c_keys_t
 
	mkeys_³rh
;

643 
bË_g­_£c_keys_t
 
	mkeys_ûÁ¿l
;

644 } 
	tbË_g­_£c_key£t_t
;

650 
ušt8_t
 
	mauth_¡©us
;

651 
ušt8_t
 
	m”rÜ_¤c
 : 2;

652 
ušt8_t
 
	mbÚded
 : 1;

653 
bË_g­_£c_Ëv–s_t
 
	msm1_Ëv–s
;

654 
bË_g­_£c_Ëv–s_t
 
	msm2_Ëv–s
;

655 
bË_g­_£c_kdi¡_t
 
	mkdi¡_³rh
;

656 
bË_g­_£c_kdi¡_t
 
	mkdi¡_ûÁ¿l
;

657 } 
	tbË_g­_evt_auth_¡©us_t
;

663 
bË_g­_cÚn_£c_t
 
	mcÚn_£c
;

664 } 
	tbË_g­_evt_cÚn_£c_upd©e_t
;

670 
ušt8_t
 
	m¤c
;

671 } 
	tbË_g­_evt_timeout_t
;

677 
št8_t
 
	mrssi
;

678 } 
	tbË_g­_evt_rssi_chªged_t
;

684 
bË_g­_addr_t
 
	m³”_addr
;

685 
št8_t
 
	mrssi
;

686 
ušt8_t
 
	msÿn_r¥
 : 1;

687 
ušt8_t
 
	mty³
 : 2;

688 
ušt8_t
 
	mdËn
 : 5;

689 
ušt8_t
 
	md©a
[
BLE_GAP_ADV_MAX_SIZE
];

690 } 
	tbË_g­_evt_adv_»pÜt_t
;

696 
ušt8_t
 
	mbÚd
 : 1;

697 
ušt8_t
 
	mm™m
 : 1;

698 } 
	tbË_g­_evt_£c_»que¡_t
;

704 
bË_g­_cÚn_·¿ms_t
 
	mcÚn_·¿ms
;

705 } 
	tbË_g­_evt_cÚn_·¿m_upd©e_»que¡_t
;

711 
št8_t
 
	mrssi
;

712 
bË_g­_addr_t
 
	m³”_addr
;

713 } 
	tbË_g­_evt_sÿn_»q_»pÜt_t
;

720 
ušt16_t
 
	mcÚn_hªdË
;

723 
bË_g­_evt_cÚÃùed_t
 
	mcÚÃùed
;

724 
bË_g­_evt_discÚÃùed_t
 
	mdiscÚÃùed
;

725 
bË_g­_evt_cÚn_·¿m_upd©e_t
 
	mcÚn_·¿m_upd©e
;

726 
bË_g­_evt_£c_·¿ms_»que¡_t
 
	m£c_·¿ms_»que¡
;

727 
bË_g­_evt_£c_šfo_»que¡_t
 
	m£c_šfo_»que¡
;

728 
bË_g­_evt_·sskey_di¥Ïy_t
 
	m·sskey_di¥Ïy
;

729 
bË_g­_evt_auth_key_»que¡_t
 
	mauth_key_»que¡
;

730 
bË_g­_evt_auth_¡©us_t
 
	mauth_¡©us
;

731 
bË_g­_evt_cÚn_£c_upd©e_t
 
	mcÚn_£c_upd©e
;

732 
bË_g­_evt_timeout_t
 
	mtimeout
;

733 
bË_g­_evt_rssi_chªged_t
 
	mrssi_chªged
;

734 
bË_g­_evt_adv_»pÜt_t
 
	madv_»pÜt
;

735 
bË_g­_evt_£c_»que¡_t
 
	m£c_»que¡
;

736 
bË_g­_evt_cÚn_·¿m_upd©e_»que¡_t
 
	mcÚn_·¿m_upd©e_»que¡
;

737 
bË_g­_evt_sÿn_»q_»pÜt_t
 
	msÿn_»q_»pÜt
;

738 } 
	m·¿ms
;

740 } 
	tbË_g­_evt_t
;

766 
ušt16_t
 
	mcÚn_hªdË
;

767 
ušt8_t
 
	mch_m­
[5];

768 } 
	tbË_g­_Ýt_ch_m­_t
;

795 
ušt16_t
 
	mcÚn_hªdË
;

796 
ušt16_t
 
	m»que¡ed_Ï‹ncy
;

797 
ušt16_t
 * 
	mp_aùu®_Ï‹ncy
;

798 } 
	tbË_g­_Ýt_loÿl_cÚn_Ï‹ncy_t
;

812 
ušt8_t
 * 
	mp_·sskey
;

813 } 
	tbË_g­_Ýt_·sskey_t
;

841 
bË_g­_œk_t
 * 
	mp_œk
;

842 
ušt16_t
 
	mš‹rv®_s
;

843 } 
	tbË_g­_Ýt_´ivacy_t
;

861 
ušt8_t
 
	m’abË
 : 1;

862 } 
	tbË_g­_Ýt_sÿn_»q_»pÜt_t
;

877 
ušt8_t
 
	mmode_1_’abË
 : 1;

878 } 
	tbË_g­_Ýt_com·t_mode_t
;

884 
bË_g­_Ýt_ch_m­_t
 
	mch_m­
;

885 
bË_g­_Ýt_loÿl_cÚn_Ï‹ncy_t
 
	mloÿl_cÚn_Ï‹ncy
;

886 
bË_g­_Ýt_·sskey_t
 
	m·sskey
;

887 
bË_g­_Ýt_´ivacy_t
 
	m´ivacy
;

888 
bË_g­_Ýt_sÿn_»q_»pÜt_t
 
	msÿn_»q_»pÜt
;

889 
bË_g­_Ýt_com·t_mode_t
 
	mcom·t_mode
;

890 } 
	tbË_g­_Ýt_t
;

935 
SVCALL
(
SD_BLE_GAP_ADDRESS_SET
, 
ušt32_t
, 
sd_bË_g­_add»ss_£t
(
ušt8_t
 
addr_cyþe_mode
, cÚ¡ 
bË_g­_addr_t
 *
p_addr
));

945 
SVCALL
(
SD_BLE_GAP_ADDRESS_GET
, 
ušt32_t
, 
sd_bË_g­_add»ss_g‘
(
bË_g­_addr_t
 *
p_addr
));

972 
SVCALL
(
SD_BLE_GAP_ADV_DATA_SET
, 
ušt32_t
, 
sd_bË_g­_adv_d©a_£t
(
ušt8_t
 cÚ¡ *
p_d©a
, ušt8_ˆ
dËn
, ušt8_ˆcÚ¡ *
p_¤_d©a
, ušt8_ˆ
¤dËn
));

993 
SVCALL
(
SD_BLE_GAP_ADV_START
, 
ušt32_t
, 
sd_bË_g­_adv_¡¬t
(
bË_g­_adv_·¿ms_t
 cÚ¡ *
p_adv_·¿ms
));

1001 
SVCALL
(
SD_BLE_GAP_ADV_STOP
, 
ušt32_t
, 
sd_bË_g­_adv_¡Ý
());

1026 
SVCALL
(
SD_BLE_GAP_CONN_PARAM_UPDATE
, 
ušt32_t
, 
sd_bË_g­_cÚn_·¿m_upd©e
(
ušt16_t
 
cÚn_hªdË
, 
bË_g­_cÚn_·¿ms_t
 cÚ¡ *
p_cÚn_·¿ms
));

1042 
SVCALL
(
SD_BLE_GAP_DISCONNECT
, 
ušt32_t
, 
sd_bË_g­_discÚÃù
(
ušt16_t
 
cÚn_hªdË
, 
ušt8_t
 
hci_¡©us_code
));

1054 
SVCALL
(
SD_BLE_GAP_TX_POWER_SET
, 
ušt32_t
, 
sd_bË_g­_tx_pow”_£t
(
št8_t
 
tx_pow”
));

1064 
SVCALL
(
SD_BLE_GAP_APPEARANCE_SET
, 
ušt32_t
, 
sd_bË_g­_­³¬ªû_£t
(
ušt16_t
 
­³¬ªû
));

1074 
SVCALL
(
SD_BLE_GAP_APPEARANCE_GET
, 
ušt32_t
, 
sd_bË_g­_­³¬ªû_g‘
(
ušt16_t
 *
p_­³¬ªû
));

1085 
SVCALL
(
SD_BLE_GAP_PPCP_SET
, 
ušt32_t
, 
sd_bË_g­_µý_£t
(
bË_g­_cÚn_·¿ms_t
 cÚ¡ *
p_cÚn_·¿ms
));

1095 
SVCALL
(
SD_BLE_GAP_PPCP_GET
, 
ušt32_t
, 
sd_bË_g­_µý_g‘
(
bË_g­_cÚn_·¿ms_t
 *
p_cÚn_·¿ms
));

1109 
SVCALL
(
SD_BLE_GAP_DEVICE_NAME_SET
, 
ušt32_t
, 
sd_bË_g­_deviû_Çme_£t
(
bË_g­_cÚn_£c_mode_t
 cÚ¡ *
p_wr™e_³rm
, 
ušt8_t
 cÚ¡ *
p_dev_Çme
, 
ušt16_t
 
Ën
));

1126 
SVCALL
(
SD_BLE_GAP_DEVICE_NAME_GET
, 
ušt32_t
, 
sd_bË_g­_deviû_Çme_g‘
(
ušt8_t
 *
p_dev_Çme
, 
ušt16_t
 *
p_Ën
));

1151 
SVCALL
(
SD_BLE_GAP_AUTHENTICATE
, 
ušt32_t
, 
sd_bË_g­_auth’tiÿ‹
(
ušt16_t
 
cÚn_hªdË
, 
bË_g­_£c_·¿ms_t
 cÚ¡ *
p_£c_·¿ms
));

1177 
SVCALL
(
SD_BLE_GAP_SEC_PARAMS_REPLY
, 
ušt32_t
, 
sd_bË_g­_£c_·¿ms_»¶y
(
ušt16_t
 
cÚn_hªdË
, 
ušt8_t
 
£c_¡©us
, 
bË_g­_£c_·¿ms_t
 cÚ¡ *
p_£c_·¿ms
, 
bË_g­_£c_key£t_t
 cÚ¡ *
p_£c_key£t
));

1197 
SVCALL
(
SD_BLE_GAP_AUTH_KEY_REPLY
, 
ušt32_t
, 
sd_bË_g­_auth_key_»¶y
(
ušt16_t
 
cÚn_hªdË
, 
ušt8_t
 
key_ty³
, ušt8_ˆcÚ¡ *
p_key
));

1217 
SVCALL
(
SD_BLE_GAP_ENCRYPT
, 
ušt32_t
, 
sd_bË_g­_’üy±
(
ušt16_t
 
cÚn_hªdË
, 
bË_g­_ma¡”_id_t
 cÚ¡ *
p_ma¡”_id
, 
bË_g­_’c_šfo_t
 cÚ¡ *
p_’c_šfo
));

1236 
SVCALL
(
SD_BLE_GAP_SEC_INFO_REPLY
, 
ušt32_t
, 
sd_bË_g­_£c_šfo_»¶y
(
ušt16_t
 
cÚn_hªdË
, 
bË_g­_’c_šfo_t
 cÚ¡ *
p_’c_šfo
, 
bË_g­_œk_t
 cÚ¡ *
p_id_šfo
, 
bË_g­_sign_šfo_t
 cÚ¡ *
p_sign_šfo
));

1248 
SVCALL
(
SD_BLE_GAP_CONN_SEC_GET
, 
ušt32_t
, 
sd_bË_g­_cÚn_£c_g‘
(
ušt16_t
 
cÚn_hªdË
, 
bË_g­_cÚn_£c_t
 *
p_cÚn_£c
));

1263 
SVCALL
(
SD_BLE_GAP_RSSI_START
, 
ušt32_t
, 
sd_bË_g­_rssi_¡¬t
(
ušt16_t
 
cÚn_hªdË
, 
ušt8_t
 
th»shÞd_dbm
, ušt8_ˆ
sk_couÁ
));

1277 
SVCALL
(
SD_BLE_GAP_RSSI_STOP
, 
ušt32_t
, 
sd_bË_g­_rssi_¡Ý
(
ušt16_t
 
cÚn_hªdË
));

1294 
SVCALL
(
SD_BLE_GAP_RSSI_GET
, 
ušt32_t
, 
sd_bË_g­_rssi_g‘
(
ušt16_t
 
cÚn_hªdË
, 
št8_t
 *
p_rssi
));

1308 
SVCALL
(
SD_BLE_GAP_SCAN_START
, 
ušt32_t
, 
sd_bË_g­_sÿn_¡¬t
(
bË_g­_sÿn_·¿ms_t
 cÚ¡ *
p_sÿn_·¿ms
));

1316 
SVCALL
(
SD_BLE_GAP_SCAN_STOP
, 
ušt32_t
, 
sd_bË_g­_sÿn_¡Ý
());

1333 
SVCALL
(
SD_BLE_GAP_CONNECT
, 
ušt32_t
, 
sd_bË_g­_cÚÃù
(
bË_g­_addr_t
 cÚ¡ *
p_³”_addr
, 
bË_g­_sÿn_·¿ms_t
 cÚ¡ *
p_sÿn_·¿ms
, 
bË_g­_cÚn_·¿ms_t
 cÚ¡ *
p_cÚn_·¿ms
));

1341 
SVCALL
(
SD_BLE_GAP_CONNECT_CANCEL
, 
ušt32_t
, 
sd_bË_g­_cÚÃù_ÿnûl
());

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_gatt.h

43 #iâdeà
BLE_GATT_H__


44 
	#BLE_GATT_H__


	)

46 
	~"bË_ty³s.h
"

47 
	~"bË_¿nges.h
"

54 
	#GATT_MTU_SIZE_DEFAULT
 23

	)

57 
	#GATT_RX_MTU
 23

	)

61 
	#BLE_GATT_HANDLE_INVALID
 0x0000

	)

65 
	#BLE_GATT_TIMEOUT_SRC_PROTOCOL
 0x00

	)

70 
	#BLE_GATT_OP_INVALID
 0x00

	)

71 
	#BLE_GATT_OP_WRITE_REQ
 0x01

	)

72 
	#BLE_GATT_OP_WRITE_CMD
 0x02

	)

73 
	#BLE_GATT_OP_SIGN_WRITE_CMD
 0x03

	)

74 
	#BLE_GATT_OP_PREP_WRITE_REQ
 0x04

	)

75 
	#BLE_GATT_OP_EXEC_WRITE_REQ
 0x05

	)

80 
	#BLE_GATT_EXEC_WRITE_FLAG_PREPARED_CANCEL
 0x00

	)

81 
	#BLE_GATT_EXEC_WRITE_FLAG_PREPARED_WRITE
 0x01

	)

86 
	#BLE_GATT_HVX_INVALID
 0x00

	)

87 
	#BLE_GATT_HVX_NOTIFICATION
 0x01

	)

88 
	#BLE_GATT_HVX_INDICATION
 0x02

	)

93 
	#BLE_GATT_STATUS_SUCCESS
 0x0000

	)

94 
	#BLE_GATT_STATUS_UNKNOWN
 0x0001

	)

95 
	#BLE_GATT_STATUS_ATTERR_INVALID
 0x0100

	)

96 
	#BLE_GATT_STATUS_ATTERR_INVALID_HANDLE
 0x0101

	)

97 
	#BLE_GATT_STATUS_ATTERR_READ_NOT_PERMITTED
 0x0102

	)

98 
	#BLE_GATT_STATUS_ATTERR_WRITE_NOT_PERMITTED
 0x0103

	)

99 
	#BLE_GATT_STATUS_ATTERR_INVALID_PDU
 0x0104

	)

100 
	#BLE_GATT_STATUS_ATTERR_INSUF_AUTHENTICATION
 0x0105

	)

101 
	#BLE_GATT_STATUS_ATTERR_REQUEST_NOT_SUPPORTED
 0x0106

	)

102 
	#BLE_GATT_STATUS_ATTERR_INVALID_OFFSET
 0x0107

	)

103 
	#BLE_GATT_STATUS_ATTERR_INSUF_AUTHORIZATION
 0x0108

	)

104 
	#BLE_GATT_STATUS_ATTERR_PREPARE_QUEUE_FULL
 0x0109

	)

105 
	#BLE_GATT_STATUS_ATTERR_ATTRIBUTE_NOT_FOUND
 0x010A

	)

106 
	#BLE_GATT_STATUS_ATTERR_ATTRIBUTE_NOT_LONG
 0x010B

	)

107 
	#BLE_GATT_STATUS_ATTERR_INSUF_ENC_KEY_SIZE
 0x010C

	)

108 
	#BLE_GATT_STATUS_ATTERR_INVALID_ATT_VAL_LENGTH
 0x010D

	)

109 
	#BLE_GATT_STATUS_ATTERR_UNLIKELY_ERROR
 0x010E

	)

110 
	#BLE_GATT_STATUS_ATTERR_INSUF_ENCRYPTION
 0x010F

	)

111 
	#BLE_GATT_STATUS_ATTERR_UNSUPPORTED_GROUP_TYPE
 0x0110

	)

112 
	#BLE_GATT_STATUS_ATTERR_INSUF_RESOURCES
 0x0111

	)

113 
	#BLE_GATT_STATUS_ATTERR_RFU_RANGE1_BEGIN
 0x0112

	)

114 
	#BLE_GATT_STATUS_ATTERR_RFU_RANGE1_END
 0x017F

	)

115 
	#BLE_GATT_STATUS_ATTERR_APP_BEGIN
 0x0180

	)

116 
	#BLE_GATT_STATUS_ATTERR_APP_END
 0x019F

	)

117 
	#BLE_GATT_STATUS_ATTERR_RFU_RANGE2_BEGIN
 0x01A0

	)

118 
	#BLE_GATT_STATUS_ATTERR_RFU_RANGE2_END
 0x01DF

	)

119 
	#BLE_GATT_STATUS_ATTERR_RFU_RANGE3_BEGIN
 0x01E0

	)

120 
	#BLE_GATT_STATUS_ATTERR_RFU_RANGE3_END
 0x01FC

	)

121 
	#BLE_GATT_STATUS_ATTERR_CPS_CCCD_CONFIG_ERROR
 0x01FD

	)

122 
	#BLE_GATT_STATUS_ATTERR_CPS_PROC_ALR_IN_PROG
 0x01FE

	)

123 
	#BLE_GATT_STATUS_ATTERR_CPS_OUT_OF_RANGE
 0x01FF

	)

130 
	#BLE_GATT_CPF_FORMAT_RFU
 0x00

	)

131 
	#BLE_GATT_CPF_FORMAT_BOOLEAN
 0x01

	)

132 
	#BLE_GATT_CPF_FORMAT_2BIT
 0x02

	)

133 
	#BLE_GATT_CPF_FORMAT_NIBBLE
 0x03

	)

134 
	#BLE_GATT_CPF_FORMAT_UINT8
 0x04

	)

135 
	#BLE_GATT_CPF_FORMAT_UINT12
 0x05

	)

136 
	#BLE_GATT_CPF_FORMAT_UINT16
 0x06

	)

137 
	#BLE_GATT_CPF_FORMAT_UINT24
 0x07

	)

138 
	#BLE_GATT_CPF_FORMAT_UINT32
 0x08

	)

139 
	#BLE_GATT_CPF_FORMAT_UINT48
 0x09

	)

140 
	#BLE_GATT_CPF_FORMAT_UINT64
 0x0A

	)

141 
	#BLE_GATT_CPF_FORMAT_UINT128
 0x0B

	)

142 
	#BLE_GATT_CPF_FORMAT_SINT8
 0x0C

	)

143 
	#BLE_GATT_CPF_FORMAT_SINT12
 0x0D

	)

144 
	#BLE_GATT_CPF_FORMAT_SINT16
 0x0E

	)

145 
	#BLE_GATT_CPF_FORMAT_SINT24
 0x0F

	)

146 
	#BLE_GATT_CPF_FORMAT_SINT32
 0x10

	)

147 
	#BLE_GATT_CPF_FORMAT_SINT48
 0x11

	)

148 
	#BLE_GATT_CPF_FORMAT_SINT64
 0x12

	)

149 
	#BLE_GATT_CPF_FORMAT_SINT128
 0x13

	)

150 
	#BLE_GATT_CPF_FORMAT_FLOAT32
 0x14

	)

151 
	#BLE_GATT_CPF_FORMAT_FLOAT64
 0x15

	)

152 
	#BLE_GATT_CPF_FORMAT_SFLOAT
 0x16

	)

153 
	#BLE_GATT_CPF_FORMAT_FLOAT
 0x17

	)

154 
	#BLE_GATT_CPF_FORMAT_DUINT16
 0x18

	)

155 
	#BLE_GATT_CPF_FORMAT_UTF8S
 0x19

	)

156 
	#BLE_GATT_CPF_FORMAT_UTF16S
 0x1A

	)

157 
	#BLE_GATT_CPF_FORMAT_STRUCT
 0x1B

	)

163 
	#BLE_GATT_CPF_NAMESPACE_BTSIG
 0x01

	)

164 
	#BLE_GATT_CPF_NAMESPACE_DESCRIPTION_UNKNOWN
 0x0000

	)

176 
ušt8_t
 
	mbrßdÿ¡
 :1;

177 
ušt8_t
 
	m»ad
 :1;

178 
ušt8_t
 
	mwr™e_wo_»¥
 :1;

179 
ušt8_t
 
	mwr™e
 :1;

180 
ušt8_t
 
	mnÙify
 :1;

181 
ušt8_t
 
	mšdiÿ‹
 :1;

182 
ušt8_t
 
	mauth_sigÃd_wr
 :1;

183 } 
	tbË_g©t_ch¬_´Ýs_t
;

189 
ušt8_t
 
	m»lŸbË_wr
 :1;

190 
ušt8_t
 
	mwr_aux
 :1;

191 } 
	tbË_g©t_ch¬_ext_´Ýs_t
;

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_gattc.h

43 #iâdeà
BLE_GATTC_H__


44 
	#BLE_GATTC_H__


	)

46 
	~"bË_g©t.h
"

47 
	~"bË_ty³s.h
"

48 
	~"bË_¿nges.h
"

49 
	~"Äf_svc.h
"

55 
	eBLE_GATTC_SVCS


57 
	mSD_BLE_GATTC_PRIMARY_SERVICES_DISCOVER
 = 
BLE_GATTC_SVC_BASE
,

58 
	mSD_BLE_GATTC_RELATIONSHIPS_DISCOVER
,

59 
	mSD_BLE_GATTC_CHARACTERISTICS_DISCOVER
,

60 
	mSD_BLE_GATTC_DESCRIPTORS_DISCOVER
,

61 
	mSD_BLE_GATTC_CHAR_VALUE_BY_UUID_READ
,

62 
	mSD_BLE_GATTC_READ
,

63 
	mSD_BLE_GATTC_CHAR_VALUES_READ
,

64 
	mSD_BLE_GATTC_WRITE
,

65 
	mSD_BLE_GATTC_HV_CONFIRM


71 
	eBLE_GATTC_EVTS


73 
	mBLE_GATTC_EVT_PRIM_SRVC_DISC_RSP
 = 
BLE_GATTC_EVT_BASE
,

74 
	mBLE_GATTC_EVT_REL_DISC_RSP
,

75 
	mBLE_GATTC_EVT_CHAR_DISC_RSP
,

76 
	mBLE_GATTC_EVT_DESC_DISC_RSP
,

77 
	mBLE_GATTC_EVT_CHAR_VAL_BY_UUID_READ_RSP
,

78 
	mBLE_GATTC_EVT_READ_RSP
,

79 
	mBLE_GATTC_EVT_CHAR_VALS_READ_RSP
,

80 
	mBLE_GATTC_EVT_WRITE_RSP
,

81 
	mBLE_GATTC_EVT_HVX
,

82 
	mBLE_GATTC_EVT_TIMEOUT


92 
	#BLE_ERROR_GATTC_PROC_NOT_PERMITTED
 (
NRF_GATTC_ERR_BASE
 + 0x000è

	)

96 
	#BLE_GATTC_HANDLE_END
 0xFFFF

	)

106 
ušt16_t
 
	m¡¬t_hªdË
;

107 
ušt16_t
 
	m’d_hªdË
;

108 } 
	tbË_g©tc_hªdË_¿nge_t
;

114 
bË_uuid_t
 
	muuid
;

115 
bË_g©tc_hªdË_¿nge_t
 
	mhªdË_¿nge
;

116 } 
	tbË_g©tc_£rviû_t
;

122 
ušt16_t
 
	mhªdË
;

123 
bË_g©tc_£rviû_t
 
	mšþuded_¤vc
;

124 } 
	tbË_g©tc_šþude_t
;

130 
bË_uuid_t
 
	muuid
;

131 
bË_g©t_ch¬_´Ýs_t
 
	mch¬_´Ýs
;

132 
ušt8_t
 
	mch¬_ext_´Ýs
 : 1;

133 
ušt16_t
 
	mhªdË_deþ
;

134 
ušt16_t
 
	mhªdË_v®ue
;

135 } 
	tbË_g©tc_ch¬_t
;

141 
ušt16_t
 
	mhªdË
;

142 
bË_uuid_t
 
	muuid
;

143 } 
	tbË_g©tc_desc_t
;

149 
ušt8_t
 
	mwr™e_Ý
;

150 
ušt8_t
 
	mæags
;

151 
ušt16_t
 
	mhªdË
;

152 
ušt16_t
 
	moff£t
;

153 
ušt16_t
 
	mËn
;

154 
ušt8_t
 *
	mp_v®ue
;

155 } 
	tbË_g©tc_wr™e_·¿ms_t
;

160 
ušt16_t
 
	mcouÁ
;

161 
bË_g©tc_£rviû_t
 
	m£rviûs
[1];

162 } 
	tbË_g©tc_evt_´im_¤vc_disc_r¥_t
;

167 
ušt16_t
 
	mcouÁ
;

168 
bË_g©tc_šþude_t
 
	mšþudes
[1];

169 } 
	tbË_g©tc_evt_»l_disc_r¥_t
;

174 
ušt16_t
 
	mcouÁ
;

175 
bË_g©tc_ch¬_t
 
	mch¬s
[1];

176 } 
	tbË_g©tc_evt_ch¬_disc_r¥_t
;

181 
ušt16_t
 
	mcouÁ
;

182 
bË_g©tc_desc_t
 
	mdescs
[1];

183 } 
	tbË_g©tc_evt_desc_disc_r¥_t
;

188 
ušt16_t
 
	mhªdË
;

189 
ušt8_t
 *
	mp_v®ue
;

192 } 
	tbË_g©tc_hªdË_v®ue_t
;

197 
ušt16_t
 
	mcouÁ
;

198 
ušt16_t
 
	mv®ue_Ën
;

199 
bË_g©tc_hªdË_v®ue_t
 
	mhªdË_v®ue
[1];

200 } 
	tbË_g©tc_evt_ch¬_v®_by_uuid_»ad_r¥_t
;

205 
ušt16_t
 
	mhªdË
;

206 
ušt16_t
 
	moff£t
;

207 
ušt16_t
 
	mËn
;

208 
ušt8_t
 
	md©a
[1];

209 } 
	tbË_g©tc_evt_»ad_r¥_t
;

214 
ušt16_t
 
	mËn
;

215 
ušt8_t
 
	mv®ues
[1];

216 } 
	tbË_g©tc_evt_ch¬_v®s_»ad_r¥_t
;

221 
ušt16_t
 
	mhªdË
;

222 
ušt8_t
 
	mwr™e_Ý
;

223 
ušt16_t
 
	moff£t
;

224 
ušt16_t
 
	mËn
;

225 
ušt8_t
 
	md©a
[1];

226 } 
	tbË_g©tc_evt_wr™e_r¥_t
;

231 
ušt16_t
 
	mhªdË
;

232 
ušt8_t
 
	mty³
;

233 
ušt16_t
 
	mËn
;

234 
ušt8_t
 
	md©a
[1];

235 } 
	tbË_g©tc_evt_hvx_t
;

240 
ušt8_t
 
	m¤c
;

241 } 
	tbË_g©tc_evt_timeout_t
;

246 
ušt16_t
 
	mcÚn_hªdË
;

247 
ušt16_t
 
	mg©t_¡©us
;

248 
ušt16_t
 
	m”rÜ_hªdË
;

251 
bË_g©tc_evt_´im_¤vc_disc_r¥_t
 
	m´im_¤vc_disc_r¥
;

252 
bË_g©tc_evt_»l_disc_r¥_t
 
	m»l_disc_r¥
;

253 
bË_g©tc_evt_ch¬_disc_r¥_t
 
	mch¬_disc_r¥
;

254 
bË_g©tc_evt_desc_disc_r¥_t
 
	mdesc_disc_r¥
;

255 
bË_g©tc_evt_ch¬_v®_by_uuid_»ad_r¥_t
 
	mch¬_v®_by_uuid_»ad_r¥
;

256 
bË_g©tc_evt_»ad_r¥_t
 
	m»ad_r¥
;

257 
bË_g©tc_evt_ch¬_v®s_»ad_r¥_t
 
	mch¬_v®s_»ad_r¥
;

258 
bË_g©tc_evt_wr™e_r¥_t
 
	mwr™e_r¥
;

259 
bË_g©tc_evt_hvx_t
 
	mhvx
;

260 
bË_g©tc_evt_timeout_t
 
	mtimeout
;

261 } 
	m·¿ms
;

262 } 
	tbË_g©tc_evt_t
;

286 
SVCALL
(
SD_BLE_GATTC_PRIMARY_SERVICES_DISCOVER
, 
ušt32_t
, 
sd_bË_g©tc_´im¬y_£rviûs_discov”
(
ušt16_t
 
cÚn_hªdË
, ušt16_ˆ
¡¬t_hªdË
, 
bË_uuid_t
 cÚ¡ *
p_¤vc_uuid
));

304 
SVCALL
(
SD_BLE_GATTC_RELATIONSHIPS_DISCOVER
, 
ušt32_t
, 
sd_bË_g©tc_»ÏtiÚshs_discov”
(
ušt16_t
 
cÚn_hªdË
, 
bË_g©tc_hªdË_¿nge_t
 cÚ¡ *
p_hªdË_¿nge
));

324 
SVCALL
(
SD_BLE_GATTC_CHARACTERISTICS_DISCOVER
, 
ušt32_t
, 
sd_bË_g©tc_ch¬aù”i¡ics_discov”
(
ušt16_t
 
cÚn_hªdË
, 
bË_g©tc_hªdË_¿nge_t
 cÚ¡ *
p_hªdË_¿nge
));

341 
SVCALL
(
SD_BLE_GATTC_DESCRIPTORS_DISCOVER
, 
ušt32_t
, 
sd_bË_g©tc_desütÜs_discov”
(
ušt16_t
 
cÚn_hªdË
, 
bË_g©tc_hªdË_¿nge_t
 cÚ¡ *
p_hªdË_¿nge
));

359 
SVCALL
(
SD_BLE_GATTC_CHAR_VALUE_BY_UUID_READ
, 
ušt32_t
, 
sd_bË_g©tc_ch¬_v®ue_by_uuid_»ad
(
ušt16_t
 
cÚn_hªdË
, 
bË_uuid_t
 cÚ¡ *
p_uuid
, 
bË_g©tc_hªdË_¿nge_t
 cÚ¡ *
p_hªdË_¿nge
));

378 
SVCALL
(
SD_BLE_GATTC_READ
, 
ušt32_t
, 
sd_bË_g©tc_»ad
(
ušt16_t
 
cÚn_hªdË
, ušt16_ˆ
hªdË
, ušt16_ˆ
off£t
));

395 
SVCALL
(
SD_BLE_GATTC_CHAR_VALUES_READ
, 
ušt32_t
, 
sd_bË_g©tc_ch¬_v®ues_»ad
(
ušt16_t
 
cÚn_hªdË
, ušt16_ˆcÚ¡ *
p_hªdËs
, ušt16_ˆ
hªdË_couÁ
));

419 
SVCALL
(
SD_BLE_GATTC_WRITE
, 
ušt32_t
, 
sd_bË_g©tc_wr™e
(
ušt16_t
 
cÚn_hªdË
, 
bË_g©tc_wr™e_·¿ms_t
 cÚ¡ *
p_wr™e_·¿ms
));

432 
SVCALL
(
SD_BLE_GATTC_HV_CONFIRM
, 
ušt32_t
, 
sd_bË_g©tc_hv_cÚfœm
(
ušt16_t
 
cÚn_hªdË
, ušt16_ˆ
hªdË
));

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_gatts.h

43 #iâdeà
BLE_GATTS_H__


44 
	#BLE_GATTS_H__


	)

46 
	~"bË_ty³s.h
"

47 
	~"bË_¿nges.h
"

48 
	~"bË_l2ÿp.h
"

49 
	~"bË_g­.h
"

50 
	~"bË_g©t.h
"

51 
	~"Äf_svc.h
"

59 
	eBLE_GATTS_SVCS


61 
	mSD_BLE_GATTS_SERVICE_ADD
 = 
BLE_GATTS_SVC_BASE
,

62 
	mSD_BLE_GATTS_INCLUDE_ADD
,

63 
	mSD_BLE_GATTS_CHARACTERISTIC_ADD
,

64 
	mSD_BLE_GATTS_DESCRIPTOR_ADD
,

65 
	mSD_BLE_GATTS_VALUE_SET
,

66 
	mSD_BLE_GATTS_VALUE_GET
,

67 
	mSD_BLE_GATTS_HVX
,

68 
	mSD_BLE_GATTS_SERVICE_CHANGED
,

69 
	mSD_BLE_GATTS_RW_AUTHORIZE_REPLY
,

70 
	mSD_BLE_GATTS_SYS_ATTR_SET
,

71 
	mSD_BLE_GATTS_SYS_ATTR_GET
,

77 
	eBLE_GATTS_EVTS


79 
	mBLE_GATTS_EVT_WRITE
 = 
BLE_GATTS_EVT_BASE
,

80 
	mBLE_GATTS_EVT_RW_AUTHORIZE_REQUEST
,

81 
	mBLE_GATTS_EVT_SYS_ATTR_MISSING
,

82 
	mBLE_GATTS_EVT_HVC
,

83 
	mBLE_GATTS_EVT_SC_CONFIRM
,

84 
	mBLE_GATTS_EVT_TIMEOUT


93 
	#BLE_ERROR_GATTS_INVALID_ATTR_TYPE
 (
NRF_GATTS_ERR_BASE
 + 0x000è

	)

94 
	#BLE_ERROR_GATTS_SYS_ATTR_MISSING
 (
NRF_GATTS_ERR_BASE
 + 0x001è

	)

99 
	#BLE_GATTS_FIX_ATTR_LEN_MAX
 (510è

	)

100 
	#BLE_GATTS_VAR_ATTR_LEN_MAX
 (512è

	)

105 
	#BLE_GATTS_SRVC_TYPE_INVALID
 0x00

	)

106 
	#BLE_GATTS_SRVC_TYPE_PRIMARY
 0x01

	)

107 
	#BLE_GATTS_SRVC_TYPE_SECONDARY
 0x02

	)

113 
	#BLE_GATTS_ATTR_TYPE_INVALID
 0x00

	)

114 
	#BLE_GATTS_ATTR_TYPE_PRIM_SRVC_DECL
 0x01

	)

115 
	#BLE_GATTS_ATTR_TYPE_SEC_SRVC_DECL
 0x02

	)

116 
	#BLE_GATTS_ATTR_TYPE_INC_DECL
 0x03

	)

117 
	#BLE_GATTS_ATTR_TYPE_CHAR_DECL
 0x04

	)

118 
	#BLE_GATTS_ATTR_TYPE_CHAR_VAL
 0x05

	)

119 
	#BLE_GATTS_ATTR_TYPE_DESC
 0x06

	)

120 
	#BLE_GATTS_ATTR_TYPE_OTHER
 0x07

	)

126 
	#BLE_GATTS_OP_INVALID
 0x00

	)

127 
	#BLE_GATTS_OP_WRITE_REQ
 0x01

	)

128 
	#BLE_GATTS_OP_WRITE_CMD
 0x02

	)

129 
	#BLE_GATTS_OP_SIGN_WRITE_CMD
 0x03

	)

130 
	#BLE_GATTS_OP_PREP_WRITE_REQ
 0x04

	)

131 
	#BLE_GATTS_OP_EXEC_WRITE_REQ_CANCEL
 0x05

	)

132 
	#BLE_GATTS_OP_EXEC_WRITE_REQ_NOW
 0x06

	)

137 
	#BLE_GATTS_VLOC_INVALID
 0x00

	)

138 
	#BLE_GATTS_VLOC_STACK
 0x01

	)

139 
	#BLE_GATTS_VLOC_USER
 0x02

	)

145 
	#BLE_GATTS_AUTHORIZE_TYPE_INVALID
 0x00

	)

146 
	#BLE_GATTS_AUTHORIZE_TYPE_READ
 0x01

	)

147 
	#BLE_GATTS_AUTHORIZE_TYPE_WRITE
 0x02

	)

152 
	#BLE_GATTS_SYS_ATTR_FLAG_SYS_SRVCS
 (1 << 0è

	)

153 
	#BLE_GATTS_SYS_ATTR_FLAG_USR_SRVCS
 (1 << 1è

	)

159 
	#BLE_GATTS_ATTR_TAB_SIZE_MIN
 216

	)

160 
	#BLE_GATTS_ATTR_TAB_SIZE_DEFAULT
 0x0000

	)

173 
ušt8_t
 
	m£rviû_chªged
:1;

174 
ušt32_t
 
	m©Œ_b_size
;

175 } 
	tbË_g©ts_’abË_·¿ms_t
;

180 
bË_g­_cÚn_£c_mode_t
 
	m»ad_³rm
;

181 
bË_g­_cÚn_£c_mode_t
 
	mwr™e_³rm
;

182 
ušt8_t
 
	mvËn
 :1;

183 
ušt8_t
 
	mvloc
 :2;

184 
ušt8_t
 
	mrd_auth
 :1;

185 
ušt8_t
 
	mwr_auth
 :1;

186 } 
	tbË_g©ts_©Œ_md_t
;

192 
bË_uuid_t
 *
	mp_uuid
;

193 
bË_g©ts_©Œ_md_t
 *
	mp_©Œ_md
;

194 
ušt16_t
 
	mš™_Ën
;

195 
ušt16_t
 
	mš™_offs
;

196 
ušt16_t
 
	mmax_Ën
;

197 
ušt8_t
* 
	mp_v®ue
;

200 } 
	tbË_g©ts_©Œ_t
;

205 
ušt16_t
 
	mËn
;

206 
ušt16_t
 
	moff£t
;

207 
ušt8_t
 *
	mp_v®ue
;

210 } 
	tbË_g©ts_v®ue_t
;

216 
bË_uuid_t
 
	m¤vc_uuid
;

217 
bË_uuid_t
 
	mch¬_uuid
;

218 
bË_uuid_t
 
	mdesc_uuid
;

219 
ušt16_t
 
	m¤vc_hªdË
;

220 
ušt16_t
 
	mv®ue_hªdË
;

221 
ušt8_t
 
	mty³
;

222 } 
	tbË_g©ts_©Œ_cÚ‹xt_t
;

228 
ušt8_t
 
	mfÜm©
;

229 
št8_t
 
	mexpÚ’t
;

230 
ušt16_t
 
	mun™
;

231 
ušt8_t
 
	mÇme_¥aû
;

232 
ušt16_t
 
	mdesc
;

233 } 
	tbË_g©ts_ch¬_pf_t
;

239 
bË_g©t_ch¬_´Ýs_t
 
	mch¬_´Ýs
;

240 
bË_g©t_ch¬_ext_´Ýs_t
 
	mch¬_ext_´Ýs
;

241 
ušt8_t
 *
	mp_ch¬_u£r_desc
;

242 
ušt16_t
 
	mch¬_u£r_desc_max_size
;

243 
ušt16_t
 
	mch¬_u£r_desc_size
;

244 
bË_g©ts_ch¬_pf_t
* 
	mp_ch¬_pf
;

245 
bË_g©ts_©Œ_md_t
* 
	mp_u£r_desc_md
;

246 
bË_g©ts_©Œ_md_t
* 
	mp_cccd_md
;

247 
bË_g©ts_©Œ_md_t
* 
	mp_sccd_md
;

248 } 
	tbË_g©ts_ch¬_md_t
;

254 
ušt16_t
 
	mv®ue_hªdË
;

255 
ušt16_t
 
	mu£r_desc_hªdË
;

256 
ušt16_t
 
	mcccd_hªdË
;

257 
ušt16_t
 
	msccd_hªdË
;

258 } 
	tbË_g©ts_ch¬_hªdËs_t
;

264 
ušt16_t
 
	mhªdË
;

265 
ušt8_t
 
	mty³
;

266 
ušt16_t
 
	moff£t
;

267 
ušt16_t
 *
	mp_Ën
;

268 
ušt8_t
 *
	mp_d©a
;

269 } 
	tbË_g©ts_hvx_·¿ms_t
;

274 
ušt16_t
 
	mg©t_¡©us
;

275 
ušt8_t
 
	mupd©e
 : 1;

276 
ušt16_t
 
	moff£t
;

277 
ušt16_t
 
	mËn
;

278 
ušt8_t
 *
	mp_d©a
;

279 } 
	tbË_g©ts_»ad_authÜize_·¿ms_t
;

284 
ušt16_t
 
	mg©t_¡©us
;

285 } 
	tbË_g©ts_wr™e_authÜize_·¿ms_t
;

290 
ušt8_t
 
	mty³
;

292 
bË_g©ts_»ad_authÜize_·¿ms_t
 
	m»ad
;

293 
bË_g©ts_wr™e_authÜize_·¿ms_t
 
	mwr™e
;

294 } 
	m·¿ms
;

295 } 
	tbË_g©ts_rw_authÜize_»¶y_·¿ms_t
;

302 
ušt16_t
 
	mhªdË
;

303 
ušt8_t
 
	mÝ
;

304 
bË_g©ts_©Œ_cÚ‹xt_t
 
	mcÚ‹xt
;

305 
ušt16_t
 
	moff£t
;

306 
ušt16_t
 
	mËn
;

307 
ušt8_t
 
	md©a
[1];

308 } 
	tbË_g©ts_evt_wr™e_t
;

313 
ušt16_t
 
	mhªdË
;

314 
bË_g©ts_©Œ_cÚ‹xt_t
 
	mcÚ‹xt
;

315 
ušt16_t
 
	moff£t
;

316 } 
	tbË_g©ts_evt_»ad_t
;

321 
ušt8_t
 
	mty³
;

323 
bË_g©ts_evt_»ad_t
 
	m»ad
;

324 
bË_g©ts_evt_wr™e_t
 
	mwr™e
;

325 } 
	m»que¡
;

326 } 
	tbË_g©ts_evt_rw_authÜize_»que¡_t
;

331 
ušt8_t
 
	mhšt
;

332 } 
	tbË_g©ts_evt_sys_©Œ_missšg_t
;

338 
ušt16_t
 
	mhªdË
;

339 } 
	tbË_g©ts_evt_hvc_t
;

344 
ušt8_t
 
	m¤c
;

345 } 
	tbË_g©ts_evt_timeout_t
;

351 
ušt16_t
 
	mcÚn_hªdË
;

354 
bË_g©ts_evt_wr™e_t
 
	mwr™e
;

355 
bË_g©ts_evt_rw_authÜize_»que¡_t
 
	mauthÜize_»que¡
;

356 
bË_g©ts_evt_sys_©Œ_missšg_t
 
	msys_©Œ_missšg
;

357 
bË_g©ts_evt_hvc_t
 
	mhvc
;

358 
bË_g©ts_evt_timeout_t
 
	mtimeout
;

359 } 
	m·¿ms
;

360 } 
	tbË_g©ts_evt_t
;

382 
SVCALL
(
SD_BLE_GATTS_SERVICE_ADD
, 
ušt32_t
, 
sd_bË_g©ts_£rviû_add
(
ušt8_t
 
ty³
, 
bË_uuid_t
 cÚ¡ *
p_uuid
, 
ušt16_t
 *
p_hªdË
));

403 
SVCALL
(
SD_BLE_GATTS_INCLUDE_ADD
, 
ušt32_t
, 
sd_bË_g©ts_šþude_add
(
ušt16_t
 
£rviû_hªdË
, ušt16_ˆ
šc_¤vc_hªdË
, ušt16_ˆ*
p_šþude_hªdË
));

428 
SVCALL
(
SD_BLE_GATTS_CHARACTERISTIC_ADD
, 
ušt32_t
, 
sd_bË_g©ts_ch¬aù”i¡ic_add
(
ušt16_t
 
£rviû_hªdË
, 
bË_g©ts_ch¬_md_t
 cÚ¡ *
p_ch¬_md
, 
bË_g©ts_©Œ_t
 cÚ¡ *
p_©Œ_ch¬_v®ue
, 
bË_g©ts_ch¬_hªdËs_t
 *
p_hªdËs
));

447 
SVCALL
(
SD_BLE_GATTS_DESCRIPTOR_ADD
, 
ušt32_t
, 
sd_bË_g©ts_desütÜ_add
(
ušt16_t
 
ch¬_hªdË
, 
bË_g©ts_©Œ_t
 cÚ¡ *
p_©Œ
, ušt16_ˆ*
p_hªdË
));

466 
SVCALL
(
SD_BLE_GATTS_VALUE_SET
, 
ušt32_t
, 
sd_bË_g©ts_v®ue_£t
(
ušt16_t
 
cÚn_hªdË
, ušt16_ˆ
hªdË
, 
bË_g©ts_v®ue_t
 *
p_v®ue
));

489 
SVCALL
(
SD_BLE_GATTS_VALUE_GET
, 
ušt32_t
, 
sd_bË_g©ts_v®ue_g‘
(
ušt16_t
 
cÚn_hªdË
, ušt16_ˆ
hªdË
, 
bË_g©ts_v®ue_t
 *
p_v®ue
));

526 
SVCALL
(
SD_BLE_GATTS_HVX
, 
ušt32_t
, 
sd_bË_g©ts_hvx
(
ušt16_t
 
cÚn_hªdË
, 
bË_g©ts_hvx_·¿ms_t
 cÚ¡ *
p_hvx_·¿ms
));

549 
SVCALL
(
SD_BLE_GATTS_SERVICE_CHANGED
, 
ušt32_t
, 
sd_bË_g©ts_£rviû_chªged
(
ušt16_t
 
cÚn_hªdË
, ušt16_ˆ
¡¬t_hªdË
, ušt16_ˆ
’d_hªdË
));

566 
SVCALL
(
SD_BLE_GATTS_RW_AUTHORIZE_REPLY
, 
ušt32_t
, 
sd_bË_g©ts_rw_authÜize_»¶y
(
ušt16_t
 
cÚn_hªdË
, 
bË_g©ts_rw_authÜize_»¶y_·¿ms_t
 cÚ¡ *
p_rw_authÜize_»¶y_·¿ms
));

603 
SVCALL
(
SD_BLE_GATTS_SYS_ATTR_SET
, 
ušt32_t
, 
sd_bË_g©ts_sys_©Œ_£t
(
ušt16_t
 
cÚn_hªdË
, 
ušt8_t
 cÚ¡ *
p_sys_©Œ_d©a
, ušt16_ˆ
Ën
, ušt32_ˆ
æags
));

631 
SVCALL
(
SD_BLE_GATTS_SYS_ATTR_GET
, 
ušt32_t
, 
sd_bË_g©ts_sys_©Œ_g‘
(
ušt16_t
 
cÚn_hªdË
, 
ušt8_t
 *
p_sys_©Œ_d©a
, ušt16_ˆ*
p_Ën
, ušt32_ˆ
æags
));

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_hci.h

43 #iâdeà
BLE_HCI_H__


44 
	#BLE_HCI_H__


	)

49 
	#BLE_HCI_STATUS_CODE_SUCCESS
 0x00

	)

50 
	#BLE_HCI_STATUS_CODE_UNKNOWN_BTLE_COMMAND
 0x01

	)

51 
	#BLE_HCI_STATUS_CODE_UNKNOWN_CONNECTION_IDENTIFIER
 0x02

	)

55 
	#BLE_HCI_AUTHENTICATION_FAILURE
 0x05

	)

56 
	#BLE_HCI_STATUS_CODE_PIN_OR_KEY_MISSING
 0x06

	)

57 
	#BLE_HCI_MEMORY_CAPACITY_EXCEEDED
 0x07

	)

58 
	#BLE_HCI_CONNECTION_TIMEOUT
 0x08

	)

62 
	#BLE_HCI_STATUS_CODE_COMMAND_DISALLOWED
 0x0C

	)

68 
	#BLE_HCI_STATUS_CODE_INVALID_BTLE_COMMAND_PARAMETERS
 0x12

	)

69 
	#BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION
 0x13

	)

70 
	#BLE_HCI_REMOTE_DEV_TERMINATION_DUE_TO_LOW_RESOURCES
 0x14

	)

71 
	#BLE_HCI_REMOTE_DEV_TERMINATION_DUE_TO_POWER_OFF
 0x15

	)

72 
	#BLE_HCI_LOCAL_HOST_TERMINATED_CONNECTION
 0x16

	)

78 
	#BLE_HCI_UNSUPPORTED_REMOTE_FEATURE
 0x1A

	)

83 
	#BLE_HCI_STATUS_CODE_INVALID_LMP_PARAMETERS
 0x1E

	)

84 
	#BLE_HCI_STATUS_CODE_UNSPECIFIED_ERROR
 0x1F

	)

88 
	#BLE_HCI_STATUS_CODE_LMP_RESPONSE_TIMEOUT
 0x22

	)

90 
	#BLE_HCI_STATUS_CODE_LMP_PDU_NOT_ALLOWED
 0x24

	)

95 
	#BLE_HCI_INSTANT_PASSED
 0x28

	)

96 
	#BLE_HCI_PAIRING_WITH_UNIT_KEY_UNSUPPORTED
 0x29

	)

97 
	#BLE_HCI_DIFFERENT_TRANSACTION_COLLISION
 0x2A

	)

114 
	#BLE_HCI_CONTROLLER_BUSY
 0x3A

	)

115 
	#BLE_HCI_CONN_INTERVAL_UNACCEPTABLE
 0x3B

	)

116 
	#BLE_HCI_DIRECTED_ADVERTISER_TIMEOUT
 0x3C

	)

117 
	#BLE_HCI_CONN_TERMINATED_DUE_TO_MIC_FAILURE
 0x3D

	)

118 
	#BLE_HCI_CONN_FAILED_TO_BE_ESTABLISHED
 0x3E

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_l2cap.h

43 #iâdeà
BLE_L2CAP_H__


44 
	#BLE_L2CAP_H__


	)

46 
	~"bË_ty³s.h
"

47 
	~"bË_¿nges.h
"

48 
	~"bË_”r.h
"

49 
	~"Äf_svc.h
"

55 
	eBLE_L2CAP_SVCS


57 
	mSD_BLE_L2CAP_CID_REGISTER
 = 
BLE_L2CAP_SVC_BASE
,

58 
	mSD_BLE_L2CAP_CID_UNREGISTER
,

59 
	mSD_BLE_L2CAP_TX


63 
	eBLE_L2CAP_EVTS


65 
	mBLE_L2CAP_EVT_RX
 = 
BLE_L2CAP_EVT_BASE


75 
	#BLE_ERROR_L2CAP_CID_IN_USE
 (
NRF_L2CAP_ERR_BASE
 + 0x000è

	)

79 
	#BLE_L2CAP_MTU_DEF
 (23)

	)

82 
	#BLE_L2CAP_CID_INVALID
 (0x0000)

	)

85 
	#BLE_L2CAP_CID_DYN_BASE
 (0x0040)

	)

88 
	#BLE_L2CAP_CID_DYN_MAX
 (8)

	)

98 
ušt16_t
 
	mËn
;

99 
ušt16_t
 
	mcid
;

100 } 
	tbË_l2ÿp_h—d”_t
;

106 
bË_l2ÿp_h—d”_t
 
	mh—d”
;

107 
ušt8_t
 
	md©a
[1];

108 } 
	tbË_l2ÿp_evt_rx_t
;

114 
ušt16_t
 
	mcÚn_hªdË
;

117 
bË_l2ÿp_evt_rx_t
 
	mrx
;

118 } 
	m·¿ms
;

119 } 
	tbË_l2ÿp_evt_t
;

137 
SVCALL
(
SD_BLE_L2CAP_CID_REGISTER
, 
ušt32_t
, 
sd_bË_l2ÿp_cid_»gi¡”
(
ušt16_t
 
cid
));

149 
SVCALL
(
SD_BLE_L2CAP_CID_UNREGISTER
, 
ušt32_t
, 
sd_bË_l2ÿp_cid_uÄegi¡”
(
ušt16_t
 
cid
));

169 
SVCALL
(
SD_BLE_L2CAP_TX
, 
ušt32_t
, 
sd_bË_l2ÿp_tx
(
ušt16_t
 
cÚn_hªdË
, 
bË_l2ÿp_h—d”_t
 cÚ¡ *
p_h—d”
, 
ušt8_t
 cÚ¡ *
p_d©a
));

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_ranges.h

57 #iâdeà
BLE_RANGES_H__


58 
	#BLE_RANGES_H__


	)

60 
	#BLE_SVC_BASE
 0x60

	)

61 
	#BLE_SVC_LAST
 0x6B

	)

63 
	#BLE_RESERVED_SVC_BASE
 0x6C

	)

64 
	#BLE_RESERVED_SVC_LAST
 0x6F

	)

66 
	#BLE_GAP_SVC_BASE
 0x70

	)

67 
	#BLE_GAP_SVC_LAST
 0x8F

	)

69 
	#BLE_GATTC_SVC_BASE
 0x90

	)

70 
	#BLE_GATTC_SVC_LAST
 0x9F

	)

72 
	#BLE_GATTS_SVC_BASE
 0xA0

	)

73 
	#BLE_GATTS_SVC_LAST
 0xAF

	)

75 
	#BLE_L2CAP_SVC_BASE
 0xB0

	)

76 
	#BLE_L2CAP_SVC_LAST
 0xBF

	)

79 
	#BLE_EVT_INVALID
 0x00

	)

81 
	#BLE_EVT_BASE
 0x01

	)

82 
	#BLE_EVT_LAST
 0x0F

	)

84 
	#BLE_GAP_EVT_BASE
 0x10

	)

85 
	#BLE_GAP_EVT_LAST
 0x2F

	)

87 
	#BLE_GATTC_EVT_BASE
 0x30

	)

88 
	#BLE_GATTC_EVT_LAST
 0x4F

	)

90 
	#BLE_GATTS_EVT_BASE
 0x50

	)

91 
	#BLE_GATTS_EVT_LAST
 0x6F

	)

93 
	#BLE_L2CAP_EVT_BASE
 0x70

	)

94 
	#BLE_L2CAP_EVT_LAST
 0x8F

	)

97 
	#BLE_OPT_INVALID
 0x00

	)

99 
	#BLE_OPT_BASE
 0x01

	)

100 
	#BLE_OPT_LAST
 0x1F

	)

102 
	#BLE_GAP_OPT_BASE
 0x20

	)

103 
	#BLE_GAP_OPT_LAST
 0x3F

	)

105 
	#BLE_GATTC_OPT_BASE
 0x40

	)

106 
	#BLE_GATTC_OPT_LAST
 0x5F

	)

108 
	#BLE_GATTS_OPT_BASE
 0x60

	)

109 
	#BLE_GATTS_OPT_LAST
 0x7F

	)

111 
	#BLE_L2CAP_OPT_BASE
 0x80

	)

112 
	#BLE_L2CAP_OPT_LAST
 0x9F

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_types.h

46 #iâdeà
BLE_TYPES_H__


47 
	#BLE_TYPES_H__


	)

49 
	~<¡dšt.h
>

56 
	#BLE_CONN_HANDLE_INVALID
 0xFFFF

	)

57 
	#BLE_CONN_HANDLE_ALL
 0xFFFE

	)

64 
	#BLE_UUID_UNKNOWN
 0x0000

	)

65 
	#BLE_UUID_SERVICE_PRIMARY
 0x2800

	)

66 
	#BLE_UUID_SERVICE_SECONDARY
 0x2801

	)

67 
	#BLE_UUID_SERVICE_INCLUDE
 0x2802

	)

68 
	#BLE_UUID_CHARACTERISTIC
 0x2803

	)

69 
	#BLE_UUID_DESCRIPTOR_CHAR_EXT_PROP
 0x2900

	)

70 
	#BLE_UUID_DESCRIPTOR_CHAR_USER_DESC
 0x2901

	)

71 
	#BLE_UUID_DESCRIPTOR_CLIENT_CHAR_CONFIG
 0x2902

	)

72 
	#BLE_UUID_DESCRIPTOR_SERVER_CHAR_CONFIG
 0x2903

	)

73 
	#BLE_UUID_DESCRIPTOR_CHAR_PRESENTATION_FORMAT
 0x2904

	)

74 
	#BLE_UUID_DESCRIPTOR_CHAR_AGGREGATE_FORMAT
 0x2905

	)

76 
	#BLE_UUID_GATT
 0x1801

	)

77 
	#BLE_UUID_GATT_CHARACTERISTIC_SERVICE_CHANGED
 0x2A05

	)

79 
	#BLE_UUID_GAP
 0x1800

	)

80 
	#BLE_UUID_GAP_CHARACTERISTIC_DEVICE_NAME
 0x2A00

	)

81 
	#BLE_UUID_GAP_CHARACTERISTIC_APPEARANCE
 0x2A01

	)

82 
	#BLE_UUID_GAP_CHARACTERISTIC_PPF
 0x2A02

	)

83 
	#BLE_UUID_GAP_CHARACTERISTIC_RECONN_ADDR
 0x2A03

	)

84 
	#BLE_UUID_GAP_CHARACTERISTIC_PPCP
 0x2A04

	)

90 
	#BLE_UUID_TYPE_UNKNOWN
 0x00

	)

91 
	#BLE_UUID_TYPE_BLE
 0x01

	)

92 
	#BLE_UUID_TYPE_VENDOR_BEGIN
 0x02

	)

99 
	#BLE_APPEARANCE_UNKNOWN
 0

	)

100 
	#BLE_APPEARANCE_GENERIC_PHONE
 64

	)

101 
	#BLE_APPEARANCE_GENERIC_COMPUTER
 128

	)

102 
	#BLE_APPEARANCE_GENERIC_WATCH
 192

	)

103 
	#BLE_APPEARANCE_WATCH_SPORTS_WATCH
 193

	)

104 
	#BLE_APPEARANCE_GENERIC_CLOCK
 256

	)

105 
	#BLE_APPEARANCE_GENERIC_DISPLAY
 320

	)

106 
	#BLE_APPEARANCE_GENERIC_REMOTE_CONTROL
 384

	)

107 
	#BLE_APPEARANCE_GENERIC_EYE_GLASSES
 448

	)

108 
	#BLE_APPEARANCE_GENERIC_TAG
 512

	)

109 
	#BLE_APPEARANCE_GENERIC_KEYRING
 576

	)

110 
	#BLE_APPEARANCE_GENERIC_MEDIA_PLAYER
 640

	)

111 
	#BLE_APPEARANCE_GENERIC_BARCODE_SCANNER
 704

	)

112 
	#BLE_APPEARANCE_GENERIC_THERMOMETER
 768

	)

113 
	#BLE_APPEARANCE_THERMOMETER_EAR
 769

	)

114 
	#BLE_APPEARANCE_GENERIC_HEART_RATE_SENSOR
 832

	)

115 
	#BLE_APPEARANCE_HEART_RATE_SENSOR_HEART_RATE_BELT
 833

	)

116 
	#BLE_APPEARANCE_GENERIC_BLOOD_PRESSURE
 896

	)

117 
	#BLE_APPEARANCE_BLOOD_PRESSURE_ARM
 897

	)

118 
	#BLE_APPEARANCE_BLOOD_PRESSURE_WRIST
 898

	)

119 
	#BLE_APPEARANCE_GENERIC_HID
 960

	)

120 
	#BLE_APPEARANCE_HID_KEYBOARD
 961

	)

121 
	#BLE_APPEARANCE_HID_MOUSE
 962

	)

122 
	#BLE_APPEARANCE_HID_JOYSTICK
 963

	)

123 
	#BLE_APPEARANCE_HID_GAMEPAD
 964

	)

124 
	#BLE_APPEARANCE_HID_DIGITIZERSUBTYPE
 965

	)

125 
	#BLE_APPEARANCE_HID_CARD_READER
 966

	)

126 
	#BLE_APPEARANCE_HID_DIGITAL_PEN
 967

	)

127 
	#BLE_APPEARANCE_HID_BARCODE
 968

	)

128 
	#BLE_APPEARANCE_GENERIC_GLUCOSE_METER
 1024

	)

129 
	#BLE_APPEARANCE_GENERIC_RUNNING_WALKING_SENSOR
 1088

	)

130 
	#BLE_APPEARANCE_RUNNING_WALKING_SENSOR_IN_SHOE
 1089

	)

131 
	#BLE_APPEARANCE_RUNNING_WALKING_SENSOR_ON_SHOE
 1090

	)

132 
	#BLE_APPEARANCE_RUNNING_WALKING_SENSOR_ON_HIP
 1091

	)

133 
	#BLE_APPEARANCE_GENERIC_CYCLING
 1152

	)

134 
	#BLE_APPEARANCE_CYCLING_CYCLING_COMPUTER
 1153

	)

135 
	#BLE_APPEARANCE_CYCLING_SPEED_SENSOR
 1154

	)

136 
	#BLE_APPEARANCE_CYCLING_CADENCE_SENSOR
 1155

	)

137 
	#BLE_APPEARANCE_CYCLING_POWER_SENSOR
 1156

	)

138 
	#BLE_APPEARANCE_CYCLING_SPEED_CADENCE_SENSOR
 1157

	)

139 
	#BLE_APPEARANCE_GENERIC_PULSE_OXIMETER
 3136

	)

140 
	#BLE_APPEARANCE_PULSE_OXIMETER_FINGERTIP
 3137

	)

141 
	#BLE_APPEARANCE_PULSE_OXIMETER_WRIST_WORN
 3138

	)

142 
	#BLE_APPEARANCE_GENERIC_WEIGHT_SCALE
 3200

	)

143 
	#BLE_APPEARANCE_GENERIC_OUTDOOR_SPORTS_ACT
 5184

	)

144 
	#BLE_APPEARANCE_OUTDOOR_SPORTS_ACT_LOC_DISP
 5185

	)

145 
	#BLE_APPEARANCE_OUTDOOR_SPORTS_ACT_LOC_AND_NAV_DISP
 5186

	)

146 
	#BLE_APPEARANCE_OUTDOOR_SPORTS_ACT_LOC_POD
 5187

	)

147 
	#BLE_APPEARANCE_OUTDOOR_SPORTS_ACT_LOC_AND_NAV_POD
 5188

	)

151 
	#BLE_UUID_BLE_ASSIGN
(
š¡ªû
, 
v®ue
) do {\

152 
š¡ªû
.
ty³
 = 
BLE_UUID_TYPE_BLE
; \

153 
š¡ªû
.
uuid
 = 
v®ue
;} 0)

	)

156 
	#BLE_UUID_COPY_PTR
(
d¡
, 
¤c
) do {\

157 (
d¡
)->
ty³
 = (
¤c
)->type; \

158 (
d¡
)->
uuid
 = (
¤c
)->uuid;} 0)

	)

161 
	#BLE_UUID_COPY_INST
(
d¡
, 
¤c
) do {\

162 (
d¡
).
ty³
 = (
¤c
).type; \

163 (
d¡
).
uuid
 = (
¤c
).uuid;} 0)

	)

166 
	#BLE_UUID_EQ
(
p_uuid1
, 
p_uuid2
) \

167 (((
p_uuid1
)->
ty³
 =ð(
p_uuid2
)->ty³è&& (Õ_uuid1)->
uuid
 =ðÕ_uuid2)->uuid))

	)

170 
	#BLE_UUID_NEQ
(
p_uuid1
, 
p_uuid2
) \

171 (((
p_uuid1
)->
ty³
 !ð(
p_uuid2
)->ty³è|| (Õ_uuid1)->
uuid
 !ðÕ_uuid2)->uuid))

	)

181 
	muuid128
[16];

182 } 
	tbË_uuid128_t
;

187 
ušt16_t
 
	muuid
;

188 
ušt8_t
 
	mty³
;

189 } 
	tbË_uuid_t
;

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_error.h

44 #iâdeà
NRF_ERROR_H__


45 
	#NRF_ERROR_H__


	)

49 
	#NRF_ERROR_BASE_NUM
 (0x0)

50 
	#NRF_ERROR_SDM_BASE_NUM
 (0x1000)

51 
	#NRF_ERROR_SOC_BASE_NUM
 (0x2000)

52 
	#NRF_ERROR_STK_BASE_NUM
 (0x3000)

53 

	)

55 
	#NRF_SUCCESS
 (
NRF_ERROR_BASE_NUM
 + 0)

56 
	#NRF_ERROR_SVC_HANDLER_MISSING
 (
NRF_ERROR_BASE_NUM
 + 1)

57 
	#NRF_ERROR_SOFTDEVICE_NOT_ENABLED
 (
NRF_ERROR_BASE_NUM
 + 2)

58 
	#NRF_ERROR_INTERNAL
 (
NRF_ERROR_BASE_NUM
 + 3)

59 
	#NRF_ERROR_NO_MEM
 (
NRF_ERROR_BASE_NUM
 + 4)

60 
	#NRF_ERROR_NOT_FOUND
 (
NRF_ERROR_BASE_NUM
 + 5)

61 
	#NRF_ERROR_NOT_SUPPORTED
 (
NRF_ERROR_BASE_NUM
 + 6)

62 
	#NRF_ERROR_INVALID_PARAM
 (
NRF_ERROR_BASE_NUM
 + 7)

63 
	#NRF_ERROR_INVALID_STATE
 (
NRF_ERROR_BASE_NUM
 + 8)

64 
	#NRF_ERROR_INVALID_LENGTH
 (
NRF_ERROR_BASE_NUM
 + 9)

65 
	#NRF_ERROR_INVALID_FLAGS
 (
NRF_ERROR_BASE_NUM
 + 10)

66 
	#NRF_ERROR_INVALID_DATA
 (
NRF_ERROR_BASE_NUM
 + 11)

67 
	#NRF_ERROR_DATA_SIZE
 (
NRF_ERROR_BASE_NUM
 + 12)

68 
	#NRF_ERROR_TIMEOUT
 (
NRF_ERROR_BASE_NUM
 + 13)

69 
	#NRF_ERROR_NULL
 (
NRF_ERROR_BASE_NUM
 + 14)

70 
	#NRF_ERROR_FORBIDDEN
 (
NRF_ERROR_BASE_NUM
 + 15)

71 
	#NRF_ERROR_INVALID_ADDR
 (
NRF_ERROR_BASE_NUM
 + 16)

72 
	#NRF_ERROR_BUSY
 (
NRF_ERROR_BASE_NUM
 + 17)

73 

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_error_sdm.h

46 #iâdeà
NRF_ERROR_SDM_H__


47 
	#NRF_ERROR_SDM_H__


	)

49 
	~"Äf_”rÜ.h
"

51 
	#NRF_ERROR_SDM_LFCLK_SOURCE_UNKNOWN
 (
NRF_ERROR_SDM_BASE_NUM
 + 0)

52 
	#NRF_ERROR_SDM_INCORRECT_INTERRUPT_CONFIGURATION
 (
NRF_ERROR_SDM_BASE_NUM
 + 1)

53 
	#NRF_ERROR_SDM_INCORRECT_CLENR0
 (
NRF_ERROR_SDM_BASE_NUM
 + 2)

54 

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_error_soc.h

47 #iâdeà
NRF_ERROR_SOC_H__


48 
	#NRF_ERROR_SOC_H__


	)

50 
	~"Äf_”rÜ.h
"

53 
	#NRF_ERROR_SOC_MUTEX_ALREADY_TAKEN
 (
NRF_ERROR_SOC_BASE_NUM
 + 0)

54 

	)

56 
	#NRF_ERROR_SOC_NVIC_INTERRUPT_NOT_AVAILABLE
 (
NRF_ERROR_SOC_BASE_NUM
 + 1)

57 
	#NRF_ERROR_SOC_NVIC_INTERRUPT_PRIORITY_NOT_ALLOWED
 (
NRF_ERROR_SOC_BASE_NUM
 + 2)

58 
	#NRF_ERROR_SOC_NVIC_SHOULD_NOT_RETURN
 (
NRF_ERROR_SOC_BASE_NUM
 + 3)

59 

	)

61 
	#NRF_ERROR_SOC_POWER_MODE_UNKNOWN
 (
NRF_ERROR_SOC_BASE_NUM
 + 4)

62 
	#NRF_ERROR_SOC_POWER_POF_THRESHOLD_UNKNOWN
 (
NRF_ERROR_SOC_BASE_NUM
 + 5)

63 
	#NRF_ERROR_SOC_POWER_OFF_SHOULD_NOT_RETURN
 (
NRF_ERROR_SOC_BASE_NUM
 + 6)

64 

	)

66 
	#NRF_ERROR_SOC_RAND_NOT_ENOUGH_VALUES
 (
NRF_ERROR_SOC_BASE_NUM
 + 7)

67 

	)

69 
	#NRF_ERROR_SOC_PPI_INVALID_CHANNEL
 (
NRF_ERROR_SOC_BASE_NUM
 + 8)

70 
	#NRF_ERROR_SOC_PPI_INVALID_GROUP
 (
NRF_ERROR_SOC_BASE_NUM
 + 9)

71 

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_mbr.h

45 #iâdeà
NRF_MBR_H__


46 
	#NRF_MBR_H__


	)

48 
	~"Äf_svc.h
"

49 
	~<¡dšt.h
>

56 
	#MBR_SVC_BASE
 (0x18)

	)

64 
	eNRF_MBR_SVCS


66 
	mSD_MBR_COMMAND
 = 
MBR_SVC_BASE
,

70 
	eNRF_MBR_COMMANDS


72 
	mSD_MBR_COMMAND_COPY_BL
,

73 
	mSD_MBR_COMMAND_COPY_SD
,

74 
	mSD_MBR_COMMAND_INIT_SD
,

75 
	mSD_MBR_COMMAND_COMPARE
,

76 
	mSD_MBR_COMMAND_VECTOR_TABLE_BASE_SET
,

96 
ušt32_t
 *
	m¤c
;

97 
ušt32_t
 *
	md¡
;

98 
ušt32_t
 
	mËn
;

99 } 
	tsd_mbr_commªd_cÝy_sd_t
;

109 
ušt32_t
 *
	m±r1
;

110 
ušt32_t
 *
	m±r2
;

111 
ušt32_t
 
	mËn
;

112 } 
	tsd_mbr_commªd_com·»_t
;

131 
ušt32_t
 *
	mbl_¤c
;

132 
ušt32_t
 
	mbl_Ën
;

133 } 
	tsd_mbr_commªd_cÝy_bl_t
;

148 
ušt32_t
 
	madd»ss
;

149 } 
	tsd_mbr_commªd_veùÜ_bË_ba£_£t_t
;

153 
ušt32_t
 
	mcommªd
;

156 
sd_mbr_commªd_cÝy_sd_t
 
	mcÝy_sd
;

157 
sd_mbr_commªd_cÝy_bl_t
 
	mcÝy_bl
;

158 
sd_mbr_commªd_com·»_t
 
	mcom·»
;

159 
sd_mbr_commªd_veùÜ_bË_ba£_£t_t
 
	mba£_£t
;

160 } 
	m·¿ms
;

161 } 
	tsd_mbr_commªd_t
;

177 
SVCALL
(
SD_MBR_COMMAND
, 
ušt32_t
, 
sd_mbr_commªd
(
sd_mbr_commªd_t
* 
·¿m
));

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_sdm.h

45 #iâdeà
NRF_SDM_H__


46 
	#NRF_SDM_H__


	)

48 
	~"Äf_svc.h
"

49 
	~"Äf51.h
"

50 
	~"Äf_soc.h
"

51 
	~"Äf_”rÜ_sdm.h
"

57 
	#SDM_SVC_BASE
 0x10

	)

63 
	#SOFTDEVICE_INFO_STRUCT_OFFSET
 (0x2000)

	)

67 
	#MBR_SIZE
 (0x1000)

	)

70 
	#SOFTDEVICE_INFO_STRUCT_ADDRESS
 (
SOFTDEVICE_INFO_STRUCT_OFFSET
 + 
MBR_SIZE
)

	)

73 
	#SD_SIZE_OFFSET
 (
SOFTDEVICE_INFO_STRUCT_OFFSET
 + 0x08)

	)

76 
	#SD_FWID_OFFSET
 (
SOFTDEVICE_INFO_STRUCT_OFFSET
 + 0x0C)

	)

80 
	#SD_SIZE_GET
(
ba£addr
è(*((
ušt32_t
 *è((ba£addrè+ 
SD_SIZE_OFFSET
)))

	)

84 
	#SD_FWID_GET
(
ba£addr
è((*((
ušt32_t
 *è((ba£addrè+ 
SD_FWID_OFFSET
))è& 0xFFFF)

	)

91 
	eNRF_SD_SVCS


93 
	mSD_SOFTDEVICE_ENABLE
 = 
SDM_SVC_BASE
,

94 
	mSD_SOFTDEVICE_DISABLE
,

95 
	mSD_SOFTDEVICE_IS_ENABLED
,

96 
	mSD_SOFTDEVICE_VECTOR_TABLE_BASE_SET
,

97 
	mSVC_SDM_LAST


101 
	eNRF_CLOCK_LFCLKSRCS


103 
	mNRF_CLOCK_LFCLKSRC_SYNTH_250_PPM
,

104 
	mNRF_CLOCK_LFCLKSRC_XTAL_500_PPM
,

105 
	mNRF_CLOCK_LFCLKSRC_XTAL_250_PPM
,

106 
	mNRF_CLOCK_LFCLKSRC_XTAL_150_PPM
,

107 
	mNRF_CLOCK_LFCLKSRC_XTAL_100_PPM
,

108 
	mNRF_CLOCK_LFCLKSRC_XTAL_75_PPM
,

109 
	mNRF_CLOCK_LFCLKSRC_XTAL_50_PPM
,

110 
	mNRF_CLOCK_LFCLKSRC_XTAL_30_PPM
,

111 
	mNRF_CLOCK_LFCLKSRC_XTAL_20_PPM
,

112 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_250MS_CALIBRATION
,

113 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_500MS_CALIBRATION
,

114 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_1000MS_CALIBRATION
,

115 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_2000MS_CALIBRATION
,

116 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_4000MS_CALIBRATION
,

117 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_8000MS_CALIBRATION
,

118 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_TEMP_1000MS_CALIBRATION
,

119 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_TEMP_2000MS_CALIBRATION
,

120 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_TEMP_4000MS_CALIBRATION
,

121 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_TEMP_8000MS_CALIBRATION
,

122 
	mNRF_CLOCK_LFCLKSRC_RC_250_PPM_TEMP_16000MS_CALIBRATION
,

131 
ušt32_t
 
	tÄf_þock_lfþk¤c_t
;

146 (*
	tsoádeviû_as£¹iÚ_hªdËr_t
)(
	tušt32_t
 
	tpc
, 
	tušt16_t
 
	tlše_numb”
, cÚ¡ 
	tušt8_t
 * 
	tp_fže_Çme
);

180 
	`SVCALL
(
SD_SOFTDEVICE_ENABLE
, 
ušt32_t
, 
	`sd_soádeviû_’abË
(
Äf_þock_lfþk¤c_t
 
þock_sourû
, 
soádeviû_as£¹iÚ_hªdËr_t
 
as£¹iÚ_hªdËr
));

195 
	`SVCALL
(
SD_SOFTDEVICE_DISABLE
, 
ušt32_t
, 
	`sd_soádeviû_di§bË
());

203 
	`SVCALL
(
SD_SOFTDEVICE_IS_ENABLED
, 
ušt32_t
, 
	`sd_soádeviû_is_’abËd
(
ušt8_t
 * 
p_soádeviû_’abËd
));

213 
	`SVCALL
(
SD_SOFTDEVICE_VECTOR_TABLE_BASE_SET
, 
ušt32_t
, 
	`sd_soádeviû_veùÜ_bË_ba£_£t
(ušt32_ˆ
add»ss
));

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_soc.h

44 #iâdeà
NRF_SOC_H__


45 
	#NRF_SOC_H__


	)

47 
	~<¡dšt.h
>

48 
	~<¡dboÞ.h
>

49 
	~"Äf_svc.h
"

50 
	~"Äf51.h
"

51 
	~"Äf51_b™f›lds.h
"

52 
	~"Äf_”rÜ_soc.h
"

58 
	#SOC_SVC_BASE
 (0x20)

	)

59 
	#SOC_SVC_BASE_NOT_AVAILABLE
 (0x2B)

	)

62 
	#NRF_RADIO_NOTIFICATION_INACTIVE_GUARANTEED_TIME_US
 (62)

	)

65 
	#NRF_RADIO_MINIMUM_TIMESLOT_LENGTH_EXTENSION_TIME_US
 (200)

	)

67 
	#SOC_ECB_KEY_LENGTH
 (16è

	)

68 
	#SOC_ECB_CLEARTEXT_LENGTH
 (16è

	)

69 
	#SOC_ECB_CIPHERTEXT_LENGTH
 (
SOC_ECB_CLEARTEXT_LENGTH
è

	)

71 
	#SD_EVT_IRQn
 (
SWI2_IRQn
è

	)

72 
	#SD_EVT_IRQHªdËr
 (
SWI2_IRQHªdËr
è

	)

73 
	#RADIO_NOTIFICATION_IRQn
 (
SWI1_IRQn
è

	)

74 
	#RADIO_NOTIFICATION_IRQHªdËr
 (
SWI1_IRQHªdËr
è

	)

76 
	#NRF_RADIO_LENGTH_MIN_US
 (100è

	)

77 
	#NRF_RADIO_LENGTH_MAX_US
 (100000è

	)

79 
	#NRF_RADIO_DISTANCE_MAX_US
 (128000000UL - 1ULè

	)

81 
	#NRF_RADIO_EARLIEST_TIMEOUT_MAX_US
 (128000000UL - 1ULè

	)

83 
	#NRF_RADIO_START_JITTER_US
 (2è

	)

91 
	eNRF_SOC_SVCS


93 
	mSD_PPI_CHANNEL_ENABLE_GET
 = 
SOC_SVC_BASE
,

94 
	mSD_PPI_CHANNEL_ENABLE_SET
,

95 
	mSD_PPI_CHANNEL_ENABLE_CLR
,

96 
	mSD_PPI_CHANNEL_ASSIGN
,

97 
	mSD_PPI_GROUP_TASK_ENABLE
,

98 
	mSD_PPI_GROUP_TASK_DISABLE
,

99 
	mSD_PPI_GROUP_ASSIGN
,

100 
	mSD_PPI_GROUP_GET
,

101 
	mSD_FLASH_PAGE_ERASE
,

102 
	mSD_FLASH_WRITE
,

103 
	mSD_FLASH_PROTECT
,

104 
	mSD_MUTEX_NEW
 = 
SOC_SVC_BASE_NOT_AVAILABLE
,

105 
	mSD_MUTEX_ACQUIRE
,

106 
	mSD_MUTEX_RELEASE
,

107 
	mSD_NVIC_ENABLEIRQ
,

108 
	mSD_NVIC_DISABLEIRQ
,

109 
	mSD_NVIC_GETPENDINGIRQ
,

110 
	mSD_NVIC_SETPENDINGIRQ
,

111 
	mSD_NVIC_CLEARPENDINGIRQ
,

112 
	mSD_NVIC_SETPRIORITY
,

113 
	mSD_NVIC_GETPRIORITY
,

114 
	mSD_NVIC_SYSTEMRESET
,

115 
	mSD_NVIC_CRITICAL_REGION_ENTER
,

116 
	mSD_NVIC_CRITICAL_REGION_EXIT
,

117 
	mSD_RAND_APPLICATION_POOL_CAPACITY
,

118 
	mSD_RAND_APPLICATION_BYTES_AVAILABLE
,

119 
	mSD_RAND_APPLICATION_GET_VECTOR
,

120 
	mSD_POWER_MODE_SET
,

121 
	mSD_POWER_SYSTEM_OFF
,

122 
	mSD_POWER_RESET_REASON_GET
,

123 
	mSD_POWER_RESET_REASON_CLR
,

124 
	mSD_POWER_POF_ENABLE
,

125 
	mSD_POWER_POF_THRESHOLD_SET
,

126 
	mSD_POWER_RAMON_SET
,

127 
	mSD_POWER_RAMON_CLR
,

128 
	mSD_POWER_RAMON_GET
,

129 
	mSD_POWER_GPREGRET_SET
,

130 
	mSD_POWER_GPREGRET_CLR
,

131 
	mSD_POWER_GPREGRET_GET
,

132 
	mSD_POWER_DCDC_MODE_SET
,

133 
	mSD_APP_EVT_WAIT
,

134 
	mSD_CLOCK_HFCLK_REQUEST
,

135 
	mSD_CLOCK_HFCLK_RELEASE
,

136 
	mSD_CLOCK_HFCLK_IS_RUNNING
,

137 
	mSD_RADIO_NOTIFICATION_CFG_SET
,

138 
	mSD_ECB_BLOCK_ENCRYPT
,

139 
	mSD_RADIO_SESSION_OPEN
,

140 
	mSD_RADIO_SESSION_CLOSE
,

141 
	mSD_RADIO_REQUEST
,

142 
	mSD_EVT_GET
,

143 
	mSD_TEMP_GET
,

144 
	mSVC_SOC_LAST


148 
	eNRF_MUTEX_VALUES


150 
	mNRF_MUTEX_FREE
,

151 
	mNRF_MUTEX_TAKEN


155 
	eNRF_APP_PRIORITIES


157 
	mNRF_APP_PRIORITY_HIGH
 = 1,

158 
	mNRF_APP_PRIORITY_LOW
 = 3

162 
	eNRF_POWER_MODES


164 
	mNRF_POWER_MODE_CONSTLAT
,

165 
	mNRF_POWER_MODE_LOWPWR


170 
	eNRF_POWER_THRESHOLDS


172 
	mNRF_POWER_THRESHOLD_V21
,

173 
	mNRF_POWER_THRESHOLD_V23
,

174 
	mNRF_POWER_THRESHOLD_V25
,

175 
	mNRF_POWER_THRESHOLD_V27


180 
	eNRF_POWER_DCDC_MODES


182 
	mNRF_POWER_DCDC_DISABLE
,

183 
	mNRF_POWER_DCDC_ENABLE


187 
	eNRF_RADIO_NOTIFICATION_DISTANCES


189 
	mNRF_RADIO_NOTIFICATION_DISTANCE_NONE
 = 0,

190 
	mNRF_RADIO_NOTIFICATION_DISTANCE_800US
,

191 
	mNRF_RADIO_NOTIFICATION_DISTANCE_1740US
,

192 
	mNRF_RADIO_NOTIFICATION_DISTANCE_2680US
,

193 
	mNRF_RADIO_NOTIFICATION_DISTANCE_3620US
,

194 
	mNRF_RADIO_NOTIFICATION_DISTANCE_4560US
,

195 
	mNRF_RADIO_NOTIFICATION_DISTANCE_5500US


200 
	eNRF_RADIO_NOTIFICATION_TYPES


202 
	mNRF_RADIO_NOTIFICATION_TYPE_NONE
 = 0,

203 
	mNRF_RADIO_NOTIFICATION_TYPE_INT_ON_ACTIVE
,

204 
	mNRF_RADIO_NOTIFICATION_TYPE_INT_ON_INACTIVE
,

205 
	mNRF_RADIO_NOTIFICATION_TYPE_INT_ON_BOTH
,

209 
	eNRF_SOC_EVTS


211 
	mNRF_EVT_HFCLKSTARTED
,

212 
	mNRF_EVT_POWER_FAILURE_WARNING
,

213 
	mNRF_EVT_FLASH_OPERATION_SUCCESS
,

214 
	mNRF_EVT_FLASH_OPERATION_ERROR
,

215 
	mNRF_EVT_RADIO_BLOCKED
,

216 
	mNRF_EVT_RADIO_CANCELED
,

217 
	mNRF_EVT_RADIO_SIGNAL_CALLBACK_INVALID_RETURN
,

218 
	mNRF_EVT_RADIO_SESSION_IDLE
,

219 
	mNRF_EVT_RADIO_SESSION_CLOSED
,

220 
	mNRF_EVT_NUMBER_OF_EVTS


231 vÞ©ž
	tušt8_t
 
	tÄf_mu‹x_t
;

234 
ušt8_t
 
	tÄf_­p_œq_´iÜ™y_t
;

237 
ušt8_t
 
	tÄf_pow”_mode_t
;

240 
ušt8_t
 
	tÄf_pow”_çžu»_th»shÞd_t
;

243 
ušt32_t
 
	tÄf_pow”_dcdc_mode_t
;

246 
ušt8_t
 
	tÄf_¿dio_nÙifiÿtiÚ_di¡ªû_t
;

249 
ušt8_t
 
	tÄf_¿dio_nÙifiÿtiÚ_ty³_t
;

252 
	eNRF_RADIO_CALLBACK_SIGNAL_TYPE


254 
	mNRF_RADIO_CALLBACK_SIGNAL_TYPE_START
,

255 
	mNRF_RADIO_CALLBACK_SIGNAL_TYPE_TIMER0
,

256 
	mNRF_RADIO_CALLBACK_SIGNAL_TYPE_RADIO
,

257 
	mNRF_RADIO_CALLBACK_SIGNAL_TYPE_EXTEND_FAILED
,

258 
	mNRF_RADIO_CALLBACK_SIGNAL_TYPE_EXTEND_SUCCEEDED


266 
	eNRF_RADIO_SIGNAL_CALLBACK_ACTION


268 
	mNRF_RADIO_SIGNAL_CALLBACK_ACTION_NONE
,

269 
	mNRF_RADIO_SIGNAL_CALLBACK_ACTION_EXTEND
,

270 
	mNRF_RADIO_SIGNAL_CALLBACK_ACTION_END
,

271 
	mNRF_RADIO_SIGNAL_CALLBACK_ACTION_REQUEST_AND_END


275 
	eNRF_RADIO_HFCLK_CFG


277 
	mNRF_RADIO_HFCLK_CFG_DEFAULT
,

278 
	mNRF_RADIO_HFCLK_CFG_FORCE_XTAL
,

282 
	eNRF_RADIO_PRIORITY


284 
	mNRF_RADIO_PRIORITY_HIGH
,

285 
	mNRF_RADIO_PRIORITY_NORMAL
,

289 
	eNRF_RADIO_REQUEST_TYPE


291 
	mNRF_RADIO_REQ_TYPE_EARLIEST
,

292 
	mNRF_RADIO_REQ_TYPE_NORMAL


298 
ušt8_t
 
	mhfþk
;

299 
ušt8_t
 
	m´iÜ™y
;

300 
ušt32_t
 
	mËngth_us
;

301 
ušt32_t
 
	mtimeout_us
;

302 } 
	tÄf_¿dio_»que¡_—¾›¡_t
;

307 
ušt8_t
 
	mhfþk
;

308 
ušt8_t
 
	m´iÜ™y
;

309 
ušt32_t
 
	mdi¡ªû_us
;

310 
ušt32_t
 
	mËngth_us
;

311 } 
	tÄf_¿dio_»que¡_nÜm®_t
;

316 
ušt8_t
 
	m»que¡_ty³
;

319 
Äf_¿dio_»que¡_—¾›¡_t
 
	m—¾›¡
;

320 
Äf_¿dio_»que¡_nÜm®_t
 
	mnÜm®
;

321 } 
	m·¿ms
;

322 } 
	tÄf_¿dio_»que¡_t
;

327 
ušt8_t
 
	mÿÎback_aùiÚ
;

332 
Äf_¿dio_»que¡_t
 * 
	mp_Ãxt
;

333 } 
	m»que¡
;

336 
ušt32_t
 
	mËngth_us
;

337 } 
	mex‹nd
;

338 } 
	m·¿ms
;

339 } 
	tÄf_¿dio_sigÇl_ÿÎback_»tuº_·¿m_t
;

353 
	gÄf_¿dio_sigÇl_ÿÎback_»tuº_·¿m_t
 * (*
	tÄf_¿dio_sigÇl_ÿÎback_t
è(
	tušt8_t
 
	tsigÇl_ty³
);

358 
ušt8_t
 
	mkey
[
SOC_ECB_KEY_LENGTH
];

359 
ušt8_t
 
	mþ—¹ext
[
SOC_ECB_CLEARTEXT_LENGTH
];

360 
ušt8_t
 
	mch”‹xt
[
SOC_ECB_CIPHERTEXT_LENGTH
];

361 } 
	tÄf_ecb_h®_d©a_t
;

374 
SVCALL
(
SD_MUTEX_NEW
, 
ušt32_t
, 
sd_mu‹x_Ãw
(
Äf_mu‹x_t
 * 
p_mu‹x
));

383 
SVCALL
(
SD_MUTEX_ACQUIRE
, 
ušt32_t
, 
sd_mu‹x_acquœe
(
Äf_mu‹x_t
 * 
p_mu‹x
));

391 
SVCALL
(
SD_MUTEX_RELEASE
, 
ušt32_t
, 
sd_mu‹x_»Ëa£
(
Äf_mu‹x_t
 * 
p_mu‹x
));

404 
SVCALL
(
SD_NVIC_ENABLEIRQ
, 
ušt32_t
, 
sd_nvic_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
));

416 
SVCALL
(
SD_NVIC_DISABLEIRQ
, 
ušt32_t
, 
sd_nvic_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
));

429 
SVCALL
(
SD_NVIC_GETPENDINGIRQ
, 
ušt32_t
, 
sd_nvic_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
, ušt32_ˆ* 
p_³ndšg_œq
));

441 
SVCALL
(
SD_NVIC_SETPENDINGIRQ
, 
ušt32_t
, 
sd_nvic_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
));

453 
SVCALL
(
SD_NVIC_CLEARPENDINGIRQ
, 
ušt32_t
, 
sd_nvic_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
));

468 
SVCALL
(
SD_NVIC_SETPRIORITY
, 
ušt32_t
, 
sd_nvic_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
Äf_­p_œq_´iÜ™y_t
 
´iÜ™y
));

481 
SVCALL
(
SD_NVIC_GETPRIORITY
, 
ušt32_t
, 
sd_nvic_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
Äf_­p_œq_´iÜ™y_t
 * 
p_´iÜ™y
));

488 
SVCALL
(
SD_NVIC_SYSTEMRESET
, 
ušt32_t
, 
sd_nvic_Sy¡emRe£t
());

500 
SVCALL
(
SD_NVIC_CRITICAL_REGION_ENTER
, 
ušt32_t
, 
sd_nvic_ü™iÿl_»giÚ_’‹r
(
ušt8_t
 * 
p_is_Ã¡ed_ü™iÿl_»giÚ
));

511 
SVCALL
(
SD_NVIC_CRITICAL_REGION_EXIT
, 
ušt32_t
, 
sd_nvic_ü™iÿl_»giÚ_ex™
(
ušt8_t
 
is_Ã¡ed_ü™iÿl_»giÚ
));

519 
SVCALL
(
SD_RAND_APPLICATION_POOL_CAPACITY
, 
ušt32_t
, 
sd_¿nd_­¶iÿtiÚ_poÞ_ÿ·c™y_g‘
(
ušt8_t
 * 
p_poÞ_ÿ·c™y
));

527 
SVCALL
(
SD_RAND_APPLICATION_BYTES_AVAILABLE
, 
ušt32_t
, 
sd_¿nd_­¶iÿtiÚ_by‹s_avažabË_g‘
(
ušt8_t
 * 
p_by‹s_avažabË
));

537 
SVCALL
(
SD_RAND_APPLICATION_GET_VECTOR
, 
ušt32_t
, 
sd_¿nd_­¶iÿtiÚ_veùÜ_g‘
(
ušt8_t
 * 
p_buff
, ušt8_ˆ
Ëngth
));

545 
SVCALL
(
SD_POWER_RESET_REASON_GET
, 
ušt32_t
, 
sd_pow”_»£t_»asÚ_g‘
(ušt32_ˆ* 
p_»£t_»asÚ
));

553 
SVCALL
(
SD_POWER_RESET_REASON_CLR
, 
ušt32_t
, 
sd_pow”_»£t_»asÚ_þr
(ušt32_ˆ
»£t_»asÚ_þr_msk
));

562 
SVCALL
(
SD_POWER_MODE_SET
, 
ušt32_t
, 
sd_pow”_mode_£t
(
Äf_pow”_mode_t
 
pow”_mode
));

568 
SVCALL
(
SD_POWER_SYSTEM_OFF
, 
ušt32_t
, 
sd_pow”_sy¡em_off
());

579 
SVCALL
(
SD_POWER_POF_ENABLE
, 
ušt32_t
, 
sd_pow”_pof_’abË
(
ušt8_t
 
pof_’abË
));

588 
SVCALL
(
SD_POWER_POF_THRESHOLD_SET
, 
ušt32_t
, 
sd_pow”_pof_th»shÞd_£t
(
Äf_pow”_çžu»_th»shÞd_t
 
th»shÞd
));

596 
SVCALL
(
SD_POWER_RAMON_SET
, 
ušt32_t
, 
sd_pow”_¿mÚ_£t
(ušt32_ˆ
¿mÚ
));

604 
SVCALL
(
SD_POWER_RAMON_CLR
, 
ušt32_t
, 
sd_pow”_¿mÚ_þr
(ušt32_ˆ
¿mÚ
));

612 
SVCALL
(
SD_POWER_RAMON_GET
, 
ušt32_t
, 
sd_pow”_¿mÚ_g‘
(ušt32_ˆ* 
p_¿mÚ
));

620 
SVCALL
(
SD_POWER_GPREGRET_SET
, 
ušt32_t
, 
sd_pow”_g´eg»t_£t
(ušt32_ˆ
g´eg»t_msk
));

628 
SVCALL
(
SD_POWER_GPREGRET_CLR
, 
ušt32_t
, 
sd_pow”_g´eg»t_þr
(ušt32_ˆ
g´eg»t_msk
));

636 
SVCALL
(
SD_POWER_GPREGRET_GET
, 
ušt32_t
, 
sd_pow”_g´eg»t_g‘
(ušt32_ˆ*
p_g´eg»t
));

647 
SVCALL
(
SD_POWER_DCDC_MODE_SET
, 
ušt32_t
, 
sd_pow”_dcdc_mode_£t
(
Äf_pow”_dcdc_mode_t
 
dcdc_mode
));

659 
SVCALL
(
SD_CLOCK_HFCLK_REQUEST
, 
ušt32_t
, 
sd_þock_hfþk_»que¡
());

670 
SVCALL
(
SD_CLOCK_HFCLK_RELEASE
, 
ušt32_t
, 
sd_þock_hfþk_»Ëa£
());

681 
SVCALL
(
SD_CLOCK_HFCLK_IS_RUNNING
, 
ušt32_t
, 
sd_þock_hfþk_is_ruÂšg
(ušt32_ˆ* 
p_is_ruÂšg
));

706 
SVCALL
(
SD_APP_EVT_WAIT
, 
ušt32_t
, 
sd_­p_evt_wa™
());

714 
SVCALL
(
SD_PPI_CHANNEL_ENABLE_GET
, 
ušt32_t
, 
sd_µi_chªÃl_’abË_g‘
(ušt32_ˆ* 
p_chªÃl_’abË
));

722 
SVCALL
(
SD_PPI_CHANNEL_ENABLE_SET
, 
ušt32_t
, 
sd_µi_chªÃl_’abË_£t
(ušt32_ˆ
chªÃl_’abË_£t_msk
));

730 
SVCALL
(
SD_PPI_CHANNEL_ENABLE_CLR
, 
ušt32_t
, 
sd_µi_chªÃl_’abË_þr
(ušt32_ˆ
chªÃl_’abË_þr_msk
));

741 
SVCALL
(
SD_PPI_CHANNEL_ASSIGN
, 
ušt32_t
, 
sd_µi_chªÃl_assign
(
ušt8_t
 
chªÃl_num
, cÚ¡ vÞ©ž* 
evt_’dpošt
, cÚ¡ vÞ©ž* 
sk_’dpošt
));

750 
SVCALL
(
SD_PPI_GROUP_TASK_ENABLE
, 
ušt32_t
, 
sd_µi_group_sk_’abË
(
ušt8_t
 
group_num
));

759 
SVCALL
(
SD_PPI_GROUP_TASK_DISABLE
, 
ušt32_t
, 
sd_µi_group_sk_di§bË
(
ušt8_t
 
group_num
));

769 
SVCALL
(
SD_PPI_GROUP_ASSIGN
, 
ušt32_t
, 
sd_µi_group_assign
(
ušt8_t
 
group_num
, ušt32_ˆ
chªÃl_msk
));

779 
SVCALL
(
SD_PPI_GROUP_GET
, 
ušt32_t
, 
sd_µi_group_g‘
(
ušt8_t
 
group_num
, ušt32_ˆ* 
p_chªÃl_msk
));

808 
SVCALL
(
SD_RADIO_NOTIFICATION_CFG_SET
, 
ušt32_t
, 
sd_¿dio_nÙifiÿtiÚ_cfg_£t
(
Äf_¿dio_nÙifiÿtiÚ_ty³_t
 
ty³
, 
Äf_¿dio_nÙifiÿtiÚ_di¡ªû_t
 
di¡ªû
));

819 
SVCALL
(
SD_ECB_BLOCK_ENCRYPT
, 
ušt32_t
, 
sd_ecb_block_’üy±
(
Äf_ecb_h®_d©a_t
 * 
p_ecb_d©a
));

830 
SVCALL
(
SD_EVT_GET
, 
ušt32_t
, 
sd_evt_g‘
(ušt32_ˆ* 
p_evt_id
));

843 
SVCALL
(
SD_TEMP_GET
, 
ušt32_t
, 
sd_‹mp_g‘
(
št32_t
 * 
p_‹mp
));

875 
SVCALL
(
SD_FLASH_WRITE
, 
ušt32_t
, 
sd_æash_wr™e
(ušt32_ˆ* cÚ¡ 
p_d¡
, ušt32_ˆcÚ¡ * cÚ¡ 
p_¤c
, ušt32_ˆ
size
));

904 
SVCALL
(
SD_FLASH_PAGE_ERASE
, 
ušt32_t
, 
sd_æash_·ge_”a£
(ušt32_ˆ
·ge_numb”
));

919 
SVCALL
(
SD_FLASH_PROTECT
, 
ušt32_t
, 
sd_æash_´Ùeù
(ušt32_ˆ
´Ù’£t0
, ušt32_ˆ
´Ù’£t1
));

941 
SVCALL
(
SD_RADIO_SESSION_OPEN
, 
ušt32_t
, 
sd_¿dio_£ssiÚ_Ý’
(
Äf_¿dio_sigÇl_ÿÎback_t
 
p_¿dio_sigÇl_ÿÎback
));

954 
SVCALL
(
SD_RADIO_SESSION_CLOSE
, 
ušt32_t
, 
sd_¿dio_£ssiÚ_þo£
());

987 
SVCALL
(
SD_RADIO_REQUEST
, 
ušt32_t
, 
sd_¿dio_»que¡
(
Äf_¿dio_»que¡_t
 * 
p_»que¡
 ));

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_svc.h

37 #iâdeà
NRF_SVC__


38 
	#NRF_SVC__


	)

40 #ifdeà
SVCALL_AS_NORMAL_FUNCTION


41 
	#SVCALL
(
numb”
, 
»tuº_ty³
, 
sigÇtu»
è»tuº_ty³ 
	)
signature

44 #iâdeà
SVCALL


45 #ià
defšed
 (
__CC_ARM
)

46 
	#SVCALL
(
numb”
, 
»tuº_ty³
, 
sigÇtu»
è»tuº_ty³ 
	`__svc
Òumb”è
	)
signature

47 #–ià
defšed
 (
__GNUC__
)

48 
	#SVCALL
(
numb”
, 
»tuº_ty³
, 
sigÇtu»
) \

49 
	`_P¿gma
("GCC diagnostic ignored \"-Wunused-function\"") \

50 
	`_P¿gma
("GCC diagnostic…ush") \

51 
	`_P¿gma
("GCC diagnostic ignored \"-Wreturn-type\"") \

52 
	`__©Œibu‹__
((
Çked
)è
»tuº_ty³
 
sigÇtu»
 \

54 
	`__asm
( \

56 "bx„14" : : "I" (
numb”
) : "r0" \

59 
	`_P¿gma
("GCC dŸgno¡iøpÝ")

	)

60 #–ià
defšed
 (
__ICCARM__
)

61 
	#PRAGMA
(
x
è
	`_P¿gma
(#x)

	)

62 
	#SVCALL
(
numb”
, 
»tuº_ty³
, 
sigÇtu»
) \

63 
	`PRAGMA
(
swi_numb”
 = 
numb”
) \

64 
__swi
 
»tuº_ty³
 
sigÇtu»
;

	)

66 
	#SVCALL
(
numb”
, 
»tuº_ty³
, 
sigÇtu»
è»tuº_ty³ 
	)
signature

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\softdevice_assert.h

40 #iâdeà
SOFTDEVICE_ASSERT_H_


41 
	#SOFTDEVICE_ASSERT_H_


	)

43 
	~<¡dšt.h
>

55 
as£¹_soádeviû_ÿÎback
(
ušt16_t
 
lše_num
, cÚ¡ 
ušt8_t
 *
fže_Çme
);

63 
	#ASSERT
(
ex´
) \

64 ià(
ex´
) \

69 
	`as£¹_soádeviû_ÿÎback
((
ušt16_t
)
__LINE__
, (
ušt8_t
 *)
__FILE__
); \

71 }

	)

	@E:\vsProjects\ARM\NRF51\Examples\LEDs\startup_nrf51.s

36 .
syÁax
 
	gunif›d


37 .
¬ch
 
	g¬mv7
-
	gm


39 .
	g£ùiÚ
 .
	g¡ack


40 .
	g®ign
 3

41 #ifdeà
__STACK_SIZE


42 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


44 .
equ
 
	gSck_Size
, 2048

46 .
globl
 
	g__SckTÝ


47 .
globl
 
__SckLim™


48 
	g__SckLim™
:

49 .
¥aû
 
Sck_Size


50 .
size
 
__SckLim™
, . - __StackLimit

51 
	g__SckTÝ
:

52 .
size
 
__SckTÝ
, . - 
	g__SckTÝ


54 .
	g£ùiÚ
 .
	gh—p


55 .
	g®ign
 3

56 #ifdeà
__HEAP_SIZE


57 .
equ
 
	gH—p_Size
, 
	g__HEAP_SIZE


59 .
equ
 
	gH—p_Size
, 2048

61 .
globl
 
	g__H—pBa£


62 .
globl
 
__H—pLim™


63 
	g__H—pBa£
:

64 .
H—p_Size


65 .
¥aû
 
H—p_Size


66 .
’dif


67 .
size
 
__H—pBa£
, . - __HeapBase

68 
	g__H—pLim™
:

69 .
size
 
__H—pLim™
, . - 
	g__H—pLim™


71 .
	g£ùiÚ
 .
	gVeùÜs


72 .
	g®ign
 2

73 .
globl
 
__VeùÜs


74 
	g__VeùÜs
:

75 .
__SckTÝ


76 .
Re£t_HªdËr


77 .
NMI_HªdËr


78 .
H¬dFauÉ_HªdËr


86 .
SVC_HªdËr


89 .
P’dSV_HªdËr


90 .
SysTick_HªdËr


93 .
POWER_CLOCK_IRQHªdËr


94 .
RADIO_IRQHªdËr


95 .
UART0_IRQHªdËr


96 .
SPI0_TWI0_IRQHªdËr


97 .
SPI1_TWI1_IRQHªdËr


99 .
GPIOTE_IRQHªdËr


100 .
ADC_IRQHªdËr


101 .
TIMER0_IRQHªdËr


102 .
TIMER1_IRQHªdËr


103 .
TIMER2_IRQHªdËr


104 .
RTC0_IRQHªdËr


105 .
TEMP_IRQHªdËr


106 .
RNG_IRQHªdËr


107 .
ECB_IRQHªdËr


108 .
CCM_AAR_IRQHªdËr


109 .
WDT_IRQHªdËr


110 .
RTC1_IRQHªdËr


111 .
QDEC_IRQHªdËr


112 .
LPCOMP_IRQHªdËr


113 .
SWI0_IRQHªdËr


114 .
SWI1_IRQHªdËr


115 .
SWI2_IRQHªdËr


116 .
SWI3_IRQHªdËr


117 .
SWI4_IRQHªdËr


118 .
SWI5_IRQHªdËr


127 .
size
 
__VeùÜs
, . - 
	g__VeùÜs


131 .
equ
 
	gNRF_POWER_RAMON_ADDRESS
, 0x40000524

132 .
equ
 
	gNRF_POWER_RAMONB_ADDRESS
, 0x40000554

133 .
equ
 
	gNRF_POWER_RAMONx_RAMxON_ONMODE_Msk
, 0x3

135 .
	g‹xt


136 .
	gthumb


137 .
	gthumb_func


138 .
	g®ign
 1

139 .
globl
 
	gRe£t_HªdËr


140 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


141 
	gRe£t_HªdËr
:

142 .
â¡¬t


145 
MOVS
 
R1
, #NRF_POWER_RAMONx_RAMxON_ONMODE_Msk

147 
LDR
 
	gR0
, =
NRF_POWER_RAMON_ADDRESS


148 
LDR
 
R2
, [
R0
]

149 
ORRS
 
	gR2
, 
R1


150 
STR
 
	gR2
, [
R0
]

152 
LDR
 
	gR0
, =
NRF_POWER_RAMONB_ADDRESS


153 
LDR
 
R2
, [
R0
]

154 
ORRS
 
	gR2
, 
R1


155 
STR
 
	gR2
, [
R0
]

165 
ldr
 
	gr1
, =
__‘ext


166 
ldr
 
r2
, =
__d©a_¡¬t__


167 
ldr
 
r3
, =
__d©a_’d__


169 
subs
 
r3
, 
r2


170 
	gbË
 .
	gLC0


172 .
	gLC1
:

173 
subs
 
r3
, 4

174 
ldr
 
	gr0
, [
r1
,
r3
]

175 
¡r
 
	gr0
, [
r2
,
r3
]

176 
	gbgt
 .
	gLC1


177 .
	gLC0
:

179 
LDR
 
R0
, =
Sy¡emIn™


180 
BLX
 
R0


181 
LDR
 
R0
, =
_¡¬t


182 
BX
 
R0


184 .
poÞ


185 .
ÿÁunwšd


186 .
â’d


187 .
size
 
Re£t_HªdËr
,.-
	gRe£t_HªdËr


189 .
	g£ùiÚ
 ".text"

194 .
w—k
 
	gNMI_HªdËr


195 .
ty³
 
	gNMI_HªdËr
, %
funùiÚ


196 
	gNMI_HªdËr
:

197 
B
 .

198 .
size
 
NMI_HªdËr
, . - 
	gNMI_HªdËr


201 .
w—k
 
	gH¬dFauÉ_HªdËr


202 .
ty³
 
	gH¬dFauÉ_HªdËr
, %
funùiÚ


203 
	gH¬dFauÉ_HªdËr
:

204 
B
 .

205 .
size
 
H¬dFauÉ_HªdËr
, . - 
	gH¬dFauÉ_HªdËr


208 .
w—k
 
	gSVC_HªdËr


209 .
ty³
 
	gSVC_HªdËr
, %
funùiÚ


210 
	gSVC_HªdËr
:

211 
B
 .

212 .
size
 
SVC_HªdËr
, . - 
	gSVC_HªdËr


215 .
w—k
 
	gP’dSV_HªdËr


216 .
ty³
 
	gP’dSV_HªdËr
, %
funùiÚ


217 
	gP’dSV_HªdËr
:

218 
B
 .

219 .
size
 
P’dSV_HªdËr
, . - 
	gP’dSV_HªdËr


222 .
w—k
 
	gSysTick_HªdËr


223 .
ty³
 
	gSysTick_HªdËr
, %
funùiÚ


224 
	gSysTick_HªdËr
:

225 
B
 .

226 .
size
 
SysTick_HªdËr
, . - 
	gSysTick_HªdËr


231 .
globl
 
	gDeçuÉ_HªdËr


232 .
ty³
 
	gDeçuÉ_HªdËr
, %
funùiÚ


233 
	gDeçuÉ_HªdËr
:

234 
B
 .

235 .
size
 
DeçuÉ_HªdËr
, . - 
	gDeçuÉ_HªdËr


237 .
maüo
 
IRQ
 
	ghªdËr


238 .
	gw—k
 \
	ghªdËr


239 .
	g£t
 \
	ghªdËr
, 
	gDeçuÉ_HªdËr


240 .
’dm


242 
IRQ
 
POWER_CLOCK_IRQHªdËr


243 
IRQ
 
RADIO_IRQHªdËr


244 
IRQ
 
UART0_IRQHªdËr


245 
IRQ
 
SPI0_TWI0_IRQHªdËr


246 
IRQ
 
SPI1_TWI1_IRQHªdËr


247 
IRQ
 
GPIOTE_IRQHªdËr


248 
IRQ
 
ADC_IRQHªdËr


249 
IRQ
 
TIMER0_IRQHªdËr


250 
IRQ
 
TIMER1_IRQHªdËr


251 
IRQ
 
TIMER2_IRQHªdËr


252 
IRQ
 
RTC0_IRQHªdËr


253 
IRQ
 
TEMP_IRQHªdËr


254 
IRQ
 
RNG_IRQHªdËr


255 
IRQ
 
ECB_IRQHªdËr


256 
IRQ
 
CCM_AAR_IRQHªdËr


257 
IRQ
 
WDT_IRQHªdËr


258 
IRQ
 
RTC1_IRQHªdËr


259 
IRQ
 
QDEC_IRQHªdËr


260 
IRQ
 
LPCOMP_IRQHªdËr


261 
IRQ
 
SWI0_IRQHªdËr


262 
IRQ
 
SWI1_IRQHªdËr


263 
IRQ
 
SWI2_IRQHªdËr


264 
IRQ
 
SWI3_IRQHªdËr


265 
IRQ
 
SWI4_IRQHªdËr


266 
IRQ
 
	gSWI5_IRQHªdËr


269 .
	g’d


	@
1
.
0
35
2218
E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\compiler_abstraction.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\nrf.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\nrf51.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\nrf51_bitfields.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\nrf51_deprecated.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\Inc\system_nrf51.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\S130.c
E:\vsProjects\ARM\NRF51\Examples\LEDs\Src\functions.c
E:\vsProjects\ARM\NRF51\Examples\LEDs\Src\functions.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\Src\main.c
E:\vsProjects\ARM\NRF51\Examples\LEDs\Src\system_nrf51.c
E:\vsProjects\ARM\NRF51\Examples\LEDs\gcc_nrf51_s130_xxaa.ld
E:\vsProjects\ARM\NRF51\Examples\LEDs\readme.txt
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ant_error.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ant_interface.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ant_parameters.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_err.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_gap.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_gatt.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_gattc.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_gatts.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_hci.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_l2cap.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_ranges.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\ble_types.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_error.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_error_sdm.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_error_soc.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_mbr.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_sdm.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_soc.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\nrf_svc.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\softdevice\Include\softdevice_assert.h
E:\vsProjects\ARM\NRF51\Examples\LEDs\startup_nrf51.s
