v 3
file . "deneme.vhdl" "20211027151410.000" "20211027171411.519":
  entity deneme at 1( 0) + 0 on 47;
  architecture test of deneme at 7( 80) + 0 on 48;
file . "signals_tb.vhdl" "20211027152408.000" "20211027210454.685":
  entity signals_tb at 1( 0) + 0 on 55;
  architecture test of signals_tb at 7( 82) + 0 on 56;
