0.6
2017.4
Dec 15 2017
21:07:18
E:/Program/Verilog/Communication-IC-Design/Chapter1/prj/sram_ex/sram_ex.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/Program/Verilog/Communication-IC-Design/Chapter1/prj/sram_ex/sram_ex.srcs/sim_1/new/dram_tb.v,1577850646,verilog,,,,dram_tb,,,,,,,,
E:/Program/Verilog/Communication-IC-Design/Chapter1/prj/sram_ex/sram_ex.srcs/sources_1/imports/src/dram.v,1577849212,verilog,,E:/Program/Verilog/Communication-IC-Design/Chapter1/prj/sram_ex/sram_ex.srcs/sim_1/new/dram_tb.v,,dram,,,,,,,,
