Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan 16 15:54:37 2019
| Host         : A103PC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.655        0.000                      0                 4708        0.038        0.000                      0                 4708        4.020        0.000                       0                  1798  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.655        0.000                      0                 4708        0.038        0.000                      0                 4708        4.020        0.000                       0                  1798  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 1.207ns (16.783%)  route 5.985ns (83.217%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.698     2.992    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDSE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDSE (Prop_fdse_C_Q)         0.456     3.448 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=130, routed)         4.763     8.211    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124     8.335 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[28]_i_8/O
                         net (fo=1, routed)           0.000     8.335    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[28]_i_8_n_0
    SLICE_X37Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     8.552 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_4/O
                         net (fo=1, routed)           0.000     8.552    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_4_n_0
    SLICE_X37Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     8.646 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_2/O
                         net (fo=1, routed)           1.222     9.868    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_2_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.316    10.184 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    10.184    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X37Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.654    12.833    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)        0.031    12.839    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 1.245ns (17.654%)  route 5.807ns (82.346%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.698     2.992    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDSE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDSE (Prop_fdse_C_Q)         0.456     3.448 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=130, routed)         4.587     8.035    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X44Y107        LUT6 (Prop_lut6_I2_O)        0.124     8.159 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[16]_i_6/O
                         net (fo=1, routed)           0.000     8.159    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[16]_i_6_n_0
    SLICE_X44Y107        MUXF7 (Prop_muxf7_I1_O)      0.245     8.404 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/O
                         net (fo=1, routed)           0.000     8.404    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X44Y107        MUXF8 (Prop_muxf8_I0_O)      0.104     8.508 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_2/O
                         net (fo=1, routed)           1.220     9.728    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_2_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.316    10.044 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    10.044    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X34Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.655    12.834    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.077    12.886    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 1.245ns (17.727%)  route 5.778ns (82.273%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.698     2.992    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDSE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDSE (Prop_fdse_C_Q)         0.456     3.448 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=130, routed)         4.756     8.204    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X44Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.328 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[17]_i_6/O
                         net (fo=1, routed)           0.000     8.328    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[17]_i_6_n_0
    SLICE_X44Y109        MUXF7 (Prop_muxf7_I1_O)      0.245     8.573 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_3/O
                         net (fo=1, routed)           0.000     8.573    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_3_n_0
    SLICE_X44Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     8.677 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_2/O
                         net (fo=1, routed)           1.022     9.699    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_2_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.316    10.015 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    10.015    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X34Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.655    12.834    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.081    12.890    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[0,10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.580ns (8.748%)  route 6.050ns (91.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.648     2.942    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=56, routed)          2.199     5.597    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[0]_0[2]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.721 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2/O
                         net (fo=513, routed)         3.850     9.572    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2_n_0
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[0,10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.650    12.829    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[0,10][1]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X46Y109        FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[0,10][1]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[1,10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.580ns (8.748%)  route 6.050ns (91.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.648     2.942    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=56, routed)          2.199     5.597    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[0]_0[2]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.721 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2/O
                         net (fo=513, routed)         3.850     9.572    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2_n_0
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[1,10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.650    12.829    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[1,10][1]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X46Y109        FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[1,10][1]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,11][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.580ns (8.748%)  route 6.050ns (91.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.648     2.942    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=56, routed)          2.199     5.597    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[0]_0[2]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.721 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2/O
                         net (fo=513, routed)         3.850     9.572    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2_n_0
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,11][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.650    12.829    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,11][1]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X46Y109        FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,11][1]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,6][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.580ns (8.748%)  route 6.050ns (91.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.648     2.942    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=56, routed)          2.199     5.597    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[0]_0[2]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.721 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2/O
                         net (fo=513, routed)         3.850     9.572    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2_n_0
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.650    12.829    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,6][1]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X46Y109        FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,6][1]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.580ns (8.748%)  route 6.050ns (91.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.648     2.942    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=56, routed)          2.199     5.597    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[0]_0[2]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.721 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2/O
                         net (fo=513, routed)         3.850     9.572    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2_n_0
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.650    12.829    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,7][3]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X46Y109        FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,7][3]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,11][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.580ns (8.748%)  route 6.050ns (91.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.648     2.942    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=56, routed)          2.199     5.597    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[0]_0[2]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.721 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2/O
                         net (fo=513, routed)         3.850     9.572    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2_n_0
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,11][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.650    12.829    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,11][1]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X46Y109        FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,11][1]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,6][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.580ns (8.748%)  route 6.050ns (91.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.648     2.942    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=56, routed)          2.199     5.597    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_state_reg[0]_0[2]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.721 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2/O
                         net (fo=513, routed)         3.850     9.572    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen[3,0][7]_i_2_n_0
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        1.650    12.829    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,6][1]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X46Y109        FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,6][1]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.893%)  route 0.153ns (52.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.638     0.974    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg9_reg[1]/Q
                         net (fo=2, routed)           0.153     1.268    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg9[1]
    SLICE_X49Y99         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.825     1.191    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,4][1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.075     1.231    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,4][1]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.115     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.338%)  route 0.177ns (55.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.639     0.975    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg10_reg[0]/Q
                         net (fo=2, routed)           0.177     1.293    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg10[0]
    SLICE_X47Y98         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.825     1.191    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y98         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,8][0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.071     1.227    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,8][0]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.289%)  route 0.185ns (56.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.638     0.974    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg9_reg[0]/Q
                         net (fo=2, routed)           0.185     1.300    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg9[0]
    SLICE_X47Y98         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.825     1.191    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y98         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,4][0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.075     1.231    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,4][0]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg8_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.211%)  route 0.156ns (48.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.639     0.975    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg8_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg8_reg[11]/Q
                         net (fo=2, routed)           0.156     1.295    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg8[11]
    SLICE_X39Y99         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.825     1.191    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,1][3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[2,1][3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.246%)  route 0.198ns (54.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.641     0.977    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.198     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.284%)  route 0.227ns (61.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.639     0.975    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.227     1.343    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.639%)  route 0.260ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.633     0.969    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y108        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg12_reg[24]/Q
                         net (fo=2, routed)           0.260     1.393    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg12_reg_n_0_[24]
    SLICE_X49Y102        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.911     1.277    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y102        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,3][0]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.076     1.314    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[3,3][0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[1,1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.000%)  route 0.171ns (51.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.639     0.975    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y102        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg4_reg[11]/Q
                         net (fo=2, routed)           0.171     1.310    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg4[11]
    SLICE_X39Y99         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[1,1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.825     1.191    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[1,1][3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/current_screen_reg[1,1][3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg16_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.333%)  route 0.114ns (31.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.641     0.977    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg16_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg16_reg[20]/Q
                         net (fo=1, routed)           0.114     1.239    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/slv_reg16_reg_n_0_[20]
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.098     1.337 r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X35Y99         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1798, routed)        0.826     1.192    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y87    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/after_char_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y98    design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/after_char_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y100   design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y100   design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y100   design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y100   design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y100   design_1_i/oled_ip2019_0/U0/oled_ip2019_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



