[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mul|Mul>io_z",
    "sources":[
      "~Mul|Mul>io_y",
      "~Mul|Mul>io_x"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"test_run_dir/solutions/Mul"
  },
  {
    "class":"firrtl.stage.phases.DriverCompatibility$TopNameAnnotation",
    "topName":"Mul"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Mul"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/solutions/Mul"
  }
]