info x 115 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 3076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ramcontrol
term mark 3007 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

LIBRARY  SIMPRIM;
USE SIMPRIM.VCOMPONENTS.ALL;
USE SIMPRIM.VPACKAGE.ALL;

var add 5 0 0 226 12 15 3076 50 25 25 10 10 0 0 0 0 CLKinstd_logicRISING_EDGECLK
var add 11 15 0 228 15 18 3076 50 25 25 10 10 0 0 0 0 RDATAWinstd_logic_vectorRISING_EDGECLK
var add 10 19 0 228 16 18 3076 50 25 25 10 10 0 0 0 0 RADDRRinstd_logic_vectorRISING_EDGECLK
var add 9 19 0 228 17 18 3076 50 25 25 10 10 0 0 0 0 RADDRWinstd_logic_vectorRISING_EDGECLK
var add 3 31 0 226 18 15 3076 50 25 25 10 10 0 0 0 0 RWEinstd_logicRISING_EDGECLK
var add 4 31 0 226 20 13 3076 50 25 25 10 10 0 0 0 0 RESETinstd_logicRISING_EDGECLK
var add 1 0 0 226 13 17 3076 50 25 25 10 10 0 0 0 0 CLK2Xoutstd_logicRISING_EDGECLK
var add 7 15 0 228 14 18 3076 50 25 25 10 10 0 0 0 0 RDATARoutstd_logic_vectorRISING_EDGECLK
var add 2 31 0 226 19 14 3076 50 25 25 10 10 0 0 0 0 WEoutstd_logicRISING_EDGECLK
var add 6 19 0 228 22 16 3076 50 25 25 10 10 0 0 0 0 ADDRoutstd_logic_vectorRISING_EDGECLK
var add 8 15 0 228 21 12 3076 50 25 25 10 10 0 0 0 0 DATAinoutstd_logic_vectorRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 113 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000
cell fill 2 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0001000000000000
cell fill 2 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0001000000000001
cell fill 2 192 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000
cell fill 2 1688 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000
cell fill 2 1692 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000001
cell fill 2 1696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000010
cell fill 2 1700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000011
cell fill 2 1704 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000100
cell fill 2 1708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000101
cell fill 2 1712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000110
cell fill 2 1716 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000111
cell fill 2 1720 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001000
cell fill 2 1724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001001
cell fill 2 1728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001010
cell fill 2 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001011
cell fill 2 1736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001100
cell fill 2 1740 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001101
cell fill 2 1744 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001110
cell fill 2 1748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001111
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000
cell fill 3 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00001111111111111110
cell fill 3 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00001111111111111111
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000
cell fill 4 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000
cell fill 4 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000001
cell fill 4 1688 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000000000
cell fill 4 1692 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000000001
cell fill 4 1696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000000010
cell fill 4 1700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000000011
cell fill 4 1704 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000000100
cell fill 4 1708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000000101
cell fill 4 1712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000000110
cell fill 4 1716 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000000111
cell fill 4 1720 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000001000
cell fill 4 1724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000001001
cell fill 4 1728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000001010
cell fill 4 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000001011
cell fill 4 1736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000001100
cell fill 4 1740 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000001101
cell fill 4 1744 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000001110
cell fill 4 1748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000001000000001111
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 10 10 25 25 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 2261521456 29564283 0 0 0 0 0 0 0 0 0 0 0 0 0 ramcontrol.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 0 10 92 13 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 5.1i
Source = ramcontrol.vhd
Sun May 18 15:57:12 2003
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
