$date
	Thu Sep 08 15:35:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_code $end
$var wire 64 ! Output1 [63:0] $end
$var wire 64 " Output0 [63:0] $end
$var reg 1 # Clk $end
$var reg 1 $ En $end
$var reg 1 % Reset $end
$var reg 1 & Slt $end
$scope module u_code $end
$var wire 1 # Clk $end
$var wire 1 $ En $end
$var wire 1 % Reset $end
$var wire 1 & Slt $end
$var reg 64 ' Output0 [63:0] $end
$var reg 64 ( Output1 [63:0] $end
$var reg 2 ) cnt [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
0&
1%
0$
0#
bx "
bx !
$end
#5000
b0 )
b0 !
b0 (
b0 "
b0 '
1#
#10000
0#
1$
0%
#15000
b1 "
b1 '
1#
#20000
0#
#25000
b10 "
b10 '
1#
#30000
0#
1&
#35000
b1 )
1#
#40000
0#
#45000
b10 )
1#
#50000
0#
0&
#55000
b11 "
b11 '
1#
#60000
0#
1&
#65000
b11 )
1#
#70000
0#
0&
#75000
b100 "
b100 '
1#
#80000
0#
1&
#85000
b1 !
b1 (
b0 )
1#
#90000
0#
#95000
b1 )
1#
#100000
0#
0&
#105000
b101 "
b101 '
1#
#110000
0#
1&
#115000
b10 )
1#
#120000
0#
1%
#125000
b0 )
b0 !
b0 (
b0 "
b0 '
1#
#130000
0#
