
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099514                       # Number of seconds simulated
sim_ticks                                 99513510921                       # Number of ticks simulated
final_tick                               625846018677                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173462                       # Simulator instruction rate (inst/s)
host_op_rate                                   224764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5423580                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907912                       # Number of bytes of host memory used
host_seconds                                 18348.31                       # Real time elapsed on the host
sim_insts                                  3182734381                       # Number of instructions simulated
sim_ops                                    4124046240                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       643840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1366656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1692928                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3708544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1093248                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1093248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5030                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10677                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13226                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28973                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8541                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8541                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6469875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13733371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17012042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37266739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12863                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51450                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10985925                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10985925                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10985925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6469875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13733371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17012042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               48252664                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               238641514                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21373312                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17539962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1989513                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8802140                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8396983                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128623                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93466                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191367496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117334751                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21373312                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10525606                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25283487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5536924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5506247                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11571659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1980767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    225687354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.637528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.999861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200403867     88.80%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880239      0.83%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3418029      1.51%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013836      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1652254      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1460029      0.65%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          811652      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034449      0.90%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12012999      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    225687354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089562                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491678                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189786182                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7099686                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25209528                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62034                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3529916                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511741                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143820388                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3529916                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190067713                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         659399                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5576526                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24973442                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880352                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143776044                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         96236                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202563411                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667286005                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667286005                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30572974                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34223                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2544793                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13313673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70268                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642434                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142687267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136011227                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62399                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16966798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35124010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    225687354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.602653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.289757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169065446     74.91%     74.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22519453      9.98%     84.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11784997      5.22%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8324434      3.69%     93.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8318001      3.69%     97.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2973942      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267947      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265990      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167144      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    225687354                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          49964     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161881     44.54%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151597     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114754931     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868379      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12186207      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184623      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136011227                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.569940                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363442                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002672                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498135645                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159688521                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133706578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136374669                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       279145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2137828                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95683                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3529916                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         460573                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53938                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142721491                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13313673                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1145125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2186340                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134474068                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12095046                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1537155                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19279662                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19047185                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184616                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.563498                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133706633                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133706578                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78231253                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213061054                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.560282                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19457500                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2006441                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    222157438                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554851                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.406555                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    171838406     77.35%     77.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24541115     11.05%     88.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414659      4.24%     92.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4963498      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206970      1.89%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2001439      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941319      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479972      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770060      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    222157438                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770060                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362109078                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288973346                       # The number of ROB writes
system.switch_cpus0.timesIdled                2816340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               12954160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.386415                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.386415                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.419039                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.419039                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604678898                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186756453                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133228878                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               238641514                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18004324                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15974205                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1556743                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9419691                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9190789                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1151948                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45068                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193736465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             101893900                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18004324                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10342737                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             20623931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4756908                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1870108                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11854751                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1551766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219422511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.774804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198798580     90.60%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          941726      0.43%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1749416      0.80%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1519806      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3036448      1.38%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3662572      1.67%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          886237      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          486669      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8341057      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219422511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075445                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426975                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       192330671                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3290649                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         20591831                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21542                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3187817                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1775213                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4190                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     114845119                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3187817                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       192562430                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1519119                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1079902                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20371933                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       701309                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     114751520                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         74899                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       427930                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    151644499                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    519026159                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    519026159                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    125376252                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26268227                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15894                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7952                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2195889                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19870011                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3559705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        62852                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       797971                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         114319083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        108562759                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        69288                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17248909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36260566                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219422511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494766                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177883                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172961184     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19487002      8.88%     87.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9983220      4.55%     92.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5750586      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6403041      2.92%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3193294      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1288015      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       298517      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        57652      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219422511                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         202235     48.27%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152231     36.34%     84.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64497     15.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85299041     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       865940      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7942      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     18847906     17.36%     96.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3541930      3.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     108562759                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454920                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             418963                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003859                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    437036279                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    131584151                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    106052307                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     108981722                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       192645                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3305353                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94135                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3187817                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1029394                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55139                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    114334977                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4995                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19870011                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3559705                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7952                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       703292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       936507                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1639799                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    107599680                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18611158                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       963078                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22153047                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16613183                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3541889                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450884                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             106081107                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            106052307                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         60666253                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        140403150                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.444400                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432086                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     85276634                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     96173415                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18163790                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15884                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1560509                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216234694                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294472                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180143644     83.31%     83.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13717094      6.34%     89.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10661518      4.93%     94.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2118303      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2679637      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       907349      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3839182      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       855745      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1312222      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216234694                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     85276634                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      96173415                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20030224                       # Number of memory references committed
system.switch_cpus1.commit.loads             16564654                       # Number of loads committed
system.switch_cpus1.commit.membars               7942                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15158200                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         83689713                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1223241                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1312222                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           329259677                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          231862306                       # The number of ROB writes
system.switch_cpus1.timesIdled                5103141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19219003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           85276634                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             96173415                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     85276634                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.798440                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.798440                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357342                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357342                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       498082027                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      138461614                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      121288416                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15884                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               238641514                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20633584                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16808432                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1840338                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8164116                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7817700                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2152470                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        83323                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    186108673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116040219                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20633584                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9970170                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24520547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5481087                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7631897                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11382481                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1837782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    221874719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.632633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.003031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       197354172     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2626288      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2058625      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2211388      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1885572      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1050699      0.47%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          720418      0.32%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1871226      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12096331      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    221874719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.086463                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.486253                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       183935027                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      9843352                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24376860                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       112200                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3607276                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3515379                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6298                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     140092690                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49867                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3607276                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       184184238                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        6730332                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2034585                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24246281                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1072003                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139885856                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          279                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        414180                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       533730                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4195                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    195758093                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    651898150                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    651898150                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162465901                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33292186                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31481                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15967                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3456398                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13446899                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7550843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       279562                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1667959                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         139384870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31480                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        132282820                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        76870                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19369435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40069964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    221874719                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.596205                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.301540                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    166085030     74.86%     74.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23506851     10.59%     85.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11869894      5.35%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7703583      3.47%     94.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6347248      2.86%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2491028      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3067852      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       751676      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        51557      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    221874719                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         928799     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        141802     11.50%     86.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162620     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109711757     82.94%     82.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1935868      1.46%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15514      0.01%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13107048      9.91%     94.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7512633      5.68%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     132282820                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.554316                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1233221                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009323                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    487750450                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158786461                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128611922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133516041                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       140699                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1744865                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          677                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       127757                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          524                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3607276                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        6030021                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       290688                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    139416352                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          266                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13446899                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7550843                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15966                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        228737                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        11893                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          677                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1096840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1027003                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2123843                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129792436                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12983305                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2490384                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20495661                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18528974                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7512356                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.543880                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128615092                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128611922                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76385540                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        205926319                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.538934                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370936                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96424238                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118092808                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21332726                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1860685                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    218267443                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541046                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.394565                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    170265439     78.01%     78.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22495518     10.31%     88.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10436172      4.78%     93.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4649848      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3527106      1.62%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1487609      0.68%     97.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1479064      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1058947      0.49%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2867740      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    218267443                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96424238                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118092808                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19125116                       # Number of memory references committed
system.switch_cpus2.commit.loads             11702030                       # Number of loads committed
system.switch_cpus2.commit.membars              15514                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16946752                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106272790                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2335486                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2867740                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           354825237                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          282458408                       # The number of ROB writes
system.switch_cpus2.timesIdled                2739477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16766795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96424238                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118092808                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96424238                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.474912                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.474912                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.404055                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.404055                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       586704034                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      177245589                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      132989121                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31028                       # number of misc regfile writes
system.l2.replacements                          28973                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1014568                       # Total number of references to valid blocks.
system.l2.sampled_refs                          61741                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.432646                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           811.353413                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.286812                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2331.530202                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.633265                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4935.962240                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.473949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6402.656590                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3512.143087                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6729.522857                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8011.437585                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.024761                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000436                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.071153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.150634                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.195394                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.107182                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.205369                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.244490                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        27827                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32840                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        78685                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  139352                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            33801                       # number of Writeback hits
system.l2.Writeback_hits::total                 33801                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        27827                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32840                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        78685                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139352                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        27827                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32840                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        78685                       # number of overall hits
system.l2.overall_hits::total                  139352                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5030                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10677                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13226                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28973                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5030                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13226                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28973                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5030                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10677                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13226                       # number of overall misses
system.l2.overall_misses::total                 28973                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2302444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    844736225                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2136950                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1751016011                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1480385                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2181472404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4783144419                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2302444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    844736225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2136950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1751016011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1480385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2181472404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4783144419                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2302444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    844736225                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2136950                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1751016011                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1480385                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2181472404                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4783144419                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        43517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        91911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              168325                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        33801                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             33801                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32857                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        43517                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        91911                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               168325                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32857                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        43517                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        91911                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              168325                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.153088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.245352                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.143900                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172125                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.153088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.245352                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.143900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172125                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.153088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.245352                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.143900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172125                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 143902.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167939.607356                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152639.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163998.877119                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148038.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164938.182670                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165089.718669                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 143902.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167939.607356                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152639.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163998.877119                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148038.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164938.182670                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165089.718669                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 143902.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167939.607356                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152639.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163998.877119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148038.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164938.182670                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165089.718669                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8541                       # number of writebacks
system.l2.writebacks::total                      8541                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5030                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10677                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13226                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28973                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28973                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28973                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1369185                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    551767833                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1321790                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1128864867                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       896884                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1411528101                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3095748660                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1369185                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    551767833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1321790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1128864867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       896884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1411528101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3095748660                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1369185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    551767833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1321790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1128864867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       896884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1411528101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3095748660                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.153088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.245352                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.143900                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172125                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.153088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.245352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.143900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172125                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.153088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.245352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.143900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172125                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85574.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109695.394235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94413.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105728.656645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89688.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106723.733631                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106849.434301                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85574.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109695.394235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94413.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105728.656645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89688.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106723.733631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106849.434301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85574.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109695.394235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94413.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105728.656645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89688.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106723.733631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106849.434301                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996524                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011579294                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189565.571429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996524                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11571640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11571640                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11571640                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11571640                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11571640                       # number of overall hits
system.cpu0.icache.overall_hits::total       11571640                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2856362                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2856362                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2856362                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2856362                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2856362                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2856362                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150334.842105                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150334.842105                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150334.842105                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150334.842105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150334.842105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150334.842105                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2445062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2445062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2445062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2445062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2445062                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2445062                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152816.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 152816.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 152816.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 152816.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 152816.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 152816.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162365605                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.379488                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.301142                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.698858                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903520                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096480                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9010753                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9010753                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16083562                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16083562                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16083562                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16083562                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84484                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84484                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84484                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84484                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84484                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84484                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7730619876                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7730619876                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7730619876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7730619876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7730619876                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7730619876                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9095237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9095237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16168046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16168046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16168046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16168046                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009289                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009289                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005225                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005225                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005225                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005225                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 91503.951944                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91503.951944                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 91503.951944                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91503.951944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 91503.951944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91503.951944                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7734                       # number of writebacks
system.cpu0.dcache.writebacks::total             7734                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51627                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51627                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51627                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51627                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2708622308                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2708622308                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2708622308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2708622308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2708622308                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2708622308                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82436.689533                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82436.689533                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82436.689533                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82436.689533                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82436.689533                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82436.689533                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.979499                       # Cycle average of tags in use
system.cpu1.icache.total_refs               919393600                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1699433.641405                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.979499                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022403                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866954                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11854736                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11854736                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11854736                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11854736                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11854736                       # number of overall hits
system.cpu1.icache.overall_hits::total       11854736                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2468827                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2468827                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2468827                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2468827                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2468827                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2468827                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11854751                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11854751                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11854751                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11854751                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11854751                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11854751                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164588.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164588.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164588.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164588.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164588.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164588.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2254557                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2254557                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2254557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2254557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2254557                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2254557                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161039.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161039.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161039.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161039.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161039.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161039.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 43517                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225431498                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 43773                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5150.012519                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.118094                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.881906                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.816868                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.183132                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     16973989                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16973989                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3449642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3449642                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7955                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7955                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7942                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7942                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20423631                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20423631                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20423631                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20423631                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       156926                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156926                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       156926                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        156926                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       156926                       # number of overall misses
system.cpu1.dcache.overall_misses::total       156926                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16025118092                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16025118092                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16025118092                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16025118092                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16025118092                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16025118092                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17130915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17130915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3449642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3449642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7942                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7942                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20580557                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20580557                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20580557                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20580557                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009160                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009160                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007625                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102118.948371                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102118.948371                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102118.948371                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102118.948371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102118.948371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102118.948371                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9554                       # number of writebacks
system.cpu1.dcache.writebacks::total             9554                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113409                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113409                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       113409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       113409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       113409                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       113409                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        43517                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        43517                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        43517                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        43517                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        43517                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        43517                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3992341855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3992341855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3992341855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3992341855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3992341855                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3992341855                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91742.120436                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91742.120436                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91742.120436                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91742.120436                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91742.120436                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91742.120436                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               546.842085                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004916881                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1837142.378428                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.842085                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015773                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.876349                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11382471                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11382471                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11382471                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11382471                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11382471                       # number of overall hits
system.cpu2.icache.overall_hits::total       11382471                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1668385                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1668385                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1668385                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1668385                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1668385                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1668385                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11382481                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11382481                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11382481                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11382481                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11382481                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11382481                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 166838.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 166838.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 166838.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 166838.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 166838.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 166838.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1563385                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1563385                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1563385                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1563385                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1563385                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1563385                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156338.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156338.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156338.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156338.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156338.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156338.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 91911                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189266335                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 92167                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2053.515195                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.783749                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.216251                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917124                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082876                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9998820                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9998820                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7391916                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7391916                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15801                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15801                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15514                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15514                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17390736                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17390736                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17390736                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17390736                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       381983                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       381983                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           58                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           58                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       382041                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        382041                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       382041                       # number of overall misses
system.cpu2.dcache.overall_misses::total       382041                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  34780792971                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  34780792971                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4994227                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4994227                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  34785787198                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  34785787198                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  34785787198                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  34785787198                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10380803                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10380803                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7391974                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7391974                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17772777                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17772777                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17772777                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17772777                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036797                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036797                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021496                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021496                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021496                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021496                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 91053.248367                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91053.248367                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86107.362069                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86107.362069                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 91052.497502                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91052.497502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 91052.497502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91052.497502                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        16513                       # number of writebacks
system.cpu2.dcache.writebacks::total            16513                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       290072                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       290072                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           58                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       290130                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       290130                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       290130                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       290130                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        91911                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        91911                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        91911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        91911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        91911                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        91911                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7600470667                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7600470667                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7600470667                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7600470667                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7600470667                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7600470667                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008854                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008854                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005171                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005171                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005171                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005171                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82693.808869                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82693.808869                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 82693.808869                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82693.808869                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 82693.808869                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82693.808869                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
