// Seed: 1680507028
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = -1'b0;
  always_comb begin : LABEL_0
    if (id_2) @(posedge id_2 ? -1 - id_2 : -1) $display();
  end
  wire \id_4 ;
endmodule
module module_1;
  supply1 id_1;
  id_4(
      id_3, !-1, 1 < "", -1, -1'b0 && id_3, id_2
  );
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_3 = -1'b0;
  assign id_1 = -1;
  tri1 id_5 = -1;
endmodule
