<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 1497, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1371, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1134, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1019, user inline pragmas are applied</column>
            <column name="">(4) simplification,   984, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   990, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   984, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   984, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   984, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1002, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   993, loop and instruction simplification</column>
            <column name="">(2) parallelization,   984, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) simplification,   984, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   990, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1118, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="adpcm_main" col1="adpcm.c:207" col2="1497" col3="984" col4="1002" col5="984" col6="1118">
                    <row id="8" col0="reset" col1="adpcm.c:416" col2="98" col3="75" col4="75" col5="75" col6="93"/>
                    <row id="11" col0="encode" col1="adpcm.c:240" col2="702" col3="453" col4="463" col5="453" col6="506">
                        <row id="12" col0="filtez" col1="adpcm.c:458" col2="58" col2_disp="  58 (2 calls)" col3="52" col3_disp=" 52 (2 calls)" col4="54" col4_disp="  54 (2 calls)" col5="52" col5_disp=" 52 (2 calls)" col6="64" col6_disp="  64 (2 calls)"/>
                        <row id="5" col0="filtep" col1="adpcm.c:474" col2="24" col2_disp="  24 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="3" col0="quantl" col1="adpcm.c:484" col2="39" col3="31" col4="32" col5="30" col6="37">
                            <row id="2" col0="abs" col1="adpcm.c:231" col2="7" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="13" col0="logscl" col1="adpcm.c:509" col2="18" col3="" col4="" col5="" col6=""/>
                        <row id="10" col0="scalel" col1="adpcm.c:521" col2="22" col2_disp="  22 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="6" col0="upzero" col1="adpcm.c:531" col2="150" col2_disp=" 150 (2 calls)" col3="106" col3_disp="106 (2 calls)" col4="108" col4_disp=" 108 (2 calls)" col5="104" col5_disp="104 (2 calls)" col6="128" col6_disp=" 128 (2 calls)"/>
                        <row id="7" col0="uppol2" col1="adpcm.c:565" col2="70" col2_disp="  70 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="9" col0="uppol1" col1="adpcm.c:593" col2="54" col2_disp="  54 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="2" col0="abs" col1="adpcm.c:231" col2="7" col3="" col4="" col5="" col6=""/>
                        <row id="4" col0="logsch" col1="adpcm.c:617" col2="17" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="1" col0="decode" col1="adpcm.c:331" col2="651" col3="424" col4="432" col5="424" col6="470">
                        <row id="12" col0="filtez" col1="adpcm.c:458" col2="58" col2_disp="  58 (2 calls)" col3="52" col3_disp=" 52 (2 calls)" col4="54" col4_disp="  54 (2 calls)" col5="52" col5_disp=" 52 (2 calls)" col6="64" col6_disp="  64 (2 calls)"/>
                        <row id="5" col0="filtep" col1="adpcm.c:474" col2="24" col2_disp="  24 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="13" col0="logscl" col1="adpcm.c:509" col2="18" col3="" col4="" col5="" col6=""/>
                        <row id="10" col0="scalel" col1="adpcm.c:521" col2="22" col2_disp="  22 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="6" col0="upzero" col1="adpcm.c:531" col2="150" col2_disp=" 150 (2 calls)" col3="106" col3_disp="106 (2 calls)" col4="108" col4_disp=" 108 (2 calls)" col5="104" col5_disp="104 (2 calls)" col6="128" col6_disp=" 128 (2 calls)"/>
                        <row id="7" col0="uppol2" col1="adpcm.c:565" col2="70" col2_disp="  70 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="9" col0="uppol1" col1="adpcm.c:593" col2="54" col2_disp="  54 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="4" col0="logsch" col1="adpcm.c:617" col2="17" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

