######################################################################
#
# MPLAB IDE .dev File Generated by `pic2dev.py'
#
# Device: PIC18F26J11
# Family: 18xxxx
# Date: 2009-01-16 13:57:09.449000
#
######################################################################


######################################################################
#
# Memory Regions & Other General Device Information
#
######################################################################

vpp (range=2.125-3.500 dflt=3.250)
vdd (range=2.125-3.500 dfltrange=2.125-3.500 nominal=3.250)
pgming (memtech=ee tries=1 panelsize=0x0)
    wait (pgm=1000 eedata=4000 cfg=5000 userid=5000 erase=600 lvpgm=1000)
    latches (pgm=64 eedata=2 cfg=2 userid=8 rowerase=1024)
IsChecksumless=1
breakpoints (numhwbp=3 datacapture=true idbyte=p)
cfgmem (region=0xfff8-0xffff)
testmem (region=0x200000-0x2003ff)
cfgwormmem (region=0x300000-0x300006)
devid (region=0x3ffffe-0x3fffff idmask=0xffe0 id=0x4dc0)
bkbgvectmem (region=0x200028-0x200037)
pgmmem (region=0x0-0xfff7)
NumBanks=16
UnusedBankMask=0x0
AccessBankSplitOffset=0x60

######################################################################
#
# Special Function Registers
#
######################################################################

UnusedRegs (0xec0-0xec5)
sfr (key=RPOR0 addr=0xec6 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR1 addr=0xec7 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR2 addr=0xec8 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR3 addr=0xec9 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR4 addr=0xeca size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR5 addr=0xecb size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR6 addr=0xecc size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR7 addr=0xecd size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR8 addr=0xece size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR9 addr=0xecf size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR10 addr=0xed0 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR11 addr=0xed1 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR12 addr=0xed2 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR13 addr=0xed3 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR14 addr=0xed4 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR15 addr=0xed5 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR16 addr=0xed6 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR17 addr=0xed7 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
sfr (key=RPOR18 addr=0xed8 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RPOR' width='1 1 1 5')
UnusedRegs (0xed9-0xee6)
sfr (key=RPINR1 addr=0xee7 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - INT1' width='1 1 1 5')
sfr (key=RPINR2 addr=0xee8 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - INT2' width='1 1 1 5')
sfr (key=RPINR3 addr=0xee9 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - INT3' width='1 1 1 5')
sfr (key=RPINR4 addr=0xeea size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - T0CKI' width='1 1 1 5')
UnusedRegs (0xeeb-0xeeb)
sfr (key=RPINR6 addr=0xeec size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - T3CKI' width='1 1 1 5')
sfr (key=RPINR7 addr=0xeed size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - IC1' width='1 1 1 5')
sfr (key=RPINR8 addr=0xeee size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - IC2' width='1 1 1 5')
UnusedRegs (0xeef-0xef1)
sfr (key=RPINR12 addr=0xef2 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - T1G' width='1 1 1 5')
sfr (key=RPINR13 addr=0xef3 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - T3G' width='1 1 1 5')
UnusedRegs (0xef4-0xef5)
sfr (key=RPINR16 addr=0xef6 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - RX2DT2' width='1 1 1 5')
sfr (key=RPINR17 addr=0xef7 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - CK2' width='1 1 1 5')
UnusedRegs (0xef8-0xefa)
sfr (key=RPINR21 addr=0xefb size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - SDI2' width='1 1 1 5')
sfr (key=RPINR22 addr=0xefc size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - SCK2' width='1 1 1 5')
sfr (key=RPINR23 addr=0xefd size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - SS2' width='1 1 1 5')
sfr (key=RPINR24 addr=0xefe size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - FLT0' width='1 1 1 5')
sfr (key=PPSCON addr=0xeff size=1 access='u u u u u u u rw')
    reset (por='-------0' mclr='-------0')
    bit (names='- - - - - - - IOLOCK' width='1 1 1 1 1 1 1 1')
UnusedRegs (0xf00-0xf25)
UnusedRegs (0xf26-0xf3b)
sfr (key=PADCFG1 addr=0xf3c size=1 access='u u u u u rw rw rw')
    reset (por='-----000' mclr='-----000')
    bit (names='- - - - - RTSECSEL1 RTSECSEL0 PMPTTL' width='1 1 1 1 1 1 1 1')
sfr (key=REFOCON addr=0xf3d size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-00xxxx' mclr='0-00uuuu')
    bit (names='ROON - ROSSLP ROSEL RODIV' width='1 1 1 1 4')
sfr (key=RTCCAL addr=0xf3e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CAL' width='8')
sfr (key=RTCCFG addr=0xf3f size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-000000' mclr='0-000000')
    bit (names='RTCEN - RTCWREN RTCSYNC HALFSEC RTCOE RTCPTR1 RTCPTR0' width='1 1 1 1 1 1 1 1')
sfr (key=ODCON3 addr=0xf40 size=1 access='u u u u u u rw rw')
    reset (por='------00' mclr='------00')
    bit (names='- - - - - - SPI2OD SPI1OD' width='1 1 1 1 1 1 1 1')
sfr (key=ODCON2 addr=0xf41 size=1 access='u u u u u u rw rw')
    reset (por='------00' mclr='------00')
    bit (names='- - - - - - U2OD U1OD' width='1 1 1 1 1 1 1 1')
sfr (key=ODCON1 addr=0xf42 size=1 access='u u u u u u rw rw')
    reset (por='------00' mclr='------00')
    bit (names='- - - - - - ECCP2OD ECCP1OD' width='1 1 1 1 1 1 1 1')
UnusedRegs (0xf43-0xf47)
sfr (key=ANCON0 addr=0xf48 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCFG4 PCFG3 PCFG2 PCFG1 PCFG0' width='1 1 1 1 1 1 1 1')
sfr (key=ANCON1 addr=0xf49 size=1 access='rw rw u rw rw rw rw rw')
    reset (por='00-00000' mclr='00-00000')
    bit (names='VBGEN VBG2EN - PCFG12 PCFG11 PCFG10 PCFG9 PCFG8' width='1 1 1 1 1 1 1 1')
sfr (key=DSWAKEL addr=0xf4a size=1 access='rw u rw rw rw rw u rw')
    reset (por='0-0000-0' mclr='0-0000-0')
    bit (names='DSFLT - DSULP DSWDT DSRTC DSMCLR - DSPOR' width='1 1 1 1 1 1 1 1')
sfr (key=DSWAKEH addr=0xf4b size=1 access='u u u u u u u rw')
    reset (por='-------0' mclr='-------0')
    bit (names='- - - - - - - DSINT0' width='1 1 1 1 1 1 1 1')
sfr (key=DSCONL addr=0xf4c size=1 access='u u u u u rw rw rw')
    reset (por='-----000' mclr='-----000')
    bit (names='- - - - - ULPWDIS DSBOR RELEASE' width='1 1 1 1 1 1 1 1')
sfr (key=DSCONH addr=0xf4d size=1 access='rw u u u u rw rw rw')
    reset (por='0----000' mclr='0----000')
    bit (names='DSEN - - - - Reserved DSULPEN RTCWDIS' width='1 1 1 1 1 1 1 1')
sfr (key=DSGPR0 addr=0xf4e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='DSGPR0' width='8')
sfr (key=DSGPR1 addr=0xf4f size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='DSGPR1' width='8')
UnusedRegs (0xf50-0xf51)
sfr (key=TCLKCON addr=0xf52 size=1 access='u u u rw u u rw rw')
    reset (por='---0--00' mclr='---0--00')
    bit (names='- - - T1RUN - - T3CCP2 T3CCP1' width='1 1 1 1 1 1 1 1')
UnusedRegs (0xf53-0xf53)
UnusedRegs (0xf54-0xf5f)
UnusedRegs (0xf60-0xf65)
sfr (key=DMABCH addr=0xf66 size=1 access='u u u u u u u u')
    reset (por='------xx' mclr='------xx')
    bit (names='- - - - - - DMACNTHB' width='1 1 1 1 1 1 2')
sfr (key=DMABCL addr=0xf67 size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='DMACNTLB' width='8')
sfr (key=RXADDRH addr=0xf68 size=1 access='u u u u u u u u')
    reset (por='----xxxx' mclr='----xxxx')
    bit (names='- - - - DMARCPTRHB' width='1 1 1 1 4')
sfr (key=RXADDRL addr=0xf69 size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='DMARCVPTRLB' width='8')
sfr (key=TXADDRH addr=0xf6a size=1 access='u u u u u u u u')
    reset (por='----xxxx' mclr='----xxxx')
    bit (names='- - - - DMATXPTRHB' width='1 1 1 1 4')
sfr (key=TXADDRL addr=0xf6b size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='DMATXPTRLB' width='8')
UnusedRegs (0xf6c-0xf6f)
sfr (key=CMSTAT addr=0xf70 size=1 access='u u u u u u r r')
    reset (por='------11' mclr='------11')
    bit (names='- - - - - - COUT2 COUT1' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=SSP2CON2 addr=0xf71 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSP2CON1 addr=0xf72 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WCOL SSPOV SSPEN CKP SSPM' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSP2STAT addr=0xf73 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SMP CKE D/nA P S R/nW UA BF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=SSP2ADD addr=0xf74 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSPADD' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSP2BUF addr=0xf75 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='SSPBUF' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=T4CON addr=0xf76 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- T4OUTPS TMR4ON T4CKPS' width='1 4 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=PR4 addr=0xf77 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PR4' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR4 addr=0xf78 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR4' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=T3CON addr=0xf79 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='TMR3CS T3CKPS - T3SYNC RD16 TMR3ON' width='2 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR3 addr=0xf7a size=2 flags=j)
    bit (names='TMR3' width='16')
sfr (key=TMR3L addr=0xf7a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR3L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR3H addr=0xf7b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR3H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=BAUDCON2 addr=0xf7c size=1 access='rc r rw rw rw u rw rw')
    reset (por='01000-00' mclr='01000-00')
    bit (names='ABDOVF RCIDL RXDTP TXCKP BRG16 - WUE ABDEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=SPBRGH2 addr=0xf7d size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRGH2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=BAUDCON1 addr=0xf7e size=1 access='rc r rw rw rw u rw rw')
    reset (por='01-00-00' mclr='01-00-00')
    bit (names='ABDOVF RCIDL RXDTP TXCKP BRG16 - WUE ABDEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=SPBRGH1 addr=0xf7f size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRGH1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PORTA addr=0xf80 size=1 access='rw rw rw u rw rw u u')
    reset (por='xxxxxx--' mclr='uuuuuu--')
    bit (names='RA7 RA6 RA5 - RA3 RA2 RA1 RA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTB addr=0xf81 size=1 access='rw rw u u u u u rw')
    reset (por='xx-----x' mclr='uu-----u')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTC addr=0xf82 size=1 access='u u rw rw rw rw u rw')
    reset (por='--xxxx-x' mclr='--uuuu-u')
    bit (names='RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RC' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
UnusedRegs (0xf83-0xf84)
sfr (key=HLVDCON addr=0xf85 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='VDIRMAG BGVST IRVST HLVDEN HLVDL' width='1 1 1 1 4')
sfr (key=DMACON2 addr=0xf86 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='DLYCYC INTLVL' width='4 4')
UnusedRegs (0xf87-0xf87)
sfr (key=DMACON1 addr=0xf88 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSCON1 SSCON0 TXINC RXINC DUPLEX1 DUPLEX0 DLYINTEN DMAEN' width='1 1 1 1 1 1 1 1')
sfr (key=LATA addr=0xf89 size=1 access='rw rw rw u rw rw rw rw')
    reset (por='xxx-xxxx' mclr='uuu-uuuu')
    bit (names='LATA7 LATA6 LATA5 - LATA3 LATA2 LATA1 LATA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATB addr=0xf8a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATB' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATC addr=0xf8b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATC7 LATC6 LATC5 LATC4 LATC3 LATC2 LATC1 LATC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATC' width='8')
    stimulus (scl=rwb regfiles=w)
UnusedRegs (0xf8c-0xf8d)
sfr (key=ALRMVALL addr=0xf8e size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='ALRMVALL' width='8')
sfr (key=ALRMVALH addr=0xf8f size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='ALRMVALH' width='8')
sfr (key=ALRMRPT addr=0xf90 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ARPT' width='8')
sfr (key=ALRMCFG addr=0xf91 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ALRMEN CHIME AMASK ALRMPTR' width='1 1 4 2')
sfr (key=TRISA addr=0xf92 size=1 access='rw rw rw u rw rw rw rw')
    reset (por='111-1111' mclr='111-1111')
    bit (names='TRISA7 TRISA6 TRISA5 - TRISA3 TRISA2 TRISA1 TRISA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISB addr=0xf93 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISB' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISC addr=0xf94 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='1111x111' mclr='1111u111')
    bit (names='TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISC' width='8')
    stimulus (scl=rwb regfiles=w)
UnusedRegs (0xf95-0xf96)
sfr (key=T3GCON addr=0xf97 size=1 access='u u u u rw u u u')
    reset (por='0000xx00' mclr='0000ux00')
    bit (names='TMR3GE T3GPOL T3GTM T3GSPM T3GGO_T3DONE T3GVAL T3GSS1 T3GSS0' width='1 1 1 1 1 1 1 1')
sfr (key=RTCVALL addr=0xf98 size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='RTCVALL' width='8')
sfr (key=RTCVALH addr=0xf99 size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='RTCVALH' width='8')
sfr (key=T1GCON addr=0xf9a size=1 access='u u u u rw u u u')
    reset (por='0000x00x' mclr='0000u00x')
    bit (names='TMR1GE T1GPOL T1GTM T1GSPM T1GGO_T1DONE T1GVAL T1GSS1 T1GSS0' width='1 1 1 1 1 1 1 1')
sfr (key=OSCTUNE addr=0xf9b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='INTSRC PLLEN TUN' width='1 1 6')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=RCSTA2 addr=0xf9c size=1 access='rw rw rw rw rw r r r')
    reset (por='0000000x' mclr='0000000x')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=PIE1 addr=0xf9d size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- ADIE RC1IE TX1IE SSP1IE CCP1IE TMR2IE TMR1IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR1 addr=0xf9e size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- ADIF RC1IF TX1IF SSP1IF CCP1IF TMR2IF TMR1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=IPR1 addr=0xf9f size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-1111111' mclr='-1111111')
    bit (names='- ADIP RC1IP TX1IP SSP1IP CCP1IP TMR2IP TMR1IP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIE2 addr=0xfa0 size=1 access='rw rw rw u rw rw rw rw')
    reset (por='000-x000' mclr='000-u000')
    bit (names='OSCFIE CM2IE CM1IE - BCL1IE LVDIE TMR3IE CCP2IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR2 addr=0xfa1 size=1 access='rw rw rw u rw rw rw rw')
    reset (por='000-x000' mclr='000-u000')
    bit (names='OSCFIF CM2IF CM1IF - BCL1IF LVDIF TMR3IF CCP2IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=IPR2 addr=0xfa2 size=1 access='rw rw rw u rw rw rw rw')
    reset (por='111-x111' mclr='111-u111')
    bit (names='OSCFIP CM2IP CM1IP - BCL1IP LVDIP TMR3IP CCP2IP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIE3 addr=0xfa3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSP2IE BCL2IE RC2IE TX2IE TMR4IE CTMUIE TMR3GIE RTCCIE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR3 addr=0xfa4 size=1 access='rw rw r rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSP2IF BCL2IF RC2IF TX2IF TMR4IF CTMUIF TMR3GIF RTCCIF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=IPR3 addr=0xfa5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='SSP2IP BCL2IP RC2IP TX2IP TMR4IP CTMUIP TMR3GIP RTCCIP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON1 addr=0xfa6 size=1 access='u u u rw rw rw rs u')
    reset (por='0000x000' mclr='0000x000')
    bit (names='- - WPROG FREE WRERR WREN WR -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON2 addr=0xfa7 size=1 access='w w w w w w w w')
    reset (por='--------' mclr='--------')
    bit (names='EECON2' width='8')
sfr (key=TXSTA2 addr=0xfa8 size=1 access='rw rw rw rw rw rw r rw')
    reset (por='00000010' mclr='00000010')
    bit (names='CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXREG2 addr=0xfa9 size=1 access='w w w w w w w w')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG2 addr=0xfaa size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG2' width='8')
    stimulus (scl=rwb regfiles=rp)
sfr (key=SPBRG2 addr=0xfab size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRG2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCSTA1 addr=0xfac size=1 access='rw rw rw rw rw r r rw')
    reset (por='0x00x00x' mclr='0u00u00u')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXSTA1 addr=0xfad size=1 access='rw rw rw rw rw rw r rw')
    reset (por='0x00001x' mclr='0u00001u')
    bit (names='CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXREG1 addr=0xfae size=1 access='w w w w w w w w')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG1 addr=0xfaf size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG1' width='8')
    stimulus (scl=rwb regfiles=rp)
sfr (key=SPBRG1 addr=0xfb0 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRG1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=CTMUICON addr=0xfb1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ITRIM IRNG' width='6 2')
sfr (key=CTMUCONL addr=0xfb2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='EDG2POL EDG2SEL1 EDG2SEL0 EDG1POL EDG1SEL1 EDG1SEL0 EDG2STAT EDG1STAT' width='1 1 1 1 1 1 1 1')
sfr (key=CTMUCONH addr=0xfb3 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-000000' mclr='0-000000')
    bit (names='CTMUEN - CTMUSIDL TGEN EDGEN EDGSEQEN IDISSEN CTTRIG' width='1 1 1 1 1 1 1 1')
sfr (key=CCP2CON addr=0xfb4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00xx0000' mclr='00uu0000')
    bit (names='P2M DC2B CCP2M' width='2 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=CCPR2 addr=0xfb5 size=2 flags=j)
    bit (names='CCPR2' width='16')
sfr (key=CCPR2L addr=0xfb5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR2L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR2H addr=0xfb6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR2H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=ECCP2DEL addr=0xfb7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='P2RSEN P2DC' width='1 7')
    stimulus (scl=rwb regfiles=w)
sfr (key=ECCP2AS addr=0xfb8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ECCP2ASE ECCP2AS PSS2AC PSS2BD' width='1 3 2 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=PSTR2CON addr=0xfb9 size=1 access='rw rw u rw rw rw rw rw')
    reset (por='00-00001' mclr='00-00001')
    bit (names='CMPL1 CMPL0 - STRSYNC STRD STRC STRB STRA' width='1 1 1 1 1 1 1 1')
sfr (key=CCP1CON addr=0xfba size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00xx0000' mclr='00uu0000')
    bit (names='P1M DC1B CCP1M' width='2 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=CCPR1 addr=0xfbb size=2 flags=j)
    bit (names='CCPR1' width='16')
sfr (key=CCPR1L addr=0xfbb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR1H addr=0xfbc size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=ECCP1DEL addr=0xfbd size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='P1RSEN P1DC' width='1 7')
    stimulus (scl=rwb regfiles=w)
sfr (key=ECCP1AS addr=0xfbe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ECCP1ASE ECCP1AS PSS1AC PSS1BD' width='1 3 2 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=PSTR1CON addr=0xfbf size=1 access='rw rw u rw rw rw rw rw')
    reset (por='00-00001' mclr='00-00001')
    bit (names='CMPL1 CMPL0 - STRSYNC STRD STRC STRB STRA' width='1 1 1 1 1 1 1 1')
sfr (key=WDTCON addr=0xfc0 size=1 access='rw r r u rw rw rw rw')
    reset (por='1xx-0000' mclr='1xx-x000')
    bit (names='REGSLP LVDSTAT ULPLVL - DS ULPEN ULPSINK SWDTEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=ADCON1 addr=0xfc1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ADFM ADCAL ACQT ADCS' width='1 1 3 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADCON0 addr=0xfc2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='000000x0' mclr='000000u0')
    bit (names='VCFG CHS GO/nDONE ADON' width='2 4 1 1')
    bit (tag=scl names='VCFG1 VCFG0 CHS3 CHS2 CHS1 CHS0 GO_DONE -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADRES addr=0xfc3 size=2 flags=j)
    bit (names='ADRES' width='16')
sfr (key=ADRESL addr=0xfc3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESL' width='8')
    stimulus (scl=rwb regfiles=r)
sfr (key=ADRESH addr=0xfc4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESH' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=SSP1CON2 addr=0xfc5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSP1CON1 addr=0xfc6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WCOL SSPOV SSPEN CKP SSPM' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSP1STAT addr=0xfc7 size=1 access='u u rw rw rw rw u u')
    reset (por='--xxxx--' mclr='--uuuu--')
    bit (names='SMP CKE D/nA P S R/nW UA BF' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='- - D - - R - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=SSP1ADD addr=0xfc8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSPADD' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSP1BUF addr=0xfc9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='SSPBUF' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=T2CON addr=0xfca size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- T2OUTPS TMR2ON T2CKPS' width='1 4 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=PR2 addr=0xfcb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PR2' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR2 addr=0xfcc size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR2' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=T1CON addr=0xfcd size=1 access='rw r rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='TMR1CS T1CKPS T1OSCEN T1SYNC RD16 TMR1ON' width='2 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR1 addr=0xfce size=2 flags=j)
    bit (names='TMR1' width='16')
sfr (key=TMR1L addr=0xfce size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR1H addr=0xfcf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=RCON addr=0xfd0 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-xxxxxx' mclr='0-uuuuuu')
    bit (names='IPEN - nCM nRI nTO nPD nPOR nBOR' width='1 1 1 1 1 1 1 1')
    stimulus (scl=r pcfiles=rw regfiles=w)
sfr (key=CM2CON addr=0xfd1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00011111' mclr='00011111')
    bit (names='CON COE CPOL EVPOL CREF CCH' width='1 1 1 2 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=CM1CON addr=0xfd2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00011111' mclr='00011111')
    bit (names='CON COE CPOL EVPOL CREF CCH' width='1 1 1 2 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=OSCCON addr=0xfd3 size=1 access='rw rw rw rw r u rw rw')
    reset (por='0110q100' mclr='01000000')
    bit (names='IDLEN IRCF OSTS - SCS' width='1 3 1 1 2')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
UnusedRegs (0xfd4-0xfd4)
sfr (key=T0CON addr=0xfd5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TMR0ON T08BIT T0CS T0SE PSA T0PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR0 addr=0xfd6 size=2 flags=j)
    bit (names='TMR0' width='16')
sfr (key=TMR0L addr=0xfd6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR0H addr=0xfd7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR0H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=STATUS addr=0xfd8 size=1 access='u u u rw rw rw rw rw')
    reset (por='---xxxxx' mclr='---uuuuu')
    bit (names='- - - N OV Z DC C' width='1 1 1 1 1 1 1 1')
sfr (key=FSR2 addr=0xfd9 size=2 flags=j)
    bit (names='- - - - FSR2' width='1 1 1 1 12')
sfr (key=FSR2L addr=0xfd9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR2L' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR2H addr=0xfda size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----0000')
    bit (names='- - - - FSR2H' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PLUSW2 addr=0xfdb size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW2' width='8')
sfr (key=PREINC2 addr=0xfdc size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC2' width='8')
sfr (key=POSTDEC2 addr=0xfdd size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC2' width='8')
sfr (key=POSTINC2 addr=0xfde size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC2' width='8')
sfr (key=INDF2 addr=0xfdf size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF2' width='8')
sfr (key=BSR addr=0xfe0 size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----0000')
    bit (names='- - - - BSR' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR1 addr=0xfe1 size=2 flags=j)
    bit (names='- - - - FSR1' width='1 1 1 1 12')
sfr (key=FSR1L addr=0xfe1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR1L' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR1H addr=0xfe2 size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----uuuu')
    bit (names='- - - - FSR1H' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PLUSW1 addr=0xfe3 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW1' width='8')
sfr (key=PREINC1 addr=0xfe4 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC1' width='8')
sfr (key=POSTDEC1 addr=0xfe5 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC1' width='8')
sfr (key=POSTINC1 addr=0xfe6 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC1' width='8')
sfr (key=INDF1 addr=0xfe7 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF1' width='8')
sfr (key=WREG addr=0xfe8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='WREG' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=FSR0 addr=0xfe9 size=2 flags=j)
    bit (names='- - - - FSR0' width='1 1 1 1 12')
sfr (key=FSR0L addr=0xfe9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR0L' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR0H addr=0xfea size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----uuuu')
    bit (names='- - - - FSR0H' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PLUSW0 addr=0xfeb size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW0' width='8')
sfr (key=PREINC0 addr=0xfec size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC0' width='8')
sfr (key=POSTDEC0 addr=0xfed size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC0' width='8')
sfr (key=POSTINC0 addr=0xfee size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC0' width='8')
sfr (key=INDF0 addr=0xfef size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF0' width='8')
sfr (key=INTCON3 addr=0xff0 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='INT2IP INT1IP INT3IE INT2IE INT1IE INT3IF INT2IF INT1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=INTCON2 addr=0xff1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='x1111xx1' mclr='u1111uu1')
    bit (names='nRBPU INTEDG0 INTEDG1 INTEDG2 INTEDG3 TMR0IP INT3IP RBIP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=INTCON addr=0xff2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00xx0xxx' mclr='00uu0uuu')
    bit (names='GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF' width='1 1 1 1 1 1 1 1')
    # NOTE: When IPEN (bit 7) in the RCON register is 0 use the following bit names
    qbit (names='GIE PEIE T0IE INT0E - T0IF INT0F -' width='1 1 1 1 1 1 1 1')
    # NOTE: When IPEN (bit 7) in the RCON register is 1 use the following bit names
    qbit (names='GIEH GIEL - - - - - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PROD addr=0xff3 size=2 flags=j)
    bit (names='PROD' width='16')
sfr (key=PRODL addr=0xff3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='PRODL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PRODH addr=0xff4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='PRODH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TABLAT addr=0xff5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TABLAT' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TBLPTR addr=0xff6 size=3 flags=j)
    bit (names='- - ACSS TBLPTR' width='1 1 1 21')
sfr (key=TBLPTRL addr=0xff6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TBLPTRL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TBLPTRH addr=0xff7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TBLPTRH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TBLPTRU addr=0xff8 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - ACSS TBLPTRU' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCLAT addr=0xff9 size=3 flags=j)
    bit (names='- - - PCLAT' width='1 1 1 21')
sfr (key=PCL addr=0xff9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCLATH addr=0xffa size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCLATU addr=0xffb size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCU' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STKPTR addr=0xffc size=1 access='rc rc u rw rw rw rw rw')
    reset (por='00-00000' mclr='00-00000')
    bit (names='STKFUL STKUNF - STKPTR' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TOS addr=0xffd size=3 flags=j)
    bit (names='- - - TOS' width='1 1 1 21')
sfr (key=TOSL addr=0xffd size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TOSL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TOSH addr=0xffe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TOSH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TOSU addr=0xfff size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - TOSU' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)

######################################################################
#
# Non Memory-Mapped Registers
#
# (Conditionally visible SFRs appear as NMMRs in the "Special Function
# Registers" section.)
#
######################################################################

HasNMMR=1
nmmr (key=TMR0_Internal addr=0xa size=2 access='r r r r r r r r r r r r r r r r')
    reset (por='xxxxxxxxxxxxxxxx' mclr='uuuuuuuuuuuuuuuu')
    bit (names='InternalTMR' width='16')
nmmr (key=TMR0_Prescale addr=0x12 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='InternalPS' width='8')
nmmr (key=TMR1_Internal addr=0xc size=2 access='r r r r r r r r r r r r r r r r')
    reset (por='xxxxxxxxxxxxxxxx' mclr='uuuuuuuuuuuuuuuu')
    bit (names='InternalTMR' width='16')
nmmr (key=TMR1_Prescale addr=0x13 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='InternalPS' width='8')
nmmr (key=TMR2_Prescale addr=0x14 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='InternalPS' width='8')
nmmr (key=TMR3_Internal addr=0xe size=2 access='r r r r r r r r r r r r r r r r')
    reset (por='xxxxxxxxxxxxxxxx' mclr='uuuuuuuuuuuuuuuu')
    bit (names='InternalTMR' width='16')
nmmr (key=TMR3_Prescale addr=0x15 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='InternalPS' width='8')
nmmr (key=TMR4_Prescale addr=0x16 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='InternalPS' width='8')
NMMRObjSize=8

######################################################################
#
# Configuration Registers
#
######################################################################

cfgbits (key=CONFIG1L addr=0xfff8 unused=0x0)
    field (key=WDTEN mask=0x1 desc="Watchdog Timer" min=4)
        setting (req=0x1 value=0x1 desc="Enabled")
        setting (req=0x1 value=0x0 desc="Disabled")
    field (key=STVREN mask=0x20 desc="Stack Overflow/Underflow Reset ")
        setting (req=0x20 value=0x20 desc="Enabled")
        setting (req=0x20 value=0x0 desc="Disabled")
    field (key=XINST mask=0x40 desc="Extended Instruction Set")
        setting (req=0x40 value=0x40 desc="Enabled")
        setting (req=0x40 value=0x0 desc="Disabled")
    field (key=DEBUG mask=0x80 desc="Background Debug" flags=h)
        setting (req=0x80 value=0x80 desc="Disabled")
        setting (req=0x80 value=0x0 desc="Enabled")
cfgbits (key=CONFIG1H addr=0xfff9 unused=0x0)
    field (key=CP0 mask=0x4 desc="Code Protect")
        setting (req=0x4 value=0x4 desc="Disabled")
            checksum (type=0x0 protregion=0x0-0x0)
        setting (req=0x4 value=0x0 desc="Enabled")
            checksum (type=0x80 protregion=0x0-0xfff7)
    field (key=SIGN mask=0x8 desc="Config Word Signature Bit" init=0x0 flags=h)
        setting (req=0x8 value=0x8 desc="Bulk erase of memory not conducated")
        setting (req=0x8 value=0x0 desc="Bulk erase of memory area complete")
    field (key=RESERVED mask=0xf0 desc="RESERVED" flags=h)
        setting (req=0xf0 value=0xf0 desc="RESERVED")
cfgbits (key=CONFIG2L addr=0xfffa unused=0x0)
    field (key=OSC mask=0x7 desc="Oscillator")
        setting (req=0x7 value=0x7 desc="EC+PLL (CLKO-RA6)")
        setting (req=0x7 value=0x6 desc="EC (CLKO-RA6)")
        setting (req=0x7 value=0x5 desc="HS+PLL")
        setting (req=0x7 value=0x4 desc="HS")
        setting (req=0x7 value=0x3 desc="INTOSCPLLO (CLKO-RA6)")
        setting (req=0x7 value=0x2 desc="INTOSCPLL")
        setting (req=0x7 value=0x1 desc="INTOSCO (CLKO-RA6)")
        setting (req=0x7 value=0x0 desc="INTOSC")
    field (key=T1DIG mask=0x8 desc="T1OSCEN Enforcement")
        setting (req=0x8 value=0x8 desc="Enabled")
        setting (req=0x8 value=0x0 desc="Disabled")
    field (key=LPT1OSC mask=0x10 desc="Low-Power Timer1 Oscillator")
        setting (req=0x10 value=0x10 desc="Disabled")
        setting (req=0x10 value=0x0 desc="Enabled")
    field (key=FCMEN mask=0x40 desc="Fail-Safe Clock Monitor")
        setting (req=0x40 value=0x0 desc="Disabled")
        setting (req=0x40 value=0x40 desc="Enabled")
    field (key=IESO mask=0x80 desc="Internal External Oscillator Switch Over Mode")
        setting (req=0x80 value=0x0 desc="Disabled")
        setting (req=0x80 value=0x80 desc="Enabled")
cfgbits (key=CONFIG2H addr=0xfffb unused=0x0)
    field (key=WDTPS mask=0xf desc="Watchdog Postscaler")
        setting (req=0xf value=0xf desc="1:32768")
        setting (req=0xf value=0xe desc="1:16384")
        setting (req=0xf value=0xd desc="1:8192")
        setting (req=0xf value=0xc desc="1:4096")
        setting (req=0xf value=0xb desc="1:2048")
        setting (req=0xf value=0xa desc="1:1024")
        setting (req=0xf value=0x9 desc="1:512")
        setting (req=0xf value=0x8 desc="1:256")
        setting (req=0xf value=0x7 desc="1:128")
        setting (req=0xf value=0x6 desc="1:64")
        setting (req=0xf value=0x5 desc="1:32")
        setting (req=0xf value=0x4 desc="1:16")
        setting (req=0xf value=0x3 desc="1:8")
        setting (req=0xf value=0x2 desc="1:4")
        setting (req=0xf value=0x1 desc="1:2")
        setting (req=0xf value=0x0 desc="1:1")
    field (key=RESERVED mask=0xf0 desc="RESERVED" flags=h)
        setting (req=0xf0 value=0xf0 desc="RESERVED")
cfgbits (key=CONFIG3L addr=0xfffc unused=0x0)
    field (key=DSWDTOSC mask=0x1 desc="DSWDT Clock Select")
        setting (req=0x1 value=0x1 desc="DSWDT uses INTRC")
        setting (req=0x1 value=0x0 desc="DSWDT uses T1OSC/T1CKI")
    field (key=RTCOSC mask=0x2 desc="RTCC Clock Select ")
        setting (req=0x2 value=0x2 desc="RTCC uses T1OSC/T1CKI")
        setting (req=0x2 value=0x0 desc="RTCC uses INTRC")
    field (key=DSBOREN mask=0x4 desc="Deep Sleep BOR ")
        setting (req=0x4 value=0x4 desc="Enabled")
        setting (req=0x4 value=0x0 desc="Disabled")
    field (key=DSWDTEN mask=0x8 desc="Deep Sleep Watchdog Timer")
        setting (req=0x8 value=0x8 desc="Enabled")
        setting (req=0x8 value=0x0 desc="Disabled")
    field (key=DSWDTPS mask=0xf0 desc="Deep Sleep Watchdog Postscaler")
        setting (req=0xf0 value=0xf0 desc="1:2,147,483,648 (25.7 days)")
        setting (req=0xf0 value=0xe0 desc="1:536,870,912 (6.4 days)")
        setting (req=0xf0 value=0xd0 desc="1:134,217,728 (38.5 hours)")
        setting (req=0xf0 value=0xc0 desc="1:33,554,432 (9.6 hours)")
        setting (req=0xf0 value=0xb0 desc="1:8,388,608 (2.4 hours)")
        setting (req=0xf0 value=0xa0 desc="1:2,097,152 (36 minutes)")
        setting (req=0xf0 value=0x90 desc="1:524,288 (9 minutes)")
        setting (req=0xf0 value=0x80 desc="1:131,072 (135 seconds)")
        setting (req=0xf0 value=0x70 desc="1:32,768 (34 seconds)")
        setting (req=0xf0 value=0x60 desc="1:8,192 (8.5 seconds)")
        setting (req=0xf0 value=0x50 desc="1:2,048 (2.1 seconds)")
        setting (req=0xf0 value=0x40 desc="1:512 (528 ms)")
        setting (req=0xf0 value=0x30 desc="1:128 (132 ms)")
        setting (req=0xf0 value=0x20 desc="1:32 (33 ms)")
        setting (req=0xf0 value=0x10 desc="1:8 (8.3 ms)")
        setting (req=0xf0 value=0x0 desc="1:2 (2.1 ms)")
cfgbits (key=CONFIG3H addr=0xfffd unused=0x0)
    field (key=IOL1WAY mask=0x1 desc="IOLOCK One-Way Set Enable bit")
        setting (req=0x1 value=0x1 desc="Enabled")
        setting (req=0x1 value=0x0 desc="Disabled")
    field (key=MSSP7B_EN mask=0x8 desc="MSSP address masking")
        setting (req=0x8 value=0x8 desc="7 Bit address masking mode")
        setting (req=0x8 value=0x0 desc="5 Bit address masking mode")
    field (key=RESERVED mask=0xf0 desc="RESERVED" flags=h)
        setting (req=0xf0 value=0xf0 desc="RESERVED")
cfgbits (key=CONFIG4L addr=0xfffe unused=0x0)
    field (key=WPFP mask=0x3f desc="Write/Erase Protect Page Start/End Location")
        setting (req=0x3f value=0x0 desc="Write Protect Program Flash Page 0")
        setting (req=0x3f value=0x1 desc="Write Protect Program Flash Page 1")
        setting (req=0x3f value=0x2 desc="Write Protect Program Flash Page 2")
        setting (req=0x3f value=0x3 desc="Write Protect Program Flash Page 3")
        setting (req=0x3f value=0x4 desc="Write Protect Program Flash Page 4")
        setting (req=0x3f value=0x5 desc="Write Protect Program Flash Page 5")
        setting (req=0x3f value=0x6 desc="Write Protect Program Flash Page 6")
        setting (req=0x3f value=0x7 desc="Write Protect Program Flash Page 7")
        setting (req=0x3f value=0x8 desc="Write Protect Program Flash Page 8")
        setting (req=0x3f value=0x9 desc="Write Protect Program Flash Page 9")
        setting (req=0x3f value=0xa desc="Write Protect Program Flash Page 10")
        setting (req=0x3f value=0xb desc="Write Protect Program Flash Page 11")
        setting (req=0x3f value=0xc desc="Write Protect Program Flash Page 12")
        setting (req=0x3f value=0xd desc="Write Protect Program Flash Page 13")
        setting (req=0x3f value=0xe desc="Write Protect Program Flash Page 14")
        setting (req=0x3f value=0xf desc="Write Protect Program Flash Page 15")
        setting (req=0x3f value=0x10 desc="Write Protect Program Flash Page 16")
        setting (req=0x3f value=0x11 desc="Write Protect Program Flash Page 17")
        setting (req=0x3f value=0x12 desc="Write Protect Program Flash Page 18")
        setting (req=0x3f value=0x13 desc="Write Protect Program Flash Page 19")
        setting (req=0x3f value=0x14 desc="Write Protect Program Flash Page 20")
        setting (req=0x3f value=0x15 desc="Write Protect Program Flash Page 21")
        setting (req=0x3f value=0x16 desc="Write Protect Program Flash Page 22")
        setting (req=0x3f value=0x17 desc="Write Protect Program Flash Page 23")
        setting (req=0x3f value=0x18 desc="Write Protect Program Flash Page 24")
        setting (req=0x3f value=0x19 desc="Write Protect Program Flash Page 25")
        setting (req=0x3f value=0x1a desc="Write Protect Program Flash Page 26")
        setting (req=0x3f value=0x1b desc="Write Protect Program Flash Page 27")
        setting (req=0x3f value=0x1c desc="Write Protect Program Flash Page 28")
        setting (req=0x3f value=0x1d desc="Write Protect Program Flash Page 29")
        setting (req=0x3f value=0x1e desc="Write Protect Program Flash Page 30")
        setting (req=0x3f value=0x1f desc="Write Protect Program Flash Page 31")
        setting (req=0x3f value=0x20 desc="Write Protect Program Flash Page 32")
        setting (req=0x3f value=0x21 desc="Write Protect Program Flash Page 33")
        setting (req=0x3f value=0x22 desc="Write Protect Program Flash Page 34")
        setting (req=0x3f value=0x23 desc="Write Protect Program Flash Page 35")
        setting (req=0x3f value=0x24 desc="Write Protect Program Flash Page 36")
        setting (req=0x3f value=0x25 desc="Write Protect Program Flash Page 37")
        setting (req=0x3f value=0x26 desc="Write Protect Program Flash Page 38")
        setting (req=0x3f value=0x27 desc="Write Protect Program Flash Page 39")
        setting (req=0x3f value=0x28 desc="Write Protect Program Flash Page 40")
        setting (req=0x3f value=0x29 desc="Write Protect Program Flash Page 41")
        setting (req=0x3f value=0x2a desc="Write Protect Program Flash Page 42")
        setting (req=0x3f value=0x2b desc="Write Protect Program Flash Page 43")
        setting (req=0x3f value=0x2c desc="Write Protect Program Flash Page 44")
        setting (req=0x3f value=0x2d desc="Write Protect Program Flash Page 45")
        setting (req=0x3f value=0x2e desc="Write Protect Program Flash Page 46")
        setting (req=0x3f value=0x2f desc="Write Protect Program Flash Page 47")
        setting (req=0x3f value=0x30 desc="Write Protect Program Flash Page 48")
        setting (req=0x3f value=0x31 desc="Write Protect Program Flash Page 49")
        setting (req=0x3f value=0x32 desc="Write Protect Program Flash Page 50")
        setting (req=0x3f value=0x33 desc="Write Protect Program Flash Page 51")
        setting (req=0x3f value=0x34 desc="Write Protect Program Flash Page 52")
        setting (req=0x3f value=0x35 desc="Write Protect Program Flash Page 53")
        setting (req=0x3f value=0x36 desc="Write Protect Program Flash Page 54")
        setting (req=0x3f value=0x37 desc="Write Protect Program Flash Page 55")
        setting (req=0x3f value=0x38 desc="Write Protect Program Flash Page 56")
        setting (req=0x3f value=0x39 desc="Write Protect Program Flash Page 57")
        setting (req=0x3f value=0x3a desc="Write Protect Program Flash Page 58")
        setting (req=0x3f value=0x3b desc="Write Protect Program Flash Page 59")
        setting (req=0x3f value=0x3c desc="Write Protect Program Flash Page 60")
        setting (req=0x3f value=0x3d desc="Write Protect Program Flash Page 61")
        setting (req=0x3f value=0x3e desc="Write Protect Program Flash Page 62")
        setting (req=0x3f value=0x3f desc="Write Protect Program Flash Page 63")
    field (key=WPEND mask=0x40 desc="Write/Erase Protect Region Select bit (valid when WPDIS = 0)")
        setting (req=0x40 value=0x40 desc="Pages WPFP<5:0> to (Configuration Words page) write/erase protected")
        setting (req=0x40 value=0x0 desc="Page 0 to WPFP<5:0> erase/write-protected   ")
    field (key=WPCFG mask=0x80 desc="Write/Erase Protect Configuration Region ")
        setting (req=0x80 value=0x80 desc="Disabled")
        setting (req=0x80 value=0x0 desc="Enabled")
cfgbits (key=CONFIG4H addr=0xffff unused=0x0)
    field (key=WPDIS mask=0x1 desc="Write Protect Disable bit")
        setting (req=0x1 value=0x1 desc="Disabled")
        setting (req=0x1 value=0x0 desc="Enabled")
    field (key=RESERVED mask=0xf0 desc="..." flags=h)
        setting (req=0xf0 value=0xf0 desc="RESERVED")
