{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701310891564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701310891565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 23:21:31 2023 " "Processing started: Wed Nov 29 23:21:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701310891565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310891565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310891565 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1701310891601 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1701310891601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701310891670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701310891670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stack.v 1 1 " "Found 1 design units, including 1 entities, in source file Stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.v 1 1 " "Found 1 design units, including 1 entities, in source file Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file Definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionsROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionsROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionsrom-SYN " "Found design unit 1: instructionsrom-SYN" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895878 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionsROM " "Found entity 1: InstructionsROM" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ValuesROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ValuesROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valuesrom-SYN " "Found design unit 1: valuesrom-SYN" {  } { { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895878 ""} { "Info" "ISGN_ENTITY_NAME" "1 ValuesROM " "Found entity 1: ValuesROM" {  } { { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPURegisters.v 1 1 " "Found 1 design units, including 1 entities, in source file CPURegisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPURegisters " "Found entity 1: CPURegisters" {  } { { "CPURegisters.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPURegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(109) " "Verilog HDL Expression warning at CPUControl.v(109): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(111) " "Verilog HDL Expression warning at CPUControl.v(111): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(113) " "Verilog HDL Expression warning at CPUControl.v(113): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(115) " "Verilog HDL Expression warning at CPUControl.v(115): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(117) " "Verilog HDL Expression warning at CPUControl.v(117): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(119) " "Verilog HDL Expression warning at CPUControl.v(119): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(121) " "Verilog HDL Expression warning at CPUControl.v(121): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(140) " "Verilog HDL Expression warning at CPUControl.v(140): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(192) " "Verilog HDL Expression warning at CPUControl.v(192): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 192 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895880 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(200) " "Verilog HDL Expression warning at CPUControl.v(200): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 200 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895880 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(206) " "Verilog HDL Expression warning at CPUControl.v(206): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895880 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(208) " "Verilog HDL Expression warning at CPUControl.v(208): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310895880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file CPUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUControl " "Found entity 1: CPUControl" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701310895914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "Processador.bdf" "inst2" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 328 224 416 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310895917 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carryOut ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"carryOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310895918 "|Processador|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryOut ALU.v(13) " "Inferred latch for \"carryOut\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895919 "|Processador|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPURegisters CPURegisters:inst15 " "Elaborating entity \"CPURegisters\" for hierarchy \"CPURegisters:inst15\"" {  } { { "Processador.bdf" "inst15" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 512 232 424 624 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310895922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUControl CPUControl:inst14 " "Elaborating entity \"CPUControl\" for hierarchy \"CPUControl:inst14\"" {  } { { "Processador.bdf" "inst14" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 8 608 872 280 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310895923 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(56) " "Verilog HDL Always Construct warning at CPUControl.v(56): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895924 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(129) " "Verilog HDL Always Construct warning at CPUControl.v(129): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895924 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(135) " "Verilog HDL Always Construct warning at CPUControl.v(135): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895924 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "two_register_instruction CPUControl.v(138) " "Verilog HDL Always Construct warning at CPUControl.v(138): variable \"two_register_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895924 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(150) " "Verilog HDL Always Construct warning at CPUControl.v(150): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895924 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(157) " "Verilog HDL Always Construct warning at CPUControl.v(157): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895924 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(177) " "Verilog HDL Always Construct warning at CPUControl.v(177): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 CPUControl.v(185) " "Verilog HDL Always Construct warning at CPUControl.v(185): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(195) " "Verilog HDL Always Construct warning at CPUControl.v(195): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip CPUControl.v(214) " "Verilog HDL Always Construct warning at CPUControl.v(214): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "CPUControl.v(208) " "Verilog HDL Case Statement warning at CPUControl.v(208): case item expression covers a value already covered by a previous case item" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 208 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ip CPUControl.v(43) " "Verilog HDL Always Construct warning at CPUControl.v(43): inferring latch(es) for variable \"ip\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_selector CPUControl.v(43) " "Verilog HDL Always Construct warning at CPUControl.v(43): inferring latch(es) for variable \"reg_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ew_reg CPUControl.v(43) " "Verilog HDL Always Construct warning at CPUControl.v(43): inferring latch(es) for variable \"ew_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_data CPUControl.v(43) " "Verilog HDL Always Construct warning at CPUControl.v(43): inferring latch(es) for variable \"values_data\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pop CPUControl.v(43) " "Verilog HDL Always Construct warning at CPUControl.v(43): inferring latch(es) for variable \"pop\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_selector CPUControl.v(43) " "Verilog HDL Always Construct warning at CPUControl.v(43): inferring latch(es) for variable \"alu_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "push CPUControl.v(43) " "Verilog HDL Always Construct warning at CPUControl.v(43): inferring latch(es) for variable \"push\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_addr CPUControl.v(43) " "Verilog HDL Always Construct warning at CPUControl.v(43): inferring latch(es) for variable \"values_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310895925 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[0\] CPUControl.v(43) " "Inferred latch for \"values_addr\[0\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[1\] CPUControl.v(43) " "Inferred latch for \"values_addr\[1\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[2\] CPUControl.v(43) " "Inferred latch for \"values_addr\[2\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[3\] CPUControl.v(43) " "Inferred latch for \"values_addr\[3\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[4\] CPUControl.v(43) " "Inferred latch for \"values_addr\[4\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[5\] CPUControl.v(43) " "Inferred latch for \"values_addr\[5\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[6\] CPUControl.v(43) " "Inferred latch for \"values_addr\[6\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[7\] CPUControl.v(43) " "Inferred latch for \"values_addr\[7\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "push CPUControl.v(43) " "Inferred latch for \"push\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[0\] CPUControl.v(43) " "Inferred latch for \"alu_selector\[0\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[1\] CPUControl.v(43) " "Inferred latch for \"alu_selector\[1\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[2\] CPUControl.v(43) " "Inferred latch for \"alu_selector\[2\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[3\] CPUControl.v(43) " "Inferred latch for \"alu_selector\[3\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[4\] CPUControl.v(43) " "Inferred latch for \"alu_selector\[4\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pop CPUControl.v(43) " "Inferred latch for \"pop\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[0\] CPUControl.v(43) " "Inferred latch for \"values_data\[0\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[1\] CPUControl.v(43) " "Inferred latch for \"values_data\[1\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[2\] CPUControl.v(43) " "Inferred latch for \"values_data\[2\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[3\] CPUControl.v(43) " "Inferred latch for \"values_data\[3\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[4\] CPUControl.v(43) " "Inferred latch for \"values_data\[4\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[5\] CPUControl.v(43) " "Inferred latch for \"values_data\[5\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895926 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[6\] CPUControl.v(43) " "Inferred latch for \"values_data\[6\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[7\] CPUControl.v(43) " "Inferred latch for \"values_data\[7\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ew_reg CPUControl.v(43) " "Inferred latch for \"ew_reg\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_selector CPUControl.v(43) " "Inferred latch for \"reg_selector\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[0\] CPUControl.v(43) " "Inferred latch for \"ip\[0\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[1\] CPUControl.v(43) " "Inferred latch for \"ip\[1\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[2\] CPUControl.v(43) " "Inferred latch for \"ip\[2\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[3\] CPUControl.v(43) " "Inferred latch for \"ip\[3\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[4\] CPUControl.v(43) " "Inferred latch for \"ip\[4\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[5\] CPUControl.v(43) " "Inferred latch for \"ip\[5\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[6\] CPUControl.v(43) " "Inferred latch for \"ip\[6\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[7\] CPUControl.v(43) " "Inferred latch for \"ip\[7\]\" at CPUControl.v(43)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895927 "|Processador|CPUControl:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsROM InstructionsROM:inst13 " "Elaborating entity \"InstructionsROM\" for hierarchy \"InstructionsROM:inst13\"" {  } { { "Processador.bdf" "inst13" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310895934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionsROM:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionsROM:inst13\|altsyncram:altsyncram_component\"" {  } { { "InstructionsROM.vhd" "altsyncram_component" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310895964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionsROM:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionsROM:inst13\|altsyncram:altsyncram_component\"" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310895970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionsROM:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionsROM:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310895970 ""}  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701310895970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2lr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2lr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2lr3 " "Found entity 1: altsyncram_2lr3" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310895992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310895992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2lr3 InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated " "Elaborating entity \"altsyncram_2lr3\" for hierarchy \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310895992 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "ROM.mif 0 " "Width of data items in \"ROM.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "/home/david/Documents/ufba/ENGG56/Quartus/ROM.mif" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ROM.mif" 24 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1701310895996 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 32 /home/david/Documents/ufba/ENGG56/Quartus/ROM.mif " "Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File \"/home/david/Documents/ufba/ENGG56/Quartus/ROM.mif\" -- setting initial value for remaining addresses to 0" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701310895996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValuesROM ValuesROM:inst " "Elaborating entity \"ValuesROM\" for hierarchy \"ValuesROM:inst\"" {  } { { "Processador.bdf" "inst" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310896003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ValuesROM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ValuesROM:inst\|altsyncram:altsyncram_component\"" {  } { { "ValuesROM.vhd" "altsyncram_component" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310896010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ValuesROM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ValuesROM:inst\|altsyncram:altsyncram_component\"" {  } { { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310896015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ValuesROM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ValuesROM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701310896015 ""}  } { { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701310896015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mjr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mjr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mjr3 " "Found entity 1: altsyncram_mjr3" {  } { { "db/altsyncram_mjr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_mjr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310896036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mjr3 ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated " "Elaborating entity \"altsyncram_mjr3\" for hierarchy \"ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310896036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:inst3 " "Elaborating entity \"Stack\" for hierarchy \"Stack:inst3\"" {  } { { "Processador.bdf" "inst3" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 472 1008 1248 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310896040 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_dout Stack.v(50) " "Verilog HDL Always Construct warning at Stack.v(50): inferring latch(es) for variable \"next_dout\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701310896040 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[0\] Stack.v(55) " "Inferred latch for \"next_dout\[0\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896041 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[1\] Stack.v(55) " "Inferred latch for \"next_dout\[1\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896041 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[2\] Stack.v(55) " "Inferred latch for \"next_dout\[2\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896041 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[3\] Stack.v(55) " "Inferred latch for \"next_dout\[3\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896041 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[4\] Stack.v(55) " "Inferred latch for \"next_dout\[4\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896041 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[5\] Stack.v(55) " "Inferred latch for \"next_dout\[5\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896041 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[6\] Stack.v(55) " "Inferred latch for \"next_dout\[6\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896041 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[7\] Stack.v(55) " "Inferred latch for \"next_dout\[7\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896041 "|Processador|Stack:inst3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst2\|carryOut " "LATCH primitive \"ALU:inst2\|carryOut\" is permanently enabled" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701310896082 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[0\] " "Synthesized away node \"ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mjr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_mjr3.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|ValuesROM:inst|altsyncram:altsyncram_component|altsyncram_mjr3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[1\] " "Synthesized away node \"ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mjr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_mjr3.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|ValuesROM:inst|altsyncram:altsyncram_component|altsyncram_mjr3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[2\] " "Synthesized away node \"ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mjr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_mjr3.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|ValuesROM:inst|altsyncram:altsyncram_component|altsyncram_mjr3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[3\] " "Synthesized away node \"ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mjr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_mjr3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|ValuesROM:inst|altsyncram:altsyncram_component|altsyncram_mjr3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[4\] " "Synthesized away node \"ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mjr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_mjr3.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|ValuesROM:inst|altsyncram:altsyncram_component|altsyncram_mjr3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[5\] " "Synthesized away node \"ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mjr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_mjr3.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|ValuesROM:inst|altsyncram:altsyncram_component|altsyncram_mjr3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[6\] " "Synthesized away node \"ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mjr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_mjr3.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|ValuesROM:inst|altsyncram:altsyncram_component|altsyncram_mjr3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[7\] " "Synthesized away node \"ValuesROM:inst\|altsyncram:altsyncram_component\|altsyncram_mjr3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mjr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_mjr3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|ValuesROM:inst|altsyncram:altsyncram_component|altsyncram_mjr3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[0\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[1\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[2\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[3\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[4\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[5\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[6\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[7\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[8\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[9\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[10\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[11\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[12\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896083 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701310896083 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701310896083 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut GND " "Pin \"carryOut\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 368 520 696 384 "carryOut" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701310896493 "|Processador|carryOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "empty VCC " "Pin \"empty\" is stuck at VCC" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 496 1472 1648 512 "empty" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701310896493 "|Processador|empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "full GND " "Pin \"full\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 512 1472 1648 528 "full" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701310896493 "|Processador|full"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701310896493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701310896495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701310896562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310896562 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 48 392 560 64 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896576 "|Processador|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 536 -368 -200 552 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701310896576 "|Processador|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701310896576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701310896576 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701310896576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701310896576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701310896582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 23:21:36 2023 " "Processing ended: Wed Nov 29 23:21:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701310896582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701310896582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701310896582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310896582 ""}
