<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="em.avnet.com" name="ultrazed_eg_som" display_name="Avnet UltraZed-3EG SOM (ES1 Silicon)" url="http://www.ultrazed.org" preset_file="preset.xml">
<images>
    <image name="ultrazed_eg_som.jpg" display_name="UltraZed-3EG SOM" sub_type="board">
      <description>UltraZed-3EG SOM File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>Avnet UltraZed-3EG SOM (ES1 Silicon)</description>

  <components>
    <component name="part0" display_name="Zynq chip on board" type="fpga" part_name="xczu3eg-sfva625-1-i-es1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.ultrazed.org">
      <description>FPGA part on the board</description>
      <interfaces>

        <interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
          </preferred_ips>
        </interface>
    </interfaces>





    </component>
    <component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
    </components>


  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>



  <connections>
  </connections>

</board>

