================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version: 2013.4
  Build date: Mon Dec 09 17:07:59 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2013.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'bliang' on host 'ceca7.site' (Linux_x86_64 version 3.7.10-1.40-default) on Thu Jan 08 19:38:45 CST 2015
            in directory '/home/bliang/vivado/HLSWiBench/Scrambling'
@I [HLS-10] Opening and resetting project '/home/bliang/vivado/HLSWiBench/Scrambling/scrb_prj'.
@I [HLS-10] Adding design file 'Scrambler.cpp' to the project.
@I [HLS-10] Adding test bench file 'ScrambMain.cpp' to the project.
@I [HLS-10] Adding test bench file 'ScrambleInput' to the project.
@I [HLS-10] Adding test bench file '../GeneralFunc.cpp' to the project.
@I [HLS-10] Adding test bench file '../gauss.cpp' to the project.
@I [HLS-10] Adding test bench file '../lte_phy.cpp' to the project.
@I [HLS-10] Opening and resetting solution '/home/bliang/vivado/HLSWiBench/Scrambling/scrb_prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Importing test bench file '../lte_phy.cpp' ... 
@I [HLS-10] Importing test bench file '../gauss.cpp' ... 
@I [HLS-10] Importing test bench file '../GeneralFunc.cpp' ... 
@I [HLS-10] Importing test bench file 'ScrambleInput' ... 
@I [HLS-10] Importing test bench file 'ScrambMain.cpp' ... 
@I [HLS-10] Analyzing design file 'Scrambler.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-11] Balancing expressions in function 'GenScrambInt' (Scrambler.cpp:98)...3 expression(s) balanced.
@I [HLS-111] Elapsed time: 3.65 seconds; current memory usage: 59.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'Scrambling' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'GenScrambInt' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'GenScrambInt_label2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'GenScrambInt_label3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 59.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'GenScrambInt' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 60.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Scrambling' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Scrambling_label1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 60.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Scrambling' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 60.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'GenScrambInt' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'GenScrambInt'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 61.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Scrambling' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'Scrambling/pInpSeq' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'Scrambling/pOutSeq' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'Scrambling/n' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'Scrambling' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'Scrambling'.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 63.2 MB.
@I [RTMG-279] Implementing memory 'GenScrambInt_n_init_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'GenScrambInt_px1_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'GenScrambInt_px2_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'Scrambling_scramb_seq_int_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'Scrambling'.
@I [WVHDL-304] Generating RTL VHDL for 'Scrambling'.
@I [WVLOG-307] Generating RTL Verilog for 'Scrambling'.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc/bin/g++"
   Compiling gauss.cpp_pre.cpp.tb.cpp
   Compiling lte_phy.cpp_pre.cpp.tb.cpp
   Compiling ScrambMain.cpp_pre.cpp.tb.cpp
   Compiling Scrambler.cpp_pre.cpp.tb.cpp
   Compiling GeneralFunc.cpp_pre.cpp.tb.cpp
   Compiling apatb_Scrambling.cpp
   Generating cosim.tv.exe
@I [SIM-302] Generating test vectors ... 
Tx scrambling starts
Tx scrambling ends
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc/bin/g++"
   Compiling Scrambling.autotb.cpp
   Compiling Scrambling.cpp
   Compiling GenScrambInt_px1.cpp
   Compiling GenScrambInt_px2.cpp
   Compiling AESL_automem_pInpSeq.cpp
   Compiling GenScrambInt_n_init.cpp
   Compiling Scrambling_scramb_seq_int.cpp
   Compiling AESL_automem_pOutSeq.cpp
   Compiling GenScrambInt.cpp
   Generating cosim.sc.exe
@I [SIM-11] Starting SystemC simulation ...

             SystemC 2.3.0-ASI --- May 15 2013 06:32:03
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.

Info: /OSCI/SystemC: Simulation stopped by user.
@I [SIM-316] Starting C post checking ...
Tx scrambling starts
Tx scrambling ends
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Thu Jan  8 19:40:13 2015...
@I [HLS-112] Total elapsed time: 101.211 seconds; peak memory usage: 63.2 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
