Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_16.v" into library work
Parsing module <shift_16>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_14.v" into library work
Parsing module <cmp_14>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_15.v" into library work
Parsing module <boole_15>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_13.v" into library work
Parsing module <add_13>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v" into library work
Parsing module <rom_8>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_10.v" into library work
Parsing module <register_10>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_4.v" into library work
Parsing module <mux_5_4>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_3.v" into library work
Parsing module <mux_2_3>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_9.v" into library work
Parsing module <alu_9>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_2.v" into library work
Parsing module <emulator_2>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <emulator_2>.

Elaborating module <mux_2_3>.

Elaborating module <mux_5_4>.

Elaborating module <rom_8>.
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v" Line 53: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v" Line 86: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v" Line 89: case condition never applies

Elaborating module <alu_9>.

Elaborating module <add_13>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_9.v" Line 31: Assignment to M_myAdd_led ignored, since the identifier is never used

Elaborating module <cmp_14>.

Elaborating module <boole_15>.

Elaborating module <shift_16>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_2.v" Line 113: Assignment to M_myalu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_2.v" Line 114: Assignment to M_myalu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_2.v" Line 115: Assignment to M_myalu_n ignored, since the identifier is never used

Elaborating module <register_10>.
WARNING:HDLCompiler:413 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 138: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 143: Result of 2-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 82                                             |
    | Inputs             | 14                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_counter_q[27]_GND_1_o_add_0_OUT> created at line 116.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 103
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 103
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 103
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 103
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 103
    Found 1-bit tristate buffer for signal <avr_rx> created at line 103
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  42 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <emulator_2>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_2.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_2.v" line 108: Output port <z> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_2.v" line 108: Output port <v> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_2.v" line 108: Output port <n> of the instance <myalu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <emulator_2> synthesized.

Synthesizing Unit <mux_2_3>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_3.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_3> synthesized.

Synthesizing Unit <mux_5_4>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_4.v".
    Found 16-bit 7-to-1 multiplexer for signal <out> created at line 22.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5_4> synthesized.

Synthesizing Unit <rom_8>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v".
    Found 64x16-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <rom_8> synthesized.

Synthesizing Unit <alu_9>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_9.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_9.v" line 27: Output port <led> of the instance <myAdd> is unconnected or connected to loadless signal.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 92.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_9> synthesized.

Synthesizing Unit <add_13>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_13.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <led<5:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 36.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 32.
    Found 16x16-bit multiplier for signal <n0029> created at line 40.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <v> created at line 30.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <add_13> synthesized.

Synthesizing Unit <cmp_14>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_14.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <cmp_14> synthesized.

Synthesizing Unit <boole_15>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_15.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <c<0>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<1>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<2>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<3>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<4>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<5>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<6>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<7>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<8>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<9>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<10>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<11>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<12>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<13>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<14>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<15>> created at line 11.
    Summary:
	inferred  16 Multiplexer(s).
Unit <boole_15> synthesized.

Synthesizing Unit <shift_16>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_16.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 21
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 24
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 27
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_16> synthesized.

Synthesizing Unit <register_10>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_10.v".
    Found 16-bit register for signal <M_reg_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <register_10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
# Registers                                            : 5
 16-bit register                                       : 3
 28-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 7-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <rom_8>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <rom_8> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 7-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:25]> with one-hot encoding.
------------------------------------
 State | Encoding
------------------------------------
 00000 | 0000000000000000000000001
 01101 | 0000000000000000000000010
 01111 | 0000000000000000000000100
 10001 | 0000000000000000000001000
 11101 | 0000000000000000000010000
 00010 | 0000000000000000000100000
 11000 | 0000000000000000001000000
 11001 | 0000000000000000010000000
 11010 | 0000000000000000100000000
 11011 | 0000000000000001000000000
 01000 | 0000000000000010000000000
 01001 | 0000000000000100000000000
 01010 | 0000000000001000000000000
 01011 | 0000000000010000000000000
 01110 | 0000000000100000000000000
 10011 | 0000000001000000000000000
 10100 | 0000000010000000000000000
 10101 | 0000000100000000000000000
 10110 | 0000001000000000000000000
 10111 | 0000010000000000000000000
 00001 | 0000100000000000000000000
 00101 | 0001000000000000000000000
 00110 | 0010000000000000000000000
 00011 | 0100000000000000000000000
 00100 | 1000000000000000000000000
------------------------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <emulator_2> ...

Optimizing unit <alu_9> ...

Optimizing unit <add_13> ...

Optimizing unit <register_10> ...
WARNING:Xst:1293 - FF/Latch <myGame/level/M_reg_q_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1293 - FF/Latch <M_state_q_FSM_FFd21> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 7.
FlipFlop M_counter_q_27 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd14 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd20 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 497
#      GND                         : 4
#      INV                         : 2
#      LUT1                        : 27
#      LUT2                        : 41
#      LUT3                        : 28
#      LUT4                        : 23
#      LUT5                        : 78
#      LUT6                        : 166
#      MUXCY                       : 57
#      MUXF7                       : 9
#      VCC                         : 2
#      XORCY                       : 60
# FlipFlops/Latches                : 94
#      FDR                         : 56
#      FDRE                        : 33
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 59
#      IBUF                        : 9
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              94  out of  11440     0%  
 Number of Slice LUTs:                  365  out of   5720     6%  
    Number used as Logic:               365  out of   5720     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    406
   Number with an unused Flip Flop:     312  out of    406    76%  
   Number with an unused LUT:            41  out of    406    10%  
   Number of fully used LUT-FF pairs:    53  out of    406    13%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  60  out of    102    58%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 94    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.715ns (Maximum Frequency: 85.361MHz)
   Minimum input arrival time before clock: 10.133ns
   Maximum output required time after clock: 17.244ns
   Maximum combinational path delay: 15.093ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.715ns (frequency: 85.361MHz)
  Total number of paths / destination ports: 128683 / 216
-------------------------------------------------------------------------
Delay:               11.715ns (Levels of Logic = 9)
  Source:            M_state_q_FSM_FFd10 (FF)
  Destination:       M_state_q_FSM_FFd20 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.374  M_state_q_FSM_FFd10 (M_state_q_FSM_FFd10)
     LUT5:I0->O           14   0.254   1.235  Mmux_M_counter_d101111_2 (Mmux_M_counter_d1011111)
     begin scope: 'myGame:Mmux_M_counter_d1011111'
     LUT6:I4->O           18   0.250   1.234  M_muxA_out<15>1 (M_muxA_out<15>)
     begin scope: 'myGame/myalu:a<15>'
     begin scope: 'myGame/myalu/myAdd:a<15>'
     DSP48A1:B15->M12      1   3.894   1.112  Mmult_n0029 (n0029<12>)
     LUT5:I0->O            4   0.254   1.080  z11 (z10)
     end scope: 'myGame/myalu/myAdd:z10'
     end scope: 'myGame/myalu:z10'
     end scope: 'myGame:z10'
     LUT6:I2->O            1   0.254   0.000  M_state_q_FSM_FFd20-In1_G (N107)
     MUXF7:I1->O           3   0.175   0.000  M_state_q_FSM_FFd20-In1 (M_state_q_FSM_FFd20-In)
     FDR:D                     0.074          M_state_q_FSM_FFd20
    ----------------------------------------
    Total                     11.715ns (5.680ns logic, 6.035ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 608 / 95
-------------------------------------------------------------------------
Offset:              10.133ns (Levels of Logic = 10)
  Source:            io_dip<16> (PAD)
  Destination:       myGame/board/M_reg_q_15 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<16> to myGame/board/M_reg_q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.328   1.810  io_dip_16_IBUF (io_dip_16_IBUF)
     LUT5:I0->O           52   0.254   1.837  M_myGame_alufn<1>1 (M_myGame_alufn<4>)
     begin scope: 'myGame:alufn<4>'
     begin scope: 'myGame/myalu:alufn<4>'
     LUT5:I4->O           19   0.254   1.261  Mmux_c631 (Mmux_c284)
     LUT6:I5->O            1   0.254   0.910  Mmux_c125 (Mmux_c124)
     LUT6:I3->O            1   0.235   0.682  Mmux_c126 (Mmux_c125)
     LUT6:I5->O            2   0.254   0.726  Mmux_c127 (M_myalu_c<15>)
     end scope: 'myGame/myalu:M_myalu_c<15>'
     begin scope: 'myGame/muxBoard:M_myalu_c<15>'
     LUT2:I1->O            1   0.254   0.000  Mmux_out71 (out<15>)
     end scope: 'myGame/muxBoard:out<15>'
     begin scope: 'myGame/board:value<15>'
     FDRE:D                    0.074          M_reg_q_15
    ----------------------------------------
    Total                     10.133ns (2.907ns logic, 7.226ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24616 / 23
-------------------------------------------------------------------------
Offset:              17.244ns (Levels of Logic = 11)
  Source:            M_state_q_FSM_FFd10 (FF)
  Destination:       io_led<0> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd10 to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.374  M_state_q_FSM_FFd10 (M_state_q_FSM_FFd10)
     LUT5:I0->O           14   0.254   1.235  Mmux_M_counter_d101111_2 (Mmux_M_counter_d1011111)
     begin scope: 'myGame:Mmux_M_counter_d1011111'
     LUT6:I4->O           18   0.250   1.234  M_muxA_out<15>1 (M_muxA_out<15>)
     begin scope: 'myGame/myalu:a<15>'
     begin scope: 'myGame/myalu/myAdd:a<15>'
     DSP48A1:B15->M9       1   3.894   1.112  Mmult_n0029 (n0029<9>)
     LUT6:I1->O            4   0.254   1.032  z9 (z8)
     LUT4:I1->O            1   0.235   0.790  z12 (M_myAdd_z)
     end scope: 'myGame/myalu/myAdd:z'
     LUT5:I3->O            1   0.250   0.958  alufn<5> (c<0>)
     end scope: 'myGame/myalu:c<0>'
     end scope: 'myGame:eq<0>'
     LUT5:I1->O            1   0.254   0.681  Mmux_io_led<0>11 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     17.244ns (8.828ns logic, 8.416ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 94 / 8
-------------------------------------------------------------------------
Delay:               15.093ns (Levels of Logic = 12)
  Source:            io_dip<16> (PAD)
  Destination:       io_led<0> (PAD)

  Data Path: io_dip<16> to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.328   1.810  io_dip_16_IBUF (io_dip_16_IBUF)
     LUT5:I0->O           52   0.254   2.292  M_myGame_alufn<1>1 (M_myGame_alufn<4>)
     begin scope: 'myGame:alufn<4>'
     begin scope: 'myGame/myalu:alufn<4>'
     begin scope: 'myGame/myalu/myAdd:M_myGame_alufn<1>'
     LUT6:I0->O            1   0.254   0.682  z1 (z)
     LUT6:I5->O            1   0.254   0.790  z2 (z1)
     LUT6:I4->O            4   0.250   1.080  z8 (z7)
     LUT4:I0->O            1   0.254   0.790  z12 (M_myAdd_z)
     end scope: 'myGame/myalu/myAdd:z'
     LUT5:I3->O            1   0.250   0.958  alufn<5> (c<0>)
     end scope: 'myGame/myalu:c<0>'
     end scope: 'myGame:eq<0>'
     LUT5:I1->O            1   0.254   0.681  Mmux_io_led<0>11 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     15.093ns (6.010ns logic, 9.083ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.715|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.30 secs
 
--> 

Total memory usage is 251488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    6 (   0 filtered)

