
quadcopter_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c98  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08006e30  08006e30  00016e30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ea0  08006ea0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006ea0  08006ea0  00016ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ea8  08006ea8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ea8  08006ea8  00016ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006eac  08006eac  00016eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006eb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000560  20000078  08006f24  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005d8  08006f24  000205d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dddc  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004067  00000000  00000000  0003de80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001338  00000000  00000000  00041ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b0  00000000  00000000  00043220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa03  00000000  00000000  000443d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c89  00000000  00000000  0005edd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000926f4  00000000  00000000  00076a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00109150  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005044  00000000  00000000  001091a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000078 	.word	0x20000078
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08006e18 	.word	0x08006e18

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000007c 	.word	0x2000007c
 80001d4:	08006e18 	.word	0x08006e18

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b96e 	b.w	8000df4 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9d08      	ldr	r5, [sp, #32]
 8000b36:	4604      	mov	r4, r0
 8000b38:	468c      	mov	ip, r1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	f040 8083 	bne.w	8000c46 <__udivmoddi4+0x116>
 8000b40:	428a      	cmp	r2, r1
 8000b42:	4617      	mov	r7, r2
 8000b44:	d947      	bls.n	8000bd6 <__udivmoddi4+0xa6>
 8000b46:	fab2 f282 	clz	r2, r2
 8000b4a:	b142      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4c:	f1c2 0020 	rsb	r0, r2, #32
 8000b50:	fa24 f000 	lsr.w	r0, r4, r0
 8000b54:	4091      	lsls	r1, r2
 8000b56:	4097      	lsls	r7, r2
 8000b58:	ea40 0c01 	orr.w	ip, r0, r1
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b62:	0c23      	lsrs	r3, r4, #16
 8000b64:	fbbc f6f8 	udiv	r6, ip, r8
 8000b68:	fa1f fe87 	uxth.w	lr, r7
 8000b6c:	fb08 c116 	mls	r1, r8, r6, ip
 8000b70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b74:	fb06 f10e 	mul.w	r1, r6, lr
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18fb      	adds	r3, r7, r3
 8000b7e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b82:	f080 8119 	bcs.w	8000db8 <__udivmoddi4+0x288>
 8000b86:	4299      	cmp	r1, r3
 8000b88:	f240 8116 	bls.w	8000db8 <__udivmoddi4+0x288>
 8000b8c:	3e02      	subs	r6, #2
 8000b8e:	443b      	add	r3, r7
 8000b90:	1a5b      	subs	r3, r3, r1
 8000b92:	b2a4      	uxth	r4, r4
 8000b94:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b98:	fb08 3310 	mls	r3, r8, r0, r3
 8000b9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ba4:	45a6      	cmp	lr, r4
 8000ba6:	d909      	bls.n	8000bbc <__udivmoddi4+0x8c>
 8000ba8:	193c      	adds	r4, r7, r4
 8000baa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bae:	f080 8105 	bcs.w	8000dbc <__udivmoddi4+0x28c>
 8000bb2:	45a6      	cmp	lr, r4
 8000bb4:	f240 8102 	bls.w	8000dbc <__udivmoddi4+0x28c>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	443c      	add	r4, r7
 8000bbc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bc0:	eba4 040e 	sub.w	r4, r4, lr
 8000bc4:	2600      	movs	r6, #0
 8000bc6:	b11d      	cbz	r5, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	40d4      	lsrs	r4, r2
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e9c5 4300 	strd	r4, r3, [r5]
 8000bd0:	4631      	mov	r1, r6
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	b902      	cbnz	r2, 8000bda <__udivmoddi4+0xaa>
 8000bd8:	deff      	udf	#255	; 0xff
 8000bda:	fab2 f282 	clz	r2, r2
 8000bde:	2a00      	cmp	r2, #0
 8000be0:	d150      	bne.n	8000c84 <__udivmoddi4+0x154>
 8000be2:	1bcb      	subs	r3, r1, r7
 8000be4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000be8:	fa1f f887 	uxth.w	r8, r7
 8000bec:	2601      	movs	r6, #1
 8000bee:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bf2:	0c21      	lsrs	r1, r4, #16
 8000bf4:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bf8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bfc:	fb08 f30c 	mul.w	r3, r8, ip
 8000c00:	428b      	cmp	r3, r1
 8000c02:	d907      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000c04:	1879      	adds	r1, r7, r1
 8000c06:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c0a:	d202      	bcs.n	8000c12 <__udivmoddi4+0xe2>
 8000c0c:	428b      	cmp	r3, r1
 8000c0e:	f200 80e9 	bhi.w	8000de4 <__udivmoddi4+0x2b4>
 8000c12:	4684      	mov	ip, r0
 8000c14:	1ac9      	subs	r1, r1, r3
 8000c16:	b2a3      	uxth	r3, r4
 8000c18:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c1c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c20:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c24:	fb08 f800 	mul.w	r8, r8, r0
 8000c28:	45a0      	cmp	r8, r4
 8000c2a:	d907      	bls.n	8000c3c <__udivmoddi4+0x10c>
 8000c2c:	193c      	adds	r4, r7, r4
 8000c2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c32:	d202      	bcs.n	8000c3a <__udivmoddi4+0x10a>
 8000c34:	45a0      	cmp	r8, r4
 8000c36:	f200 80d9 	bhi.w	8000dec <__udivmoddi4+0x2bc>
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	eba4 0408 	sub.w	r4, r4, r8
 8000c40:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c44:	e7bf      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c46:	428b      	cmp	r3, r1
 8000c48:	d909      	bls.n	8000c5e <__udivmoddi4+0x12e>
 8000c4a:	2d00      	cmp	r5, #0
 8000c4c:	f000 80b1 	beq.w	8000db2 <__udivmoddi4+0x282>
 8000c50:	2600      	movs	r6, #0
 8000c52:	e9c5 0100 	strd	r0, r1, [r5]
 8000c56:	4630      	mov	r0, r6
 8000c58:	4631      	mov	r1, r6
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	fab3 f683 	clz	r6, r3
 8000c62:	2e00      	cmp	r6, #0
 8000c64:	d14a      	bne.n	8000cfc <__udivmoddi4+0x1cc>
 8000c66:	428b      	cmp	r3, r1
 8000c68:	d302      	bcc.n	8000c70 <__udivmoddi4+0x140>
 8000c6a:	4282      	cmp	r2, r0
 8000c6c:	f200 80b8 	bhi.w	8000de0 <__udivmoddi4+0x2b0>
 8000c70:	1a84      	subs	r4, r0, r2
 8000c72:	eb61 0103 	sbc.w	r1, r1, r3
 8000c76:	2001      	movs	r0, #1
 8000c78:	468c      	mov	ip, r1
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	d0a8      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c7e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c82:	e7a5      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c84:	f1c2 0320 	rsb	r3, r2, #32
 8000c88:	fa20 f603 	lsr.w	r6, r0, r3
 8000c8c:	4097      	lsls	r7, r2
 8000c8e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c92:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c96:	40d9      	lsrs	r1, r3
 8000c98:	4330      	orrs	r0, r6
 8000c9a:	0c03      	lsrs	r3, r0, #16
 8000c9c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ca8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cac:	fb06 f108 	mul.w	r1, r6, r8
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	fa04 f402 	lsl.w	r4, r4, r2
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x19c>
 8000cb8:	18fb      	adds	r3, r7, r3
 8000cba:	f106 3cff 	add.w	ip, r6, #4294967295
 8000cbe:	f080 808d 	bcs.w	8000ddc <__udivmoddi4+0x2ac>
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	f240 808a 	bls.w	8000ddc <__udivmoddi4+0x2ac>
 8000cc8:	3e02      	subs	r6, #2
 8000cca:	443b      	add	r3, r7
 8000ccc:	1a5b      	subs	r3, r3, r1
 8000cce:	b281      	uxth	r1, r0
 8000cd0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cdc:	fb00 f308 	mul.w	r3, r0, r8
 8000ce0:	428b      	cmp	r3, r1
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x1c4>
 8000ce4:	1879      	adds	r1, r7, r1
 8000ce6:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cea:	d273      	bcs.n	8000dd4 <__udivmoddi4+0x2a4>
 8000cec:	428b      	cmp	r3, r1
 8000cee:	d971      	bls.n	8000dd4 <__udivmoddi4+0x2a4>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	4439      	add	r1, r7
 8000cf4:	1acb      	subs	r3, r1, r3
 8000cf6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cfa:	e778      	b.n	8000bee <__udivmoddi4+0xbe>
 8000cfc:	f1c6 0c20 	rsb	ip, r6, #32
 8000d00:	fa03 f406 	lsl.w	r4, r3, r6
 8000d04:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d08:	431c      	orrs	r4, r3
 8000d0a:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d0e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d12:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d16:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d1a:	431f      	orrs	r7, r3
 8000d1c:	0c3b      	lsrs	r3, r7, #16
 8000d1e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d22:	fa1f f884 	uxth.w	r8, r4
 8000d26:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d2a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d2e:	fb09 fa08 	mul.w	sl, r9, r8
 8000d32:	458a      	cmp	sl, r1
 8000d34:	fa02 f206 	lsl.w	r2, r2, r6
 8000d38:	fa00 f306 	lsl.w	r3, r0, r6
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x220>
 8000d3e:	1861      	adds	r1, r4, r1
 8000d40:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d44:	d248      	bcs.n	8000dd8 <__udivmoddi4+0x2a8>
 8000d46:	458a      	cmp	sl, r1
 8000d48:	d946      	bls.n	8000dd8 <__udivmoddi4+0x2a8>
 8000d4a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4e:	4421      	add	r1, r4
 8000d50:	eba1 010a 	sub.w	r1, r1, sl
 8000d54:	b2bf      	uxth	r7, r7
 8000d56:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d5a:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d5e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d62:	fb00 f808 	mul.w	r8, r0, r8
 8000d66:	45b8      	cmp	r8, r7
 8000d68:	d907      	bls.n	8000d7a <__udivmoddi4+0x24a>
 8000d6a:	19e7      	adds	r7, r4, r7
 8000d6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d70:	d22e      	bcs.n	8000dd0 <__udivmoddi4+0x2a0>
 8000d72:	45b8      	cmp	r8, r7
 8000d74:	d92c      	bls.n	8000dd0 <__udivmoddi4+0x2a0>
 8000d76:	3802      	subs	r0, #2
 8000d78:	4427      	add	r7, r4
 8000d7a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7e:	eba7 0708 	sub.w	r7, r7, r8
 8000d82:	fba0 8902 	umull	r8, r9, r0, r2
 8000d86:	454f      	cmp	r7, r9
 8000d88:	46c6      	mov	lr, r8
 8000d8a:	4649      	mov	r1, r9
 8000d8c:	d31a      	bcc.n	8000dc4 <__udivmoddi4+0x294>
 8000d8e:	d017      	beq.n	8000dc0 <__udivmoddi4+0x290>
 8000d90:	b15d      	cbz	r5, 8000daa <__udivmoddi4+0x27a>
 8000d92:	ebb3 020e 	subs.w	r2, r3, lr
 8000d96:	eb67 0701 	sbc.w	r7, r7, r1
 8000d9a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d9e:	40f2      	lsrs	r2, r6
 8000da0:	ea4c 0202 	orr.w	r2, ip, r2
 8000da4:	40f7      	lsrs	r7, r6
 8000da6:	e9c5 2700 	strd	r2, r7, [r5]
 8000daa:	2600      	movs	r6, #0
 8000dac:	4631      	mov	r1, r6
 8000dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db2:	462e      	mov	r6, r5
 8000db4:	4628      	mov	r0, r5
 8000db6:	e70b      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000db8:	4606      	mov	r6, r0
 8000dba:	e6e9      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	e6fd      	b.n	8000bbc <__udivmoddi4+0x8c>
 8000dc0:	4543      	cmp	r3, r8
 8000dc2:	d2e5      	bcs.n	8000d90 <__udivmoddi4+0x260>
 8000dc4:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dc8:	eb69 0104 	sbc.w	r1, r9, r4
 8000dcc:	3801      	subs	r0, #1
 8000dce:	e7df      	b.n	8000d90 <__udivmoddi4+0x260>
 8000dd0:	4608      	mov	r0, r1
 8000dd2:	e7d2      	b.n	8000d7a <__udivmoddi4+0x24a>
 8000dd4:	4660      	mov	r0, ip
 8000dd6:	e78d      	b.n	8000cf4 <__udivmoddi4+0x1c4>
 8000dd8:	4681      	mov	r9, r0
 8000dda:	e7b9      	b.n	8000d50 <__udivmoddi4+0x220>
 8000ddc:	4666      	mov	r6, ip
 8000dde:	e775      	b.n	8000ccc <__udivmoddi4+0x19c>
 8000de0:	4630      	mov	r0, r6
 8000de2:	e74a      	b.n	8000c7a <__udivmoddi4+0x14a>
 8000de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000de8:	4439      	add	r1, r7
 8000dea:	e713      	b.n	8000c14 <__udivmoddi4+0xe4>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	e724      	b.n	8000c3c <__udivmoddi4+0x10c>
 8000df2:	bf00      	nop

08000df4 <__aeabi_idiv0>:
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	607b      	str	r3, [r7, #4]
 8000e02:	4b23      	ldr	r3, [pc, #140]	; (8000e90 <MX_DMA_Init+0x98>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	4a22      	ldr	r2, [pc, #136]	; (8000e90 <MX_DMA_Init+0x98>)
 8000e08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0e:	4b20      	ldr	r3, [pc, #128]	; (8000e90 <MX_DMA_Init+0x98>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	603b      	str	r3, [r7, #0]
 8000e1e:	4b1c      	ldr	r3, [pc, #112]	; (8000e90 <MX_DMA_Init+0x98>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e22:	4a1b      	ldr	r2, [pc, #108]	; (8000e90 <MX_DMA_Init+0x98>)
 8000e24:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e28:	6313      	str	r3, [r2, #48]	; 0x30
 8000e2a:	4b19      	ldr	r3, [pc, #100]	; (8000e90 <MX_DMA_Init+0x98>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e32:	603b      	str	r3, [r7, #0]
 8000e34:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2100      	movs	r1, #0
 8000e3a:	200c      	movs	r0, #12
 8000e3c:	f001 f8a3 	bl	8001f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000e40:	200c      	movs	r0, #12
 8000e42:	f001 f8bc 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2100      	movs	r1, #0
 8000e4a:	200e      	movs	r0, #14
 8000e4c:	f001 f89b 	bl	8001f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000e50:	200e      	movs	r0, #14
 8000e52:	f001 f8b4 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	200f      	movs	r0, #15
 8000e5c:	f001 f893 	bl	8001f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000e60:	200f      	movs	r0, #15
 8000e62:	f001 f8ac 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000e66:	2200      	movs	r2, #0
 8000e68:	2100      	movs	r1, #0
 8000e6a:	2010      	movs	r0, #16
 8000e6c:	f001 f88b 	bl	8001f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000e70:	2010      	movs	r0, #16
 8000e72:	f001 f8a4 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	203a      	movs	r0, #58	; 0x3a
 8000e7c:	f001 f883 	bl	8001f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000e80:	203a      	movs	r0, #58	; 0x3a
 8000e82:	f001 f89c 	bl	8001fbe <HAL_NVIC_EnableIRQ>

}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40023800 	.word	0x40023800

08000e94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	; 0x28
 8000e98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9a:	f107 0314 	add.w	r3, r7, #20
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	601a      	str	r2, [r3, #0]
 8000ea2:	605a      	str	r2, [r3, #4]
 8000ea4:	609a      	str	r2, [r3, #8]
 8000ea6:	60da      	str	r2, [r3, #12]
 8000ea8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	613b      	str	r3, [r7, #16]
 8000eae:	4b64      	ldr	r3, [pc, #400]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a63      	ldr	r2, [pc, #396]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b61      	ldr	r3, [pc, #388]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0304 	and.w	r3, r3, #4
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	4b5d      	ldr	r3, [pc, #372]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	4a5c      	ldr	r2, [pc, #368]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed6:	4b5a      	ldr	r3, [pc, #360]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	60bb      	str	r3, [r7, #8]
 8000ee6:	4b56      	ldr	r3, [pc, #344]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	4a55      	ldr	r2, [pc, #340]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000eec:	f043 0301 	orr.w	r3, r3, #1
 8000ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef2:	4b53      	ldr	r3, [pc, #332]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	607b      	str	r3, [r7, #4]
 8000f02:	4b4f      	ldr	r3, [pc, #316]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	4a4e      	ldr	r2, [pc, #312]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000f08:	f043 0302 	orr.w	r3, r3, #2
 8000f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0e:	4b4c      	ldr	r3, [pc, #304]	; (8001040 <MX_GPIO_Init+0x1ac>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f20:	4848      	ldr	r0, [pc, #288]	; (8001044 <MX_GPIO_Init+0x1b0>)
 8000f22:	f001 fd5b 	bl	80029dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000f26:	2201      	movs	r2, #1
 8000f28:	2110      	movs	r1, #16
 8000f2a:	4847      	ldr	r0, [pc, #284]	; (8001048 <MX_GPIO_Init+0x1b4>)
 8000f2c:	f001 fd56 	bl	80029dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|CE_Pin, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	f241 0106 	movw	r1, #4102	; 0x1006
 8000f36:	4845      	ldr	r0, [pc, #276]	; (800104c <MX_GPIO_Init+0x1b8>)
 8000f38:	f001 fd50 	bl	80029dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CSN_GPIO_Port, SPI2_CSN_Pin, GPIO_PIN_SET);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f42:	4842      	ldr	r0, [pc, #264]	; (800104c <MX_GPIO_Init+0x1b8>)
 8000f44:	f001 fd4a 	bl	80029dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f4e:	483e      	ldr	r0, [pc, #248]	; (8001048 <MX_GPIO_Init+0x1b4>)
 8000f50:	f001 fd44 	bl	80029dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000f54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f62:	2300      	movs	r3, #0
 8000f64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000f66:	f107 0314 	add.w	r3, r7, #20
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4835      	ldr	r0, [pc, #212]	; (8001044 <MX_GPIO_Init+0x1b0>)
 8000f6e:	f001 fbb1 	bl	80026d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000f72:	2310      	movs	r3, #16
 8000f74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f76:	2301      	movs	r3, #1
 8000f78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	4619      	mov	r1, r3
 8000f88:	482f      	ldr	r0, [pc, #188]	; (8001048 <MX_GPIO_Init+0x1b4>)
 8000f8a:	f001 fba3 	bl	80026d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMU_IRQ_Pin;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f92:	4b2f      	ldr	r3, [pc, #188]	; (8001050 <MX_GPIO_Init+0x1bc>)
 8000f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000f9a:	f107 0314 	add.w	r3, r7, #20
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	482a      	ldr	r0, [pc, #168]	; (800104c <MX_GPIO_Init+0x1b8>)
 8000fa2:	f001 fb97 	bl	80026d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin;
 8000fa6:	2306      	movs	r3, #6
 8000fa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000faa:	2301      	movs	r3, #1
 8000fac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb6:	f107 0314 	add.w	r3, r7, #20
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4823      	ldr	r0, [pc, #140]	; (800104c <MX_GPIO_Init+0x1b8>)
 8000fbe:	f001 fb89 	bl	80026d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CE_Pin|SPI2_CSN_Pin;
 8000fc2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	481c      	ldr	r0, [pc, #112]	; (800104c <MX_GPIO_Init+0x1b8>)
 8000fdc:	f001 fb7a 	bl	80026d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 8000fe0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	; (8001050 <MX_GPIO_Init+0x1bc>)
 8000fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4814      	ldr	r0, [pc, #80]	; (8001048 <MX_GPIO_Init+0x1b4>)
 8000ff6:	f001 fb6d 	bl	80026d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8000ffa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ffe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001000:	2301      	movs	r3, #1
 8001002:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	2300      	movs	r3, #0
 800100a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	4619      	mov	r1, r3
 8001012:	480d      	ldr	r0, [pc, #52]	; (8001048 <MX_GPIO_Init+0x1b4>)
 8001014:	f001 fb5e 	bl	80026d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001018:	2200      	movs	r2, #0
 800101a:	2100      	movs	r1, #0
 800101c:	2006      	movs	r0, #6
 800101e:	f000 ffb2 	bl	8001f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001022:	2006      	movs	r0, #6
 8001024:	f000 ffcb 	bl	8001fbe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001028:	2200      	movs	r2, #0
 800102a:	2100      	movs	r1, #0
 800102c:	2017      	movs	r0, #23
 800102e:	f000 ffaa 	bl	8001f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001032:	2017      	movs	r0, #23
 8001034:	f000 ffc3 	bl	8001fbe <HAL_NVIC_EnableIRQ>

}
 8001038:	bf00      	nop
 800103a:	3728      	adds	r7, #40	; 0x28
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40023800 	.word	0x40023800
 8001044:	40020800 	.word	0x40020800
 8001048:	40020000 	.word	0x40020000
 800104c:	40020400 	.word	0x40020400
 8001050:	10210000 	.word	0x10210000
 8001054:	00000000 	.word	0x00000000

08001058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800105c:	f000 fe22 	bl	8001ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001060:	f000 f856 	bl	8001110 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001064:	f7ff ff16 	bl	8000e94 <MX_GPIO_Init>
  MX_DMA_Init();
 8001068:	f7ff fec6 	bl	8000df8 <MX_DMA_Init>
  MX_SPI1_Init();
 800106c:	f000 f8f6 	bl	800125c <MX_SPI1_Init>
  MX_TIM2_Init();
 8001070:	f000 fa84 	bl	800157c <MX_TIM2_Init>
  MX_TIM5_Init();
 8001074:	f000 fae4 	bl	8001640 <MX_TIM5_Init>
  MX_TIM11_Init();
 8001078:	f000 fb46 	bl	8001708 <MX_TIM11_Init>
  MX_SPI2_Init();
 800107c:	f000 f924 	bl	80012c8 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001080:	f000 fd20 	bl	8001ac4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  imu_init();
 8001084:	f005 f9fc 	bl	8006480 <imu_init>
  rc_init(20, -20);
 8001088:	f06f 0113 	mvn.w	r1, #19
 800108c:	2014      	movs	r0, #20
 800108e:	f005 fb3d 	bl	800670c <rc_init>
  // pid_init();
  motor_init();
 8001092:	f005 fa59 	bl	8006548 <motor_init>
  // telemetry_init();

  HAL_TIM_Base_Start(&htim11);
 8001096:	4818      	ldr	r0, [pc, #96]	; (80010f8 <main+0xa0>)
 8001098:	f002 ff12 	bl	8003ec0 <HAL_TIM_Base_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(imu_ready)
 800109c:	4b17      	ldr	r3, [pc, #92]	; (80010fc <main+0xa4>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d021      	beq.n	80010e8 <main+0x90>
	  {
		led1_on(); //telemetry indicator
 80010a4:	f005 fa20 	bl	80064e8 <led1_on>
		led2_on(); //control loop indicator
 80010a8:	f005 fa36 	bl	8006518 <led2_on>

		imu_angle_update(dt*0.000001, &my_angle);
 80010ac:	4b14      	ldr	r3, [pc, #80]	; (8001100 <main+0xa8>)
 80010ae:	881b      	ldrh	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff f9e3 	bl	800047c <__aeabi_i2d>
 80010b6:	a30e      	add	r3, pc, #56	; (adr r3, 80010f0 <main+0x98>)
 80010b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010bc:	f7ff fa48 	bl	8000550 <__aeabi_dmul>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	ec43 2b17 	vmov	d7, r2, r3
 80010c8:	480e      	ldr	r0, [pc, #56]	; (8001104 <main+0xac>)
 80010ca:	eeb0 0a47 	vmov.f32	s0, s14
 80010ce:	eef0 0a67 	vmov.f32	s1, s15
 80010d2:	f005 f9dd 	bl	8006490 <imu_angle_update>
		rc_update(&my_rc_command);
 80010d6:	480c      	ldr	r0, [pc, #48]	; (8001108 <main+0xb0>)
 80010d8:	f005 fb30 	bl	800673c <rc_update>
		// pid
		motor_update(my_motor_value);
 80010dc:	480b      	ldr	r0, [pc, #44]	; (800110c <main+0xb4>)
 80010de:	f005 fa3a 	bl	8006556 <motor_update>
		// telemetry_tx_angle(my_angle); //monitoring

		imu_ready = 0;
 80010e2:	4b06      	ldr	r3, [pc, #24]	; (80010fc <main+0xa4>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
	  }

	  led2_off(); //control loop indicator
 80010e8:	f005 fa22 	bl	8006530 <led2_off>
	  if(imu_ready)
 80010ec:	e7d6      	b.n	800109c <main+0x44>
 80010ee:	bf00      	nop
 80010f0:	a0b5ed8d 	.word	0xa0b5ed8d
 80010f4:	3eb0c6f7 	.word	0x3eb0c6f7
 80010f8:	200003e0 	.word	0x200003e0
 80010fc:	20000224 	.word	0x20000224
 8001100:	20000222 	.word	0x20000222
 8001104:	20000200 	.word	0x20000200
 8001108:	20000218 	.word	0x20000218
 800110c:	20000094 	.word	0x20000094

08001110 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b094      	sub	sp, #80	; 0x50
 8001114:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001116:	f107 0320 	add.w	r3, r7, #32
 800111a:	2230      	movs	r2, #48	; 0x30
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f005 fb9a 	bl	8006858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001124:	f107 030c 	add.w	r3, r7, #12
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001134:	2300      	movs	r3, #0
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	4b27      	ldr	r3, [pc, #156]	; (80011d8 <SystemClock_Config+0xc8>)
 800113a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113c:	4a26      	ldr	r2, [pc, #152]	; (80011d8 <SystemClock_Config+0xc8>)
 800113e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001142:	6413      	str	r3, [r2, #64]	; 0x40
 8001144:	4b24      	ldr	r3, [pc, #144]	; (80011d8 <SystemClock_Config+0xc8>)
 8001146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001150:	2300      	movs	r3, #0
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	4b21      	ldr	r3, [pc, #132]	; (80011dc <SystemClock_Config+0xcc>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a20      	ldr	r2, [pc, #128]	; (80011dc <SystemClock_Config+0xcc>)
 800115a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800115e:	6013      	str	r3, [r2, #0]
 8001160:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <SystemClock_Config+0xcc>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800116c:	2301      	movs	r3, #1
 800116e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001170:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001176:	2302      	movs	r3, #2
 8001178:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800117a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800117e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001180:	230c      	movs	r3, #12
 8001182:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001184:	2360      	movs	r3, #96	; 0x60
 8001186:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001188:	2302      	movs	r3, #2
 800118a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800118c:	2304      	movs	r3, #4
 800118e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001190:	f107 0320 	add.w	r3, r7, #32
 8001194:	4618      	mov	r0, r3
 8001196:	f001 fc53 	bl	8002a40 <HAL_RCC_OscConfig>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011a0:	f000 f856 	bl	8001250 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a4:	230f      	movs	r3, #15
 80011a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011a8:	2302      	movs	r3, #2
 80011aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011ba:	f107 030c 	add.w	r3, r7, #12
 80011be:	2103      	movs	r1, #3
 80011c0:	4618      	mov	r0, r3
 80011c2:	f001 feb5 	bl	8002f30 <HAL_RCC_ClockConfig>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011cc:	f000 f840 	bl	8001250 <Error_Handler>
  }
}
 80011d0:	bf00      	nop
 80011d2:	3750      	adds	r7, #80	; 0x50
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40023800 	.word	0x40023800
 80011dc:	40007000 	.word	0x40007000

080011e0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	if(huart == IBUS_UART)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a04      	ldr	r2, [pc, #16]	; (80011fc <HAL_UART_RxCpltCallback+0x1c>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d101      	bne.n	80011f4 <HAL_UART_RxCpltCallback+0x14>
		ibus_lost_flag_clear();
 80011f0:	f004 fb2c 	bl	800584c <ibus_lost_flag_clear>
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	20000590 	.word	0x20000590

08001200 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	80fb      	strh	r3, [r7, #6]
	// rf transmitter data sent interrupt
	if(GPIO_Pin == NRF24L01P_IRQ_PIN_NUMBER)
 800120a:	88fb      	ldrh	r3, [r7, #6]
 800120c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001210:	d103      	bne.n	800121a <HAL_GPIO_EXTI_Callback+0x1a>
	{
		led1_off(); //telemetry indicator
 8001212:	f005 f975 	bl	8006500 <led1_off>
		nrf24l01p_tx_irq(); // clear interrupt flag
 8001216:	f005 f9d9 	bl	80065cc <nrf24l01p_tx_irq>
	}

	// imu data ready interrupt
	if(GPIO_Pin == ICM20948_IRQ_PIN_NUMBER)
 800121a:	88fb      	ldrh	r3, [r7, #6]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d10c      	bne.n	800123a <HAL_GPIO_EXTI_Callback+0x3a>
	{
		imu_ready = 1;
 8001220:	4b08      	ldr	r3, [pc, #32]	; (8001244 <HAL_GPIO_EXTI_Callback+0x44>)
 8001222:	2201      	movs	r2, #1
 8001224:	701a      	strb	r2, [r3, #0]
		dt = __HAL_TIM_GET_COUNTER(&htim11);
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <HAL_GPIO_EXTI_Callback+0x48>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122c:	b29a      	uxth	r2, r3
 800122e:	4b07      	ldr	r3, [pc, #28]	; (800124c <HAL_GPIO_EXTI_Callback+0x4c>)
 8001230:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim11, 0);
 8001232:	4b05      	ldr	r3, [pc, #20]	; (8001248 <HAL_GPIO_EXTI_Callback+0x48>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2200      	movs	r2, #0
 8001238:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000224 	.word	0x20000224
 8001248:	200003e0 	.word	0x200003e0
 800124c:	20000222 	.word	0x20000222

08001250 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001254:	b672      	cpsid	i
}
 8001256:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001258:	e7fe      	b.n	8001258 <Error_Handler+0x8>
	...

0800125c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001260:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001262:	4a18      	ldr	r2, [pc, #96]	; (80012c4 <MX_SPI1_Init+0x68>)
 8001264:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001266:	4b16      	ldr	r3, [pc, #88]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001268:	f44f 7282 	mov.w	r2, #260	; 0x104
 800126c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800126e:	4b14      	ldr	r3, [pc, #80]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001274:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800127a:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <MX_SPI1_Init+0x64>)
 800127c:	2202      	movs	r2, #2
 800127e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001282:	2201      	movs	r2, #1
 8001284:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001286:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001288:	f44f 7200 	mov.w	r2, #512	; 0x200
 800128c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800128e:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001290:	2218      	movs	r2, #24
 8001292:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001294:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001296:	2200      	movs	r2, #0
 8001298:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <MX_SPI1_Init+0x64>)
 800129c:	2200      	movs	r2, #0
 800129e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012a0:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <MX_SPI1_Init+0x64>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <MX_SPI1_Init+0x64>)
 80012a8:	220a      	movs	r2, #10
 80012aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <MX_SPI1_Init+0x64>)
 80012ae:	f002 f80f 	bl	80032d0 <HAL_SPI_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012b8:	f7ff ffca 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000280 	.word	0x20000280
 80012c4:	40013000 	.word	0x40013000

080012c8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80012cc:	4b17      	ldr	r3, [pc, #92]	; (800132c <MX_SPI2_Init+0x64>)
 80012ce:	4a18      	ldr	r2, [pc, #96]	; (8001330 <MX_SPI2_Init+0x68>)
 80012d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012d2:	4b16      	ldr	r3, [pc, #88]	; (800132c <MX_SPI2_Init+0x64>)
 80012d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012da:	4b14      	ldr	r3, [pc, #80]	; (800132c <MX_SPI2_Init+0x64>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80012e0:	4b12      	ldr	r3, [pc, #72]	; (800132c <MX_SPI2_Init+0x64>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012e6:	4b11      	ldr	r3, [pc, #68]	; (800132c <MX_SPI2_Init+0x64>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012ec:	4b0f      	ldr	r3, [pc, #60]	; (800132c <MX_SPI2_Init+0x64>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <MX_SPI2_Init+0x64>)
 80012f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80012fa:	4b0c      	ldr	r3, [pc, #48]	; (800132c <MX_SPI2_Init+0x64>)
 80012fc:	2210      	movs	r2, #16
 80012fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001300:	4b0a      	ldr	r3, [pc, #40]	; (800132c <MX_SPI2_Init+0x64>)
 8001302:	2200      	movs	r2, #0
 8001304:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001306:	4b09      	ldr	r3, [pc, #36]	; (800132c <MX_SPI2_Init+0x64>)
 8001308:	2200      	movs	r2, #0
 800130a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800130c:	4b07      	ldr	r3, [pc, #28]	; (800132c <MX_SPI2_Init+0x64>)
 800130e:	2200      	movs	r2, #0
 8001310:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001312:	4b06      	ldr	r3, [pc, #24]	; (800132c <MX_SPI2_Init+0x64>)
 8001314:	220a      	movs	r2, #10
 8001316:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001318:	4804      	ldr	r0, [pc, #16]	; (800132c <MX_SPI2_Init+0x64>)
 800131a:	f001 ffd9 	bl	80032d0 <HAL_SPI_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001324:	f7ff ff94 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001328:	bf00      	nop
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20000228 	.word	0x20000228
 8001330:	40003800 	.word	0x40003800

08001334 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08c      	sub	sp, #48	; 0x30
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 031c 	add.w	r3, r7, #28
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a32      	ldr	r2, [pc, #200]	; (800141c <HAL_SPI_MspInit+0xe8>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d12c      	bne.n	80013b0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]
 800135a:	4b31      	ldr	r3, [pc, #196]	; (8001420 <HAL_SPI_MspInit+0xec>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135e:	4a30      	ldr	r2, [pc, #192]	; (8001420 <HAL_SPI_MspInit+0xec>)
 8001360:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001364:	6453      	str	r3, [r2, #68]	; 0x44
 8001366:	4b2e      	ldr	r3, [pc, #184]	; (8001420 <HAL_SPI_MspInit+0xec>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800136e:	61bb      	str	r3, [r7, #24]
 8001370:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	617b      	str	r3, [r7, #20]
 8001376:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <HAL_SPI_MspInit+0xec>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	4a29      	ldr	r2, [pc, #164]	; (8001420 <HAL_SPI_MspInit+0xec>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6313      	str	r3, [r2, #48]	; 0x30
 8001382:	4b27      	ldr	r3, [pc, #156]	; (8001420 <HAL_SPI_MspInit+0xec>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800138e:	23e0      	movs	r3, #224	; 0xe0
 8001390:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001392:	2302      	movs	r3, #2
 8001394:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800139a:	2303      	movs	r3, #3
 800139c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800139e:	2305      	movs	r3, #5
 80013a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a2:	f107 031c 	add.w	r3, r7, #28
 80013a6:	4619      	mov	r1, r3
 80013a8:	481e      	ldr	r0, [pc, #120]	; (8001424 <HAL_SPI_MspInit+0xf0>)
 80013aa:	f001 f993 	bl	80026d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80013ae:	e031      	b.n	8001414 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1c      	ldr	r2, [pc, #112]	; (8001428 <HAL_SPI_MspInit+0xf4>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d12c      	bne.n	8001414 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b18      	ldr	r3, [pc, #96]	; (8001420 <HAL_SPI_MspInit+0xec>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	4a17      	ldr	r2, [pc, #92]	; (8001420 <HAL_SPI_MspInit+0xec>)
 80013c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013c8:	6413      	str	r3, [r2, #64]	; 0x40
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <HAL_SPI_MspInit+0xec>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b11      	ldr	r3, [pc, #68]	; (8001420 <HAL_SPI_MspInit+0xec>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4a10      	ldr	r2, [pc, #64]	; (8001420 <HAL_SPI_MspInit+0xec>)
 80013e0:	f043 0302 	orr.w	r3, r3, #2
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
 80013e6:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <HAL_SPI_MspInit+0xec>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_MISO_Pin|SPI2_MOSI_Pin;
 80013f2:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80013f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001400:	2303      	movs	r3, #3
 8001402:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001404:	2305      	movs	r3, #5
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001408:	f107 031c 	add.w	r3, r7, #28
 800140c:	4619      	mov	r1, r3
 800140e:	4807      	ldr	r0, [pc, #28]	; (800142c <HAL_SPI_MspInit+0xf8>)
 8001410:	f001 f960 	bl	80026d4 <HAL_GPIO_Init>
}
 8001414:	bf00      	nop
 8001416:	3730      	adds	r7, #48	; 0x30
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40013000 	.word	0x40013000
 8001420:	40023800 	.word	0x40023800
 8001424:	40020000 	.word	0x40020000
 8001428:	40003800 	.word	0x40003800
 800142c:	40020400 	.word	0x40020400

08001430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	4b10      	ldr	r3, [pc, #64]	; (800147c <HAL_MspInit+0x4c>)
 800143c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143e:	4a0f      	ldr	r2, [pc, #60]	; (800147c <HAL_MspInit+0x4c>)
 8001440:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001444:	6453      	str	r3, [r2, #68]	; 0x44
 8001446:	4b0d      	ldr	r3, [pc, #52]	; (800147c <HAL_MspInit+0x4c>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	603b      	str	r3, [r7, #0]
 8001456:	4b09      	ldr	r3, [pc, #36]	; (800147c <HAL_MspInit+0x4c>)
 8001458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145a:	4a08      	ldr	r2, [pc, #32]	; (800147c <HAL_MspInit+0x4c>)
 800145c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001460:	6413      	str	r3, [r2, #64]	; 0x40
 8001462:	4b06      	ldr	r3, [pc, #24]	; (800147c <HAL_MspInit+0x4c>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800146a:	603b      	str	r3, [r7, #0]
 800146c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800

08001480 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001484:	e7fe      	b.n	8001484 <NMI_Handler+0x4>

08001486 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001486:	b480      	push	{r7}
 8001488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800148a:	e7fe      	b.n	800148a <HardFault_Handler+0x4>

0800148c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001490:	e7fe      	b.n	8001490 <MemManage_Handler+0x4>

08001492 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001496:	e7fe      	b.n	8001496 <BusFault_Handler+0x4>

08001498 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800149c:	e7fe      	b.n	800149c <UsageFault_Handler+0x4>

0800149e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014cc:	f000 fc3c 	bl	8001d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80014d8:	2001      	movs	r0, #1
 80014da:	f001 fa99 	bl	8002a10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3_up);
 80014e8:	4802      	ldr	r0, [pc, #8]	; (80014f4 <DMA1_Stream1_IRQHandler+0x10>)
 80014ea:	f000 fe89 	bl	8002200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */


  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000488 	.word	0x20000488

080014f8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 80014fc:	4802      	ldr	r0, [pc, #8]	; (8001508 <DMA1_Stream3_IRQHandler+0x10>)
 80014fe:	f000 fe7f 	bl	8002200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000338 	.word	0x20000338

0800150c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 8001510:	4802      	ldr	r0, [pc, #8]	; (800151c <DMA1_Stream4_IRQHandler+0x10>)
 8001512:	f000 fe75 	bl	8002200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000428 	.word	0x20000428

08001520 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001524:	4802      	ldr	r0, [pc, #8]	; (8001530 <DMA1_Stream5_IRQHandler+0x10>)
 8001526:	f000 fe6b 	bl	8002200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200002d8 	.word	0x200002d8

08001534 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001538:	f44f 7080 	mov.w	r0, #256	; 0x100
 800153c:	f001 fa68 	bl	8002a10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}

08001544 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <DMA2_Stream2_IRQHandler+0x10>)
 800154a:	f000 fe59 	bl	8002200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000530 	.word	0x20000530

08001558 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800155c:	4b06      	ldr	r3, [pc, #24]	; (8001578 <SystemInit+0x20>)
 800155e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001562:	4a05      	ldr	r2, [pc, #20]	; (8001578 <SystemInit+0x20>)
 8001564:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001568:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	e000ed00 	.word	0xe000ed00

0800157c <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch2;
DMA_HandleTypeDef hdma_tim5_ch4_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	; 0x28
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001582:	f107 0320 	add.w	r3, r7, #32
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]
 800159a:	615a      	str	r2, [r3, #20]
 800159c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800159e:	4b27      	ldr	r3, [pc, #156]	; (800163c <MX_TIM2_Init+0xc0>)
 80015a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015a6:	4b25      	ldr	r3, [pc, #148]	; (800163c <MX_TIM2_Init+0xc0>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ac:	4b23      	ldr	r3, [pc, #140]	; (800163c <MX_TIM2_Init+0xc0>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 80015b2:	4b22      	ldr	r3, [pc, #136]	; (800163c <MX_TIM2_Init+0xc0>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b8:	4b20      	ldr	r3, [pc, #128]	; (800163c <MX_TIM2_Init+0xc0>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015be:	4b1f      	ldr	r3, [pc, #124]	; (800163c <MX_TIM2_Init+0xc0>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015c4:	481d      	ldr	r0, [pc, #116]	; (800163c <MX_TIM2_Init+0xc0>)
 80015c6:	f002 fcd5 	bl	8003f74 <HAL_TIM_PWM_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80015d0:	f7ff fe3e 	bl	8001250 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d4:	2300      	movs	r3, #0
 80015d6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d8:	2300      	movs	r3, #0
 80015da:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015dc:	f107 0320 	add.w	r3, r7, #32
 80015e0:	4619      	mov	r1, r3
 80015e2:	4816      	ldr	r0, [pc, #88]	; (800163c <MX_TIM2_Init+0xc0>)
 80015e4:	f003 f8b6 	bl	8004754 <HAL_TIMEx_MasterConfigSynchronization>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80015ee:	f7ff fe2f 	bl	8001250 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f2:	2360      	movs	r3, #96	; 0x60
 80015f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	2200      	movs	r2, #0
 8001606:	4619      	mov	r1, r3
 8001608:	480c      	ldr	r0, [pc, #48]	; (800163c <MX_TIM2_Init+0xc0>)
 800160a:	f002 fdb3 	bl	8004174 <HAL_TIM_PWM_ConfigChannel>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001614:	f7ff fe1c 	bl	8001250 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001618:	1d3b      	adds	r3, r7, #4
 800161a:	2208      	movs	r2, #8
 800161c:	4619      	mov	r1, r3
 800161e:	4807      	ldr	r0, [pc, #28]	; (800163c <MX_TIM2_Init+0xc0>)
 8001620:	f002 fda8 	bl	8004174 <HAL_TIM_PWM_ConfigChannel>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800162a:	f7ff fe11 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800162e:	4803      	ldr	r0, [pc, #12]	; (800163c <MX_TIM2_Init+0xc0>)
 8001630:	f000 f9ea 	bl	8001a08 <HAL_TIM_MspPostInit>

}
 8001634:	bf00      	nop
 8001636:	3728      	adds	r7, #40	; 0x28
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	200004e8 	.word	0x200004e8

08001640 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08a      	sub	sp, #40	; 0x28
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001646:	f107 0320 	add.w	r3, r7, #32
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
 800165c:	611a      	str	r2, [r3, #16]
 800165e:	615a      	str	r2, [r3, #20]
 8001660:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001662:	4b27      	ldr	r3, [pc, #156]	; (8001700 <MX_TIM5_Init+0xc0>)
 8001664:	4a27      	ldr	r2, [pc, #156]	; (8001704 <MX_TIM5_Init+0xc4>)
 8001666:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001668:	4b25      	ldr	r3, [pc, #148]	; (8001700 <MX_TIM5_Init+0xc0>)
 800166a:	2200      	movs	r2, #0
 800166c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166e:	4b24      	ldr	r3, [pc, #144]	; (8001700 <MX_TIM5_Init+0xc0>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8001674:	4b22      	ldr	r3, [pc, #136]	; (8001700 <MX_TIM5_Init+0xc0>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167a:	4b21      	ldr	r3, [pc, #132]	; (8001700 <MX_TIM5_Init+0xc0>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001680:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <MX_TIM5_Init+0xc0>)
 8001682:	2200      	movs	r2, #0
 8001684:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001686:	481e      	ldr	r0, [pc, #120]	; (8001700 <MX_TIM5_Init+0xc0>)
 8001688:	f002 fc74 	bl	8003f74 <HAL_TIM_PWM_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8001692:	f7ff fddd 	bl	8001250 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001696:	2300      	movs	r3, #0
 8001698:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800169a:	2300      	movs	r3, #0
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800169e:	f107 0320 	add.w	r3, r7, #32
 80016a2:	4619      	mov	r1, r3
 80016a4:	4816      	ldr	r0, [pc, #88]	; (8001700 <MX_TIM5_Init+0xc0>)
 80016a6:	f003 f855 	bl	8004754 <HAL_TIMEx_MasterConfigSynchronization>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 80016b0:	f7ff fdce 	bl	8001250 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016b4:	2360      	movs	r3, #96	; 0x60
 80016b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016bc:	2300      	movs	r3, #0
 80016be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016c4:	1d3b      	adds	r3, r7, #4
 80016c6:	2204      	movs	r2, #4
 80016c8:	4619      	mov	r1, r3
 80016ca:	480d      	ldr	r0, [pc, #52]	; (8001700 <MX_TIM5_Init+0xc0>)
 80016cc:	f002 fd52 	bl	8004174 <HAL_TIM_PWM_ConfigChannel>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80016d6:	f7ff fdbb 	bl	8001250 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	220c      	movs	r2, #12
 80016de:	4619      	mov	r1, r3
 80016e0:	4807      	ldr	r0, [pc, #28]	; (8001700 <MX_TIM5_Init+0xc0>)
 80016e2:	f002 fd47 	bl	8004174 <HAL_TIM_PWM_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80016ec:	f7ff fdb0 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80016f0:	4803      	ldr	r0, [pc, #12]	; (8001700 <MX_TIM5_Init+0xc0>)
 80016f2:	f000 f989 	bl	8001a08 <HAL_TIM_MspPostInit>

}
 80016f6:	bf00      	nop
 80016f8:	3728      	adds	r7, #40	; 0x28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000398 	.word	0x20000398
 8001704:	40000c00 	.word	0x40000c00

08001708 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800170c:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <MX_TIM11_Init+0x40>)
 800170e:	4a0f      	ldr	r2, [pc, #60]	; (800174c <MX_TIM11_Init+0x44>)
 8001710:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8001712:	4b0d      	ldr	r3, [pc, #52]	; (8001748 <MX_TIM11_Init+0x40>)
 8001714:	2263      	movs	r2, #99	; 0x63
 8001716:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001718:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <MX_TIM11_Init+0x40>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 999;
 800171e:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <MX_TIM11_Init+0x40>)
 8001720:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001724:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001726:	4b08      	ldr	r3, [pc, #32]	; (8001748 <MX_TIM11_Init+0x40>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800172c:	4b06      	ldr	r3, [pc, #24]	; (8001748 <MX_TIM11_Init+0x40>)
 800172e:	2200      	movs	r2, #0
 8001730:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001732:	4805      	ldr	r0, [pc, #20]	; (8001748 <MX_TIM11_Init+0x40>)
 8001734:	f002 fb74 	bl	8003e20 <HAL_TIM_Base_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800173e:	f7ff fd87 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200003e0 	.word	0x200003e0
 800174c:	40014800 	.word	0x40014800

08001750 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001760:	f040 8089 	bne.w	8001876 <HAL_TIM_PWM_MspInit+0x126>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	4b8c      	ldr	r3, [pc, #560]	; (800199c <HAL_TIM_PWM_MspInit+0x24c>)
 800176a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176c:	4a8b      	ldr	r2, [pc, #556]	; (800199c <HAL_TIM_PWM_MspInit+0x24c>)
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	6413      	str	r3, [r2, #64]	; 0x40
 8001774:	4b89      	ldr	r3, [pc, #548]	; (800199c <HAL_TIM_PWM_MspInit+0x24c>)
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8001780:	4b87      	ldr	r3, [pc, #540]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 8001782:	4a88      	ldr	r2, [pc, #544]	; (80019a4 <HAL_TIM_PWM_MspInit+0x254>)
 8001784:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8001786:	4b86      	ldr	r3, [pc, #536]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 8001788:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800178c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800178e:	4b84      	ldr	r3, [pc, #528]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 8001790:	2240      	movs	r2, #64	; 0x40
 8001792:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001794:	4b82      	ldr	r3, [pc, #520]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 8001796:	2200      	movs	r2, #0
 8001798:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800179a:	4b81      	ldr	r3, [pc, #516]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 800179c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017a0:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017a2:	4b7f      	ldr	r3, [pc, #508]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017a8:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017aa:	4b7d      	ldr	r3, [pc, #500]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017b0:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 80017b2:	4b7b      	ldr	r3, [pc, #492]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80017b8:	4b79      	ldr	r3, [pc, #484]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017ba:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017be:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80017c0:	4b77      	ldr	r3, [pc, #476]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017c2:	2204      	movs	r2, #4
 80017c4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim2_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80017c6:	4b76      	ldr	r3, [pc, #472]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim2_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
 80017cc:	4b74      	ldr	r3, [pc, #464]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim2_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80017d2:	4b73      	ldr	r3, [pc, #460]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80017d8:	4871      	ldr	r0, [pc, #452]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017da:	f000 fc0b 	bl	8001ff4 <HAL_DMA_Init>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <HAL_TIM_PWM_MspInit+0x98>
    {
      Error_Handler();
 80017e4:	f7ff fd34 	bl	8001250 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a6d      	ldr	r2, [pc, #436]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017ec:	625a      	str	r2, [r3, #36]	; 0x24
 80017ee:	4a6c      	ldr	r2, [pc, #432]	; (80019a0 <HAL_TIM_PWM_MspInit+0x250>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2_CH3_UP Init */
    hdma_tim2_ch3_up.Instance = DMA1_Stream1;
 80017f4:	4b6c      	ldr	r3, [pc, #432]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 80017f6:	4a6d      	ldr	r2, [pc, #436]	; (80019ac <HAL_TIM_PWM_MspInit+0x25c>)
 80017f8:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3_up.Init.Channel = DMA_CHANNEL_3;
 80017fa:	4b6b      	ldr	r3, [pc, #428]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 80017fc:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001800:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001802:	4b69      	ldr	r3, [pc, #420]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001804:	2240      	movs	r2, #64	; 0x40
 8001806:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001808:	4b67      	ldr	r3, [pc, #412]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 800180e:	4b66      	ldr	r3, [pc, #408]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001810:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001814:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001816:	4b64      	ldr	r3, [pc, #400]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001818:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800181c:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800181e:	4b62      	ldr	r3, [pc, #392]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001820:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001824:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3_up.Init.Mode = DMA_NORMAL;
 8001826:	4b60      	ldr	r3, [pc, #384]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001828:	2200      	movs	r2, #0
 800182a:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800182c:	4b5e      	ldr	r3, [pc, #376]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 800182e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001832:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001834:	4b5c      	ldr	r3, [pc, #368]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001836:	2204      	movs	r2, #4
 8001838:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim2_ch3_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800183a:	4b5b      	ldr	r3, [pc, #364]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 800183c:	2200      	movs	r2, #0
 800183e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim2_ch3_up.Init.MemBurst = DMA_MBURST_SINGLE;
 8001840:	4b59      	ldr	r3, [pc, #356]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001842:	2200      	movs	r2, #0
 8001844:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim2_ch3_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001846:	4b58      	ldr	r3, [pc, #352]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001848:	2200      	movs	r2, #0
 800184a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch3_up) != HAL_OK)
 800184c:	4856      	ldr	r0, [pc, #344]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 800184e:	f000 fbd1 	bl	8001ff4 <HAL_DMA_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <HAL_TIM_PWM_MspInit+0x10c>
    {
      Error_Handler();
 8001858:	f7ff fcfa 	bl	8001250 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3_up);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a52      	ldr	r2, [pc, #328]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001860:	62da      	str	r2, [r3, #44]	; 0x2c
 8001862:	4a51      	ldr	r2, [pc, #324]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_ch3_up);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4a4f      	ldr	r2, [pc, #316]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 800186c:	621a      	str	r2, [r3, #32]
 800186e:	4a4e      	ldr	r2, [pc, #312]	; (80019a8 <HAL_TIM_PWM_MspInit+0x258>)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001874:	e08d      	b.n	8001992 <HAL_TIM_PWM_MspInit+0x242>
  else if(tim_pwmHandle->Instance==TIM5)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a4d      	ldr	r2, [pc, #308]	; (80019b0 <HAL_TIM_PWM_MspInit+0x260>)
 800187c:	4293      	cmp	r3, r2
 800187e:	f040 8088 	bne.w	8001992 <HAL_TIM_PWM_MspInit+0x242>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	4b45      	ldr	r3, [pc, #276]	; (800199c <HAL_TIM_PWM_MspInit+0x24c>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	4a44      	ldr	r2, [pc, #272]	; (800199c <HAL_TIM_PWM_MspInit+0x24c>)
 800188c:	f043 0308 	orr.w	r3, r3, #8
 8001890:	6413      	str	r3, [r2, #64]	; 0x40
 8001892:	4b42      	ldr	r3, [pc, #264]	; (800199c <HAL_TIM_PWM_MspInit+0x24c>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	f003 0308 	and.w	r3, r3, #8
 800189a:	60bb      	str	r3, [r7, #8]
 800189c:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 800189e:	4b45      	ldr	r3, [pc, #276]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018a0:	4a45      	ldr	r2, [pc, #276]	; (80019b8 <HAL_TIM_PWM_MspInit+0x268>)
 80018a2:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Channel = DMA_CHANNEL_6;
 80018a4:	4b43      	ldr	r3, [pc, #268]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018a6:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80018aa:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018ac:	4b41      	ldr	r3, [pc, #260]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018ae:	2240      	movs	r2, #64	; 0x40
 80018b0:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80018b2:	4b40      	ldr	r3, [pc, #256]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80018b8:	4b3e      	ldr	r3, [pc, #248]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018be:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018c0:	4b3c      	ldr	r3, [pc, #240]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018c6:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018c8:	4b3a      	ldr	r3, [pc, #232]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018ce:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 80018d0:	4b38      	ldr	r3, [pc, #224]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80018d6:	4b37      	ldr	r3, [pc, #220]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018d8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80018dc:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80018de:	4b35      	ldr	r3, [pc, #212]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018e0:	2204      	movs	r2, #4
 80018e2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim5_ch2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80018e4:	4b33      	ldr	r3, [pc, #204]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim5_ch2.Init.MemBurst = DMA_MBURST_SINGLE;
 80018ea:	4b32      	ldr	r3, [pc, #200]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim5_ch2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80018f0:	4b30      	ldr	r3, [pc, #192]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 80018f6:	482f      	ldr	r0, [pc, #188]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 80018f8:	f000 fb7c 	bl	8001ff4 <HAL_DMA_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <HAL_TIM_PWM_MspInit+0x1b6>
      Error_Handler();
 8001902:	f7ff fca5 	bl	8001250 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a2a      	ldr	r2, [pc, #168]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 800190a:	629a      	str	r2, [r3, #40]	; 0x28
 800190c:	4a29      	ldr	r2, [pc, #164]	; (80019b4 <HAL_TIM_PWM_MspInit+0x264>)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim5_ch4_trig.Instance = DMA1_Stream3;
 8001912:	4b2a      	ldr	r3, [pc, #168]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 8001914:	4a2a      	ldr	r2, [pc, #168]	; (80019c0 <HAL_TIM_PWM_MspInit+0x270>)
 8001916:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4_trig.Init.Channel = DMA_CHANNEL_6;
 8001918:	4b28      	ldr	r3, [pc, #160]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 800191a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800191e:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001920:	4b26      	ldr	r3, [pc, #152]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 8001922:	2240      	movs	r2, #64	; 0x40
 8001924:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8001926:	4b25      	ldr	r3, [pc, #148]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 8001928:	2200      	movs	r2, #0
 800192a:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 800192c:	4b23      	ldr	r3, [pc, #140]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 800192e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001932:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001934:	4b21      	ldr	r3, [pc, #132]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 8001936:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800193a:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800193c:	4b1f      	ldr	r3, [pc, #124]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 800193e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001942:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4_trig.Init.Mode = DMA_NORMAL;
 8001944:	4b1d      	ldr	r3, [pc, #116]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 8001946:	2200      	movs	r2, #0
 8001948:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800194a:	4b1c      	ldr	r3, [pc, #112]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 800194c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001950:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4_trig.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001952:	4b1a      	ldr	r3, [pc, #104]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 8001954:	2204      	movs	r2, #4
 8001956:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim5_ch4_trig.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8001958:	4b18      	ldr	r3, [pc, #96]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 800195a:	2200      	movs	r2, #0
 800195c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim5_ch4_trig.Init.MemBurst = DMA_MBURST_SINGLE;
 800195e:	4b17      	ldr	r3, [pc, #92]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 8001960:	2200      	movs	r2, #0
 8001962:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim5_ch4_trig.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001964:	4b15      	ldr	r3, [pc, #84]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 8001966:	2200      	movs	r2, #0
 8001968:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 800196a:	4814      	ldr	r0, [pc, #80]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 800196c:	f000 fb42 	bl	8001ff4 <HAL_DMA_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <HAL_TIM_PWM_MspInit+0x22a>
      Error_Handler();
 8001976:	f7ff fc6b 	bl	8001250 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a0f      	ldr	r2, [pc, #60]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 800197e:	631a      	str	r2, [r3, #48]	; 0x30
 8001980:	4a0e      	ldr	r2, [pc, #56]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a0c      	ldr	r2, [pc, #48]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 800198a:	639a      	str	r2, [r3, #56]	; 0x38
 800198c:	4a0b      	ldr	r2, [pc, #44]	; (80019bc <HAL_TIM_PWM_MspInit+0x26c>)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40023800 	.word	0x40023800
 80019a0:	200002d8 	.word	0x200002d8
 80019a4:	40026088 	.word	0x40026088
 80019a8:	20000488 	.word	0x20000488
 80019ac:	40026028 	.word	0x40026028
 80019b0:	40000c00 	.word	0x40000c00
 80019b4:	20000428 	.word	0x20000428
 80019b8:	40026070 	.word	0x40026070
 80019bc:	20000338 	.word	0x20000338
 80019c0:	40026058 	.word	0x40026058

080019c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a0b      	ldr	r2, [pc, #44]	; (8001a00 <HAL_TIM_Base_MspInit+0x3c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d10d      	bne.n	80019f2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	4b0a      	ldr	r3, [pc, #40]	; (8001a04 <HAL_TIM_Base_MspInit+0x40>)
 80019dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019de:	4a09      	ldr	r2, [pc, #36]	; (8001a04 <HAL_TIM_Base_MspInit+0x40>)
 80019e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019e4:	6453      	str	r3, [r2, #68]	; 0x44
 80019e6:	4b07      	ldr	r3, [pc, #28]	; (8001a04 <HAL_TIM_Base_MspInit+0x40>)
 80019e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80019f2:	bf00      	nop
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40014800 	.word	0x40014800
 8001a04:	40023800 	.word	0x40023800

08001a08 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	; 0x28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a28:	d11e      	bne.n	8001a68 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	4b22      	ldr	r3, [pc, #136]	; (8001ab8 <HAL_TIM_MspPostInit+0xb0>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a21      	ldr	r2, [pc, #132]	; (8001ab8 <HAL_TIM_MspPostInit+0xb0>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b1f      	ldr	r3, [pc, #124]	; (8001ab8 <HAL_TIM_MspPostInit+0xb0>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = MOTOR4_Pin|MOTOR2_Pin;
 8001a46:	2305      	movs	r3, #5
 8001a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a52:	2300      	movs	r3, #0
 8001a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a56:	2301      	movs	r3, #1
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4816      	ldr	r0, [pc, #88]	; (8001abc <HAL_TIM_MspPostInit+0xb4>)
 8001a62:	f000 fe37 	bl	80026d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001a66:	e022      	b.n	8001aae <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a14      	ldr	r2, [pc, #80]	; (8001ac0 <HAL_TIM_MspPostInit+0xb8>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d11d      	bne.n	8001aae <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	4b10      	ldr	r3, [pc, #64]	; (8001ab8 <HAL_TIM_MspPostInit+0xb0>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	4a0f      	ldr	r2, [pc, #60]	; (8001ab8 <HAL_TIM_MspPostInit+0xb0>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	; 0x30
 8001a82:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <HAL_TIM_MspPostInit+0xb0>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR3_Pin|MOTOR1_Pin;
 8001a8e:	230a      	movs	r3, #10
 8001a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa2:	f107 0314 	add.w	r3, r7, #20
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4804      	ldr	r0, [pc, #16]	; (8001abc <HAL_TIM_MspPostInit+0xb4>)
 8001aaa:	f000 fe13 	bl	80026d4 <HAL_GPIO_Init>
}
 8001aae:	bf00      	nop
 8001ab0:	3728      	adds	r7, #40	; 0x28
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40020000 	.word	0x40020000
 8001ac0:	40000c00 	.word	0x40000c00

08001ac4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ac8:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <MX_USART1_UART_Init+0x4c>)
 8001aca:	4a12      	ldr	r2, [pc, #72]	; (8001b14 <MX_USART1_UART_Init+0x50>)
 8001acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <MX_USART1_UART_Init+0x4c>)
 8001ad0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ad6:	4b0e      	ldr	r3, [pc, #56]	; (8001b10 <MX_USART1_UART_Init+0x4c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001adc:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <MX_USART1_UART_Init+0x4c>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <MX_USART1_UART_Init+0x4c>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ae8:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <MX_USART1_UART_Init+0x4c>)
 8001aea:	220c      	movs	r2, #12
 8001aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aee:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <MX_USART1_UART_Init+0x4c>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af4:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <MX_USART1_UART_Init+0x4c>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001afa:	4805      	ldr	r0, [pc, #20]	; (8001b10 <MX_USART1_UART_Init+0x4c>)
 8001afc:	f002 fe98 	bl	8004830 <HAL_UART_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b06:	f7ff fba3 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000590 	.word	0x20000590
 8001b14:	40011000 	.word	0x40011000

08001b18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	; 0x28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a40      	ldr	r2, [pc, #256]	; (8001c38 <HAL_UART_MspInit+0x120>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d179      	bne.n	8001c2e <HAL_UART_MspInit+0x116>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	4b3f      	ldr	r3, [pc, #252]	; (8001c3c <HAL_UART_MspInit+0x124>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b42:	4a3e      	ldr	r2, [pc, #248]	; (8001c3c <HAL_UART_MspInit+0x124>)
 8001b44:	f043 0310 	orr.w	r3, r3, #16
 8001b48:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4a:	4b3c      	ldr	r3, [pc, #240]	; (8001c3c <HAL_UART_MspInit+0x124>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4e:	f003 0310 	and.w	r3, r3, #16
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	4b38      	ldr	r3, [pc, #224]	; (8001c3c <HAL_UART_MspInit+0x124>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	4a37      	ldr	r2, [pc, #220]	; (8001c3c <HAL_UART_MspInit+0x124>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	6313      	str	r3, [r2, #48]	; 0x30
 8001b66:	4b35      	ldr	r3, [pc, #212]	; (8001c3c <HAL_UART_MspInit+0x124>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	60bb      	str	r3, [r7, #8]
 8001b76:	4b31      	ldr	r3, [pc, #196]	; (8001c3c <HAL_UART_MspInit+0x124>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7a:	4a30      	ldr	r2, [pc, #192]	; (8001c3c <HAL_UART_MspInit+0x124>)
 8001b7c:	f043 0302 	orr.w	r3, r3, #2
 8001b80:	6313      	str	r3, [r2, #48]	; 0x30
 8001b82:	4b2e      	ldr	r3, [pc, #184]	; (8001c3c <HAL_UART_MspInit+0x124>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b94:	2302      	movs	r3, #2
 8001b96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ba0:	2307      	movs	r3, #7
 8001ba2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4825      	ldr	r0, [pc, #148]	; (8001c40 <HAL_UART_MspInit+0x128>)
 8001bac:	f000 fd92 	bl	80026d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bb0:	2380      	movs	r3, #128	; 0x80
 8001bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bc0:	2307      	movs	r3, #7
 8001bc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4619      	mov	r1, r3
 8001bca:	481e      	ldr	r0, [pc, #120]	; (8001c44 <HAL_UART_MspInit+0x12c>)
 8001bcc:	f000 fd82 	bl	80026d4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001bd2:	4a1e      	ldr	r2, [pc, #120]	; (8001c4c <HAL_UART_MspInit+0x134>)
 8001bd4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001bd6:	4b1c      	ldr	r3, [pc, #112]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001bd8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bdc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bde:	4b1a      	ldr	r3, [pc, #104]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001be4:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bea:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001bec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bf0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bf2:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001bfe:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001c00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c04:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c0c:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001c12:	480d      	ldr	r0, [pc, #52]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001c14:	f000 f9ee 	bl	8001ff4 <HAL_DMA_Init>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 8001c1e:	f7ff fb17 	bl	8001250 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a08      	ldr	r2, [pc, #32]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001c26:	639a      	str	r2, [r3, #56]	; 0x38
 8001c28:	4a07      	ldr	r2, [pc, #28]	; (8001c48 <HAL_UART_MspInit+0x130>)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c2e:	bf00      	nop
 8001c30:	3728      	adds	r7, #40	; 0x28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40011000 	.word	0x40011000
 8001c3c:	40023800 	.word	0x40023800
 8001c40:	40020000 	.word	0x40020000
 8001c44:	40020400 	.word	0x40020400
 8001c48:	20000530 	.word	0x20000530
 8001c4c:	40026440 	.word	0x40026440

08001c50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c56:	e003      	b.n	8001c60 <LoopCopyDataInit>

08001c58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c58:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c5e:	3104      	adds	r1, #4

08001c60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c60:	480b      	ldr	r0, [pc, #44]	; (8001c90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c62:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c68:	d3f6      	bcc.n	8001c58 <CopyDataInit>
  ldr  r2, =_sbss
 8001c6a:	4a0b      	ldr	r2, [pc, #44]	; (8001c98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c6c:	e002      	b.n	8001c74 <LoopFillZerobss>

08001c6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c70:	f842 3b04 	str.w	r3, [r2], #4

08001c74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c74:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c78:	d3f9      	bcc.n	8001c6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c7a:	f7ff fc6d 	bl	8001558 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c7e:	f004 fdc7 	bl	8006810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c82:	f7ff f9e9 	bl	8001058 <main>
  bx  lr    
 8001c86:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c88:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001c8c:	08006eb0 	.word	0x08006eb0
  ldr  r0, =_sdata
 8001c90:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c94:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001c98:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8001c9c:	200005d8 	.word	0x200005d8

08001ca0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ca0:	e7fe      	b.n	8001ca0 <ADC_IRQHandler>
	...

08001ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ca8:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <HAL_Init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a0d      	ldr	r2, [pc, #52]	; (8001ce4 <HAL_Init+0x40>)
 8001cae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <HAL_Init+0x40>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <HAL_Init+0x40>)
 8001cba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cc0:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <HAL_Init+0x40>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a07      	ldr	r2, [pc, #28]	; (8001ce4 <HAL_Init+0x40>)
 8001cc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f000 f94f 	bl	8001f70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cd2:	2000      	movs	r0, #0
 8001cd4:	f000 f808 	bl	8001ce8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cd8:	f7ff fbaa 	bl	8001430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023c00 	.word	0x40023c00

08001ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cf0:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <HAL_InitTick+0x54>)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	4b12      	ldr	r3, [pc, #72]	; (8001d40 <HAL_InitTick+0x58>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 f967 	bl	8001fda <HAL_SYSTICK_Config>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e00e      	b.n	8001d34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b0f      	cmp	r3, #15
 8001d1a:	d80a      	bhi.n	8001d32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	6879      	ldr	r1, [r7, #4]
 8001d20:	f04f 30ff 	mov.w	r0, #4294967295
 8001d24:	f000 f92f 	bl	8001f86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d28:	4a06      	ldr	r2, [pc, #24]	; (8001d44 <HAL_InitTick+0x5c>)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e000      	b.n	8001d34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20000000 	.word	0x20000000
 8001d40:	20000008 	.word	0x20000008
 8001d44:	20000004 	.word	0x20000004

08001d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <HAL_IncTick+0x20>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	461a      	mov	r2, r3
 8001d52:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <HAL_IncTick+0x24>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4413      	add	r3, r2
 8001d58:	4a04      	ldr	r2, [pc, #16]	; (8001d6c <HAL_IncTick+0x24>)
 8001d5a:	6013      	str	r3, [r2, #0]
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	20000008 	.word	0x20000008
 8001d6c:	200005d4 	.word	0x200005d4

08001d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  return uwTick;
 8001d74:	4b03      	ldr	r3, [pc, #12]	; (8001d84 <HAL_GetTick+0x14>)
 8001d76:	681b      	ldr	r3, [r3, #0]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	200005d4 	.word	0x200005d4

08001d88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d90:	f7ff ffee 	bl	8001d70 <HAL_GetTick>
 8001d94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da0:	d005      	beq.n	8001dae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001da2:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <HAL_Delay+0x44>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	461a      	mov	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	4413      	add	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dae:	bf00      	nop
 8001db0:	f7ff ffde 	bl	8001d70 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d8f7      	bhi.n	8001db0 <HAL_Delay+0x28>
  {
  }
}
 8001dc0:	bf00      	nop
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000008 	.word	0x20000008

08001dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <__NVIC_SetPriorityGrouping+0x44>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001de6:	68ba      	ldr	r2, [r7, #8]
 8001de8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dec:	4013      	ands	r3, r2
 8001dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001df8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e02:	4a04      	ldr	r2, [pc, #16]	; (8001e14 <__NVIC_SetPriorityGrouping+0x44>)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	60d3      	str	r3, [r2, #12]
}
 8001e08:	bf00      	nop
 8001e0a:	3714      	adds	r7, #20
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e1c:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <__NVIC_GetPriorityGrouping+0x18>)
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	0a1b      	lsrs	r3, r3, #8
 8001e22:	f003 0307 	and.w	r3, r3, #7
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	db0b      	blt.n	8001e5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	f003 021f 	and.w	r2, r3, #31
 8001e4c:	4907      	ldr	r1, [pc, #28]	; (8001e6c <__NVIC_EnableIRQ+0x38>)
 8001e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e52:	095b      	lsrs	r3, r3, #5
 8001e54:	2001      	movs	r0, #1
 8001e56:	fa00 f202 	lsl.w	r2, r0, r2
 8001e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	e000e100 	.word	0xe000e100

08001e70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	6039      	str	r1, [r7, #0]
 8001e7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	db0a      	blt.n	8001e9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	b2da      	uxtb	r2, r3
 8001e88:	490c      	ldr	r1, [pc, #48]	; (8001ebc <__NVIC_SetPriority+0x4c>)
 8001e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8e:	0112      	lsls	r2, r2, #4
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	440b      	add	r3, r1
 8001e94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e98:	e00a      	b.n	8001eb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	4908      	ldr	r1, [pc, #32]	; (8001ec0 <__NVIC_SetPriority+0x50>)
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	f003 030f 	and.w	r3, r3, #15
 8001ea6:	3b04      	subs	r3, #4
 8001ea8:	0112      	lsls	r2, r2, #4
 8001eaa:	b2d2      	uxtb	r2, r2
 8001eac:	440b      	add	r3, r1
 8001eae:	761a      	strb	r2, [r3, #24]
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	e000e100 	.word	0xe000e100
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b089      	sub	sp, #36	; 0x24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f003 0307 	and.w	r3, r3, #7
 8001ed6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	f1c3 0307 	rsb	r3, r3, #7
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	bf28      	it	cs
 8001ee2:	2304      	movcs	r3, #4
 8001ee4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	3304      	adds	r3, #4
 8001eea:	2b06      	cmp	r3, #6
 8001eec:	d902      	bls.n	8001ef4 <NVIC_EncodePriority+0x30>
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	3b03      	subs	r3, #3
 8001ef2:	e000      	b.n	8001ef6 <NVIC_EncodePriority+0x32>
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	43da      	mvns	r2, r3
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	401a      	ands	r2, r3
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	fa01 f303 	lsl.w	r3, r1, r3
 8001f16:	43d9      	mvns	r1, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f1c:	4313      	orrs	r3, r2
         );
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3724      	adds	r7, #36	; 0x24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
	...

08001f2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3b01      	subs	r3, #1
 8001f38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f3c:	d301      	bcc.n	8001f42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e00f      	b.n	8001f62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f42:	4a0a      	ldr	r2, [pc, #40]	; (8001f6c <SysTick_Config+0x40>)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3b01      	subs	r3, #1
 8001f48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f4a:	210f      	movs	r1, #15
 8001f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f50:	f7ff ff8e 	bl	8001e70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f54:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <SysTick_Config+0x40>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f5a:	4b04      	ldr	r3, [pc, #16]	; (8001f6c <SysTick_Config+0x40>)
 8001f5c:	2207      	movs	r2, #7
 8001f5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	e000e010 	.word	0xe000e010

08001f70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f7ff ff29 	bl	8001dd0 <__NVIC_SetPriorityGrouping>
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b086      	sub	sp, #24
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
 8001f92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f98:	f7ff ff3e 	bl	8001e18 <__NVIC_GetPriorityGrouping>
 8001f9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	6978      	ldr	r0, [r7, #20]
 8001fa4:	f7ff ff8e 	bl	8001ec4 <NVIC_EncodePriority>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fae:	4611      	mov	r1, r2
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff5d 	bl	8001e70 <__NVIC_SetPriority>
}
 8001fb6:	bf00      	nop
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff31 	bl	8001e34 <__NVIC_EnableIRQ>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff ffa2 	bl	8001f2c <SysTick_Config>
 8001fe8:	4603      	mov	r3, r0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002000:	f7ff feb6 	bl	8001d70 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e099      	b.n	8002144 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2202      	movs	r2, #2
 800201c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 0201 	bic.w	r2, r2, #1
 800202e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002030:	e00f      	b.n	8002052 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002032:	f7ff fe9d 	bl	8001d70 <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b05      	cmp	r3, #5
 800203e:	d908      	bls.n	8002052 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2220      	movs	r2, #32
 8002044:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2203      	movs	r2, #3
 800204a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e078      	b.n	8002144 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1e8      	bne.n	8002032 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	4b38      	ldr	r3, [pc, #224]	; (800214c <HAL_DMA_Init+0x158>)
 800206c:	4013      	ands	r3, r2
 800206e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800207e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800208a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002096:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a8:	2b04      	cmp	r3, #4
 80020aa:	d107      	bne.n	80020bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b4:	4313      	orrs	r3, r2
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f023 0307 	bic.w	r3, r3, #7
 80020d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d8:	697a      	ldr	r2, [r7, #20]
 80020da:	4313      	orrs	r3, r2
 80020dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	d117      	bne.n	8002116 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ea:	697a      	ldr	r2, [r7, #20]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d00e      	beq.n	8002116 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f000 fa6f 	bl	80025dc <DMA_CheckFifoParam>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d008      	beq.n	8002116 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2240      	movs	r2, #64	; 0x40
 8002108:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002112:	2301      	movs	r3, #1
 8002114:	e016      	b.n	8002144 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 fa26 	bl	8002570 <DMA_CalcBaseAndBitshift>
 8002124:	4603      	mov	r3, r0
 8002126:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800212c:	223f      	movs	r2, #63	; 0x3f
 800212e:	409a      	lsls	r2, r3
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	f010803f 	.word	0xf010803f

08002150 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
 800215c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800215e:	2300      	movs	r3, #0
 8002160:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002166:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800216e:	2b01      	cmp	r3, #1
 8002170:	d101      	bne.n	8002176 <HAL_DMA_Start_IT+0x26>
 8002172:	2302      	movs	r3, #2
 8002174:	e040      	b.n	80021f8 <HAL_DMA_Start_IT+0xa8>
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b01      	cmp	r3, #1
 8002188:	d12f      	bne.n	80021ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2202      	movs	r2, #2
 800218e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2200      	movs	r2, #0
 8002196:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	68b9      	ldr	r1, [r7, #8]
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f000 f9b8 	bl	8002514 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021a8:	223f      	movs	r2, #63	; 0x3f
 80021aa:	409a      	lsls	r2, r3
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f042 0216 	orr.w	r2, r2, #22
 80021be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d007      	beq.n	80021d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f042 0208 	orr.w	r2, r2, #8
 80021d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0201 	orr.w	r2, r2, #1
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	e005      	b.n	80021f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80021f2:	2302      	movs	r3, #2
 80021f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80021f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3718      	adds	r7, #24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002208:	2300      	movs	r3, #0
 800220a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800220c:	4b92      	ldr	r3, [pc, #584]	; (8002458 <HAL_DMA_IRQHandler+0x258>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a92      	ldr	r2, [pc, #584]	; (800245c <HAL_DMA_IRQHandler+0x25c>)
 8002212:	fba2 2303 	umull	r2, r3, r2, r3
 8002216:	0a9b      	lsrs	r3, r3, #10
 8002218:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800221e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800222a:	2208      	movs	r2, #8
 800222c:	409a      	lsls	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	4013      	ands	r3, r2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d01a      	beq.n	800226c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	2b00      	cmp	r3, #0
 8002242:	d013      	beq.n	800226c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 0204 	bic.w	r2, r2, #4
 8002252:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002258:	2208      	movs	r2, #8
 800225a:	409a      	lsls	r2, r3
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002264:	f043 0201 	orr.w	r2, r3, #1
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002270:	2201      	movs	r2, #1
 8002272:	409a      	lsls	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	4013      	ands	r3, r2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d012      	beq.n	80022a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002286:	2b00      	cmp	r3, #0
 8002288:	d00b      	beq.n	80022a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800228e:	2201      	movs	r2, #1
 8002290:	409a      	lsls	r2, r3
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800229a:	f043 0202 	orr.w	r2, r3, #2
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022a6:	2204      	movs	r2, #4
 80022a8:	409a      	lsls	r2, r3
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	4013      	ands	r3, r2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d012      	beq.n	80022d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d00b      	beq.n	80022d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c4:	2204      	movs	r2, #4
 80022c6:	409a      	lsls	r2, r3
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022d0:	f043 0204 	orr.w	r2, r3, #4
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022dc:	2210      	movs	r2, #16
 80022de:	409a      	lsls	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4013      	ands	r3, r2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d043      	beq.n	8002370 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0308 	and.w	r3, r3, #8
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d03c      	beq.n	8002370 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022fa:	2210      	movs	r2, #16
 80022fc:	409a      	lsls	r2, r3
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d018      	beq.n	8002342 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d108      	bne.n	8002330 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	2b00      	cmp	r3, #0
 8002324:	d024      	beq.n	8002370 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	4798      	blx	r3
 800232e:	e01f      	b.n	8002370 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002334:	2b00      	cmp	r3, #0
 8002336:	d01b      	beq.n	8002370 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	4798      	blx	r3
 8002340:	e016      	b.n	8002370 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800234c:	2b00      	cmp	r3, #0
 800234e:	d107      	bne.n	8002360 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f022 0208 	bic.w	r2, r2, #8
 800235e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002364:	2b00      	cmp	r3, #0
 8002366:	d003      	beq.n	8002370 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002374:	2220      	movs	r2, #32
 8002376:	409a      	lsls	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4013      	ands	r3, r2
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 808e 	beq.w	800249e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0310 	and.w	r3, r3, #16
 800238c:	2b00      	cmp	r3, #0
 800238e:	f000 8086 	beq.w	800249e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002396:	2220      	movs	r2, #32
 8002398:	409a      	lsls	r2, r3
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b05      	cmp	r3, #5
 80023a8:	d136      	bne.n	8002418 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 0216 	bic.w	r2, r2, #22
 80023b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	695a      	ldr	r2, [r3, #20]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d103      	bne.n	80023da <HAL_DMA_IRQHandler+0x1da>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d007      	beq.n	80023ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 0208 	bic.w	r2, r2, #8
 80023e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ee:	223f      	movs	r2, #63	; 0x3f
 80023f0:	409a      	lsls	r2, r3
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2201      	movs	r2, #1
 8002402:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800240a:	2b00      	cmp	r3, #0
 800240c:	d07d      	beq.n	800250a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	4798      	blx	r3
        }
        return;
 8002416:	e078      	b.n	800250a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d01c      	beq.n	8002460 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d108      	bne.n	8002446 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002438:	2b00      	cmp	r3, #0
 800243a:	d030      	beq.n	800249e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	4798      	blx	r3
 8002444:	e02b      	b.n	800249e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800244a:	2b00      	cmp	r3, #0
 800244c:	d027      	beq.n	800249e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	4798      	blx	r3
 8002456:	e022      	b.n	800249e <HAL_DMA_IRQHandler+0x29e>
 8002458:	20000000 	.word	0x20000000
 800245c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10f      	bne.n	800248e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f022 0210 	bic.w	r2, r2, #16
 800247c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2201      	movs	r2, #1
 800248a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d032      	beq.n	800250c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d022      	beq.n	80024f8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2205      	movs	r2, #5
 80024b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 0201 	bic.w	r2, r2, #1
 80024c8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	3301      	adds	r3, #1
 80024ce:	60bb      	str	r3, [r7, #8]
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d307      	bcc.n	80024e6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d1f2      	bne.n	80024ca <HAL_DMA_IRQHandler+0x2ca>
 80024e4:	e000      	b.n	80024e8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80024e6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d005      	beq.n	800250c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	4798      	blx	r3
 8002508:	e000      	b.n	800250c <HAL_DMA_IRQHandler+0x30c>
        return;
 800250a:	bf00      	nop
    }
  }
}
 800250c:	3718      	adds	r7, #24
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop

08002514 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
 8002520:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002530:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	683a      	ldr	r2, [r7, #0]
 8002538:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	2b40      	cmp	r3, #64	; 0x40
 8002540:	d108      	bne.n	8002554 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002552:	e007      	b.n	8002564 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	60da      	str	r2, [r3, #12]
}
 8002564:	bf00      	nop
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	b2db      	uxtb	r3, r3
 800257e:	3b10      	subs	r3, #16
 8002580:	4a14      	ldr	r2, [pc, #80]	; (80025d4 <DMA_CalcBaseAndBitshift+0x64>)
 8002582:	fba2 2303 	umull	r2, r3, r2, r3
 8002586:	091b      	lsrs	r3, r3, #4
 8002588:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800258a:	4a13      	ldr	r2, [pc, #76]	; (80025d8 <DMA_CalcBaseAndBitshift+0x68>)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4413      	add	r3, r2
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	461a      	mov	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2b03      	cmp	r3, #3
 800259c:	d909      	bls.n	80025b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025a6:	f023 0303 	bic.w	r3, r3, #3
 80025aa:	1d1a      	adds	r2, r3, #4
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	659a      	str	r2, [r3, #88]	; 0x58
 80025b0:	e007      	b.n	80025c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025ba:	f023 0303 	bic.w	r3, r3, #3
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3714      	adds	r7, #20
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	aaaaaaab 	.word	0xaaaaaaab
 80025d8:	08006e4c 	.word	0x08006e4c

080025dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025e4:	2300      	movs	r3, #0
 80025e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d11f      	bne.n	8002636 <DMA_CheckFifoParam+0x5a>
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d856      	bhi.n	80026aa <DMA_CheckFifoParam+0xce>
 80025fc:	a201      	add	r2, pc, #4	; (adr r2, 8002604 <DMA_CheckFifoParam+0x28>)
 80025fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002602:	bf00      	nop
 8002604:	08002615 	.word	0x08002615
 8002608:	08002627 	.word	0x08002627
 800260c:	08002615 	.word	0x08002615
 8002610:	080026ab 	.word	0x080026ab
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002618:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d046      	beq.n	80026ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002624:	e043      	b.n	80026ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800262e:	d140      	bne.n	80026b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002634:	e03d      	b.n	80026b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800263e:	d121      	bne.n	8002684 <DMA_CheckFifoParam+0xa8>
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b03      	cmp	r3, #3
 8002644:	d837      	bhi.n	80026b6 <DMA_CheckFifoParam+0xda>
 8002646:	a201      	add	r2, pc, #4	; (adr r2, 800264c <DMA_CheckFifoParam+0x70>)
 8002648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800264c:	0800265d 	.word	0x0800265d
 8002650:	08002663 	.word	0x08002663
 8002654:	0800265d 	.word	0x0800265d
 8002658:	08002675 	.word	0x08002675
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	73fb      	strb	r3, [r7, #15]
      break;
 8002660:	e030      	b.n	80026c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002666:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d025      	beq.n	80026ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002672:	e022      	b.n	80026ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002678:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800267c:	d11f      	bne.n	80026be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002682:	e01c      	b.n	80026be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d903      	bls.n	8002692 <DMA_CheckFifoParam+0xb6>
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	2b03      	cmp	r3, #3
 800268e:	d003      	beq.n	8002698 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002690:	e018      	b.n	80026c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	73fb      	strb	r3, [r7, #15]
      break;
 8002696:	e015      	b.n	80026c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00e      	beq.n	80026c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	73fb      	strb	r3, [r7, #15]
      break;
 80026a8:	e00b      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
      break;
 80026aa:	bf00      	nop
 80026ac:	e00a      	b.n	80026c4 <DMA_CheckFifoParam+0xe8>
      break;
 80026ae:	bf00      	nop
 80026b0:	e008      	b.n	80026c4 <DMA_CheckFifoParam+0xe8>
      break;
 80026b2:	bf00      	nop
 80026b4:	e006      	b.n	80026c4 <DMA_CheckFifoParam+0xe8>
      break;
 80026b6:	bf00      	nop
 80026b8:	e004      	b.n	80026c4 <DMA_CheckFifoParam+0xe8>
      break;
 80026ba:	bf00      	nop
 80026bc:	e002      	b.n	80026c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80026be:	bf00      	nop
 80026c0:	e000      	b.n	80026c4 <DMA_CheckFifoParam+0xe8>
      break;
 80026c2:	bf00      	nop
    }
  } 
  
  return status; 
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3714      	adds	r7, #20
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop

080026d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b089      	sub	sp, #36	; 0x24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026de:	2300      	movs	r3, #0
 80026e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ea:	2300      	movs	r3, #0
 80026ec:	61fb      	str	r3, [r7, #28]
 80026ee:	e159      	b.n	80029a4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026f0:	2201      	movs	r2, #1
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	4013      	ands	r3, r2
 8002702:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	429a      	cmp	r2, r3
 800270a:	f040 8148 	bne.w	800299e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	2b01      	cmp	r3, #1
 8002718:	d005      	beq.n	8002726 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002722:	2b02      	cmp	r3, #2
 8002724:	d130      	bne.n	8002788 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	2203      	movs	r2, #3
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43db      	mvns	r3, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4013      	ands	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	68da      	ldr	r2, [r3, #12]
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	4313      	orrs	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800275c:	2201      	movs	r2, #1
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	4013      	ands	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	091b      	lsrs	r3, r3, #4
 8002772:	f003 0201 	and.w	r2, r3, #1
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	4313      	orrs	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f003 0303 	and.w	r3, r3, #3
 8002790:	2b03      	cmp	r3, #3
 8002792:	d017      	beq.n	80027c4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	2203      	movs	r2, #3
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f003 0303 	and.w	r3, r3, #3
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d123      	bne.n	8002818 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	08da      	lsrs	r2, r3, #3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3208      	adds	r2, #8
 80027d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	f003 0307 	and.w	r3, r3, #7
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	220f      	movs	r2, #15
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	4013      	ands	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	691a      	ldr	r2, [r3, #16]
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	69ba      	ldr	r2, [r7, #24]
 8002806:	4313      	orrs	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	08da      	lsrs	r2, r3, #3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	3208      	adds	r2, #8
 8002812:	69b9      	ldr	r1, [r7, #24]
 8002814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	2203      	movs	r2, #3
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	43db      	mvns	r3, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4013      	ands	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f003 0203 	and.w	r2, r3, #3
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	69ba      	ldr	r2, [r7, #24]
 8002842:	4313      	orrs	r3, r2
 8002844:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	f000 80a2 	beq.w	800299e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	4b57      	ldr	r3, [pc, #348]	; (80029bc <HAL_GPIO_Init+0x2e8>)
 8002860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002862:	4a56      	ldr	r2, [pc, #344]	; (80029bc <HAL_GPIO_Init+0x2e8>)
 8002864:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002868:	6453      	str	r3, [r2, #68]	; 0x44
 800286a:	4b54      	ldr	r3, [pc, #336]	; (80029bc <HAL_GPIO_Init+0x2e8>)
 800286c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002876:	4a52      	ldr	r2, [pc, #328]	; (80029c0 <HAL_GPIO_Init+0x2ec>)
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	089b      	lsrs	r3, r3, #2
 800287c:	3302      	adds	r3, #2
 800287e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	220f      	movs	r2, #15
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43db      	mvns	r3, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4013      	ands	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a49      	ldr	r2, [pc, #292]	; (80029c4 <HAL_GPIO_Init+0x2f0>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d019      	beq.n	80028d6 <HAL_GPIO_Init+0x202>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a48      	ldr	r2, [pc, #288]	; (80029c8 <HAL_GPIO_Init+0x2f4>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d013      	beq.n	80028d2 <HAL_GPIO_Init+0x1fe>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a47      	ldr	r2, [pc, #284]	; (80029cc <HAL_GPIO_Init+0x2f8>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d00d      	beq.n	80028ce <HAL_GPIO_Init+0x1fa>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a46      	ldr	r2, [pc, #280]	; (80029d0 <HAL_GPIO_Init+0x2fc>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d007      	beq.n	80028ca <HAL_GPIO_Init+0x1f6>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a45      	ldr	r2, [pc, #276]	; (80029d4 <HAL_GPIO_Init+0x300>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d101      	bne.n	80028c6 <HAL_GPIO_Init+0x1f2>
 80028c2:	2304      	movs	r3, #4
 80028c4:	e008      	b.n	80028d8 <HAL_GPIO_Init+0x204>
 80028c6:	2307      	movs	r3, #7
 80028c8:	e006      	b.n	80028d8 <HAL_GPIO_Init+0x204>
 80028ca:	2303      	movs	r3, #3
 80028cc:	e004      	b.n	80028d8 <HAL_GPIO_Init+0x204>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e002      	b.n	80028d8 <HAL_GPIO_Init+0x204>
 80028d2:	2301      	movs	r3, #1
 80028d4:	e000      	b.n	80028d8 <HAL_GPIO_Init+0x204>
 80028d6:	2300      	movs	r3, #0
 80028d8:	69fa      	ldr	r2, [r7, #28]
 80028da:	f002 0203 	and.w	r2, r2, #3
 80028de:	0092      	lsls	r2, r2, #2
 80028e0:	4093      	lsls	r3, r2
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028e8:	4935      	ldr	r1, [pc, #212]	; (80029c0 <HAL_GPIO_Init+0x2ec>)
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	089b      	lsrs	r3, r3, #2
 80028ee:	3302      	adds	r3, #2
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028f6:	4b38      	ldr	r3, [pc, #224]	; (80029d8 <HAL_GPIO_Init+0x304>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	4313      	orrs	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800291a:	4a2f      	ldr	r2, [pc, #188]	; (80029d8 <HAL_GPIO_Init+0x304>)
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002920:	4b2d      	ldr	r3, [pc, #180]	; (80029d8 <HAL_GPIO_Init+0x304>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	43db      	mvns	r3, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d003      	beq.n	8002944 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	4313      	orrs	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002944:	4a24      	ldr	r2, [pc, #144]	; (80029d8 <HAL_GPIO_Init+0x304>)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800294a:	4b23      	ldr	r3, [pc, #140]	; (80029d8 <HAL_GPIO_Init+0x304>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	43db      	mvns	r3, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4013      	ands	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800296e:	4a1a      	ldr	r2, [pc, #104]	; (80029d8 <HAL_GPIO_Init+0x304>)
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002974:	4b18      	ldr	r3, [pc, #96]	; (80029d8 <HAL_GPIO_Init+0x304>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	4313      	orrs	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002998:	4a0f      	ldr	r2, [pc, #60]	; (80029d8 <HAL_GPIO_Init+0x304>)
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	3301      	adds	r3, #1
 80029a2:	61fb      	str	r3, [r7, #28]
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	2b0f      	cmp	r3, #15
 80029a8:	f67f aea2 	bls.w	80026f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029ac:	bf00      	nop
 80029ae:	bf00      	nop
 80029b0:	3724      	adds	r7, #36	; 0x24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	40023800 	.word	0x40023800
 80029c0:	40013800 	.word	0x40013800
 80029c4:	40020000 	.word	0x40020000
 80029c8:	40020400 	.word	0x40020400
 80029cc:	40020800 	.word	0x40020800
 80029d0:	40020c00 	.word	0x40020c00
 80029d4:	40021000 	.word	0x40021000
 80029d8:	40013c00 	.word	0x40013c00

080029dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	807b      	strh	r3, [r7, #2]
 80029e8:	4613      	mov	r3, r2
 80029ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029ec:	787b      	ldrb	r3, [r7, #1]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d003      	beq.n	80029fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029f2:	887a      	ldrh	r2, [r7, #2]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029f8:	e003      	b.n	8002a02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029fa:	887b      	ldrh	r3, [r7, #2]
 80029fc:	041a      	lsls	r2, r3, #16
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	619a      	str	r2, [r3, #24]
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
	...

08002a10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	4603      	mov	r3, r0
 8002a18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a1a:	4b08      	ldr	r3, [pc, #32]	; (8002a3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a1c:	695a      	ldr	r2, [r3, #20]
 8002a1e:	88fb      	ldrh	r3, [r7, #6]
 8002a20:	4013      	ands	r3, r2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d006      	beq.n	8002a34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a26:	4a05      	ldr	r2, [pc, #20]	; (8002a3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a28:	88fb      	ldrh	r3, [r7, #6]
 8002a2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a2c:	88fb      	ldrh	r3, [r7, #6]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7fe fbe6 	bl	8001200 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a34:	bf00      	nop
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40013c00 	.word	0x40013c00

08002a40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e264      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d075      	beq.n	8002b4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a5e:	4ba3      	ldr	r3, [pc, #652]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 030c 	and.w	r3, r3, #12
 8002a66:	2b04      	cmp	r3, #4
 8002a68:	d00c      	beq.n	8002a84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a6a:	4ba0      	ldr	r3, [pc, #640]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d112      	bne.n	8002a9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a76:	4b9d      	ldr	r3, [pc, #628]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a82:	d10b      	bne.n	8002a9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a84:	4b99      	ldr	r3, [pc, #612]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d05b      	beq.n	8002b48 <HAL_RCC_OscConfig+0x108>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d157      	bne.n	8002b48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e23f      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aa4:	d106      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x74>
 8002aa6:	4b91      	ldr	r3, [pc, #580]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a90      	ldr	r2, [pc, #576]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002aac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	e01d      	b.n	8002af0 <HAL_RCC_OscConfig+0xb0>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002abc:	d10c      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x98>
 8002abe:	4b8b      	ldr	r3, [pc, #556]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a8a      	ldr	r2, [pc, #552]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ac4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	4b88      	ldr	r3, [pc, #544]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a87      	ldr	r2, [pc, #540]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	e00b      	b.n	8002af0 <HAL_RCC_OscConfig+0xb0>
 8002ad8:	4b84      	ldr	r3, [pc, #528]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a83      	ldr	r2, [pc, #524]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ade:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ae2:	6013      	str	r3, [r2, #0]
 8002ae4:	4b81      	ldr	r3, [pc, #516]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a80      	ldr	r2, [pc, #512]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002aea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d013      	beq.n	8002b20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af8:	f7ff f93a 	bl	8001d70 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b00:	f7ff f936 	bl	8001d70 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b64      	cmp	r3, #100	; 0x64
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e204      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b12:	4b76      	ldr	r3, [pc, #472]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0f0      	beq.n	8002b00 <HAL_RCC_OscConfig+0xc0>
 8002b1e:	e014      	b.n	8002b4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b20:	f7ff f926 	bl	8001d70 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b28:	f7ff f922 	bl	8001d70 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b64      	cmp	r3, #100	; 0x64
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e1f0      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b3a:	4b6c      	ldr	r3, [pc, #432]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f0      	bne.n	8002b28 <HAL_RCC_OscConfig+0xe8>
 8002b46:	e000      	b.n	8002b4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d063      	beq.n	8002c1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b56:	4b65      	ldr	r3, [pc, #404]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00b      	beq.n	8002b7a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b62:	4b62      	ldr	r3, [pc, #392]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b6a:	2b08      	cmp	r3, #8
 8002b6c:	d11c      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b6e:	4b5f      	ldr	r3, [pc, #380]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d116      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b7a:	4b5c      	ldr	r3, [pc, #368]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d005      	beq.n	8002b92 <HAL_RCC_OscConfig+0x152>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d001      	beq.n	8002b92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e1c4      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b92:	4b56      	ldr	r3, [pc, #344]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	4952      	ldr	r1, [pc, #328]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ba6:	e03a      	b.n	8002c1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d020      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bb0:	4b4f      	ldr	r3, [pc, #316]	; (8002cf0 <HAL_RCC_OscConfig+0x2b0>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb6:	f7ff f8db 	bl	8001d70 <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bbe:	f7ff f8d7 	bl	8001d70 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e1a5      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd0:	4b46      	ldr	r3, [pc, #280]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0f0      	beq.n	8002bbe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bdc:	4b43      	ldr	r3, [pc, #268]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	4940      	ldr	r1, [pc, #256]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	600b      	str	r3, [r1, #0]
 8002bf0:	e015      	b.n	8002c1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bf2:	4b3f      	ldr	r3, [pc, #252]	; (8002cf0 <HAL_RCC_OscConfig+0x2b0>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7ff f8ba 	bl	8001d70 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c00:	f7ff f8b6 	bl	8001d70 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e184      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c12:	4b36      	ldr	r3, [pc, #216]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d030      	beq.n	8002c8c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d016      	beq.n	8002c60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c32:	4b30      	ldr	r3, [pc, #192]	; (8002cf4 <HAL_RCC_OscConfig+0x2b4>)
 8002c34:	2201      	movs	r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c38:	f7ff f89a 	bl	8001d70 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c40:	f7ff f896 	bl	8001d70 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e164      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c52:	4b26      	ldr	r3, [pc, #152]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002c54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCC_OscConfig+0x200>
 8002c5e:	e015      	b.n	8002c8c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c60:	4b24      	ldr	r3, [pc, #144]	; (8002cf4 <HAL_RCC_OscConfig+0x2b4>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c66:	f7ff f883 	bl	8001d70 <HAL_GetTick>
 8002c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c6c:	e008      	b.n	8002c80 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c6e:	f7ff f87f 	bl	8001d70 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e14d      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c80:	4b1a      	ldr	r3, [pc, #104]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002c82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1f0      	bne.n	8002c6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 80a0 	beq.w	8002dda <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c9e:	4b13      	ldr	r3, [pc, #76]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10f      	bne.n	8002cca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	60bb      	str	r3, [r7, #8]
 8002cae:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	4a0e      	ldr	r2, [pc, #56]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cba:	4b0c      	ldr	r3, [pc, #48]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc2:	60bb      	str	r3, [r7, #8]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cca:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <HAL_RCC_OscConfig+0x2b8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d121      	bne.n	8002d1a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <HAL_RCC_OscConfig+0x2b8>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a07      	ldr	r2, [pc, #28]	; (8002cf8 <HAL_RCC_OscConfig+0x2b8>)
 8002cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ce2:	f7ff f845 	bl	8001d70 <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce8:	e011      	b.n	8002d0e <HAL_RCC_OscConfig+0x2ce>
 8002cea:	bf00      	nop
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	42470000 	.word	0x42470000
 8002cf4:	42470e80 	.word	0x42470e80
 8002cf8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cfc:	f7ff f838 	bl	8001d70 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e106      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d0e:	4b85      	ldr	r3, [pc, #532]	; (8002f24 <HAL_RCC_OscConfig+0x4e4>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f0      	beq.n	8002cfc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d106      	bne.n	8002d30 <HAL_RCC_OscConfig+0x2f0>
 8002d22:	4b81      	ldr	r3, [pc, #516]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d26:	4a80      	ldr	r2, [pc, #512]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d28:	f043 0301 	orr.w	r3, r3, #1
 8002d2c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d2e:	e01c      	b.n	8002d6a <HAL_RCC_OscConfig+0x32a>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	2b05      	cmp	r3, #5
 8002d36:	d10c      	bne.n	8002d52 <HAL_RCC_OscConfig+0x312>
 8002d38:	4b7b      	ldr	r3, [pc, #492]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d3c:	4a7a      	ldr	r2, [pc, #488]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d3e:	f043 0304 	orr.w	r3, r3, #4
 8002d42:	6713      	str	r3, [r2, #112]	; 0x70
 8002d44:	4b78      	ldr	r3, [pc, #480]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d48:	4a77      	ldr	r2, [pc, #476]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	6713      	str	r3, [r2, #112]	; 0x70
 8002d50:	e00b      	b.n	8002d6a <HAL_RCC_OscConfig+0x32a>
 8002d52:	4b75      	ldr	r3, [pc, #468]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d56:	4a74      	ldr	r2, [pc, #464]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d58:	f023 0301 	bic.w	r3, r3, #1
 8002d5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d5e:	4b72      	ldr	r3, [pc, #456]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d62:	4a71      	ldr	r2, [pc, #452]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d64:	f023 0304 	bic.w	r3, r3, #4
 8002d68:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d015      	beq.n	8002d9e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d72:	f7fe fffd 	bl	8001d70 <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d78:	e00a      	b.n	8002d90 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d7a:	f7fe fff9 	bl	8001d70 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d901      	bls.n	8002d90 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e0c5      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d90:	4b65      	ldr	r3, [pc, #404]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d94:	f003 0302 	and.w	r3, r3, #2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d0ee      	beq.n	8002d7a <HAL_RCC_OscConfig+0x33a>
 8002d9c:	e014      	b.n	8002dc8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d9e:	f7fe ffe7 	bl	8001d70 <HAL_GetTick>
 8002da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002da4:	e00a      	b.n	8002dbc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002da6:	f7fe ffe3 	bl	8001d70 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e0af      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dbc:	4b5a      	ldr	r3, [pc, #360]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1ee      	bne.n	8002da6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dc8:	7dfb      	ldrb	r3, [r7, #23]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d105      	bne.n	8002dda <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dce:	4b56      	ldr	r3, [pc, #344]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	4a55      	ldr	r2, [pc, #340]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002dd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dd8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f000 809b 	beq.w	8002f1a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002de4:	4b50      	ldr	r3, [pc, #320]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f003 030c 	and.w	r3, r3, #12
 8002dec:	2b08      	cmp	r3, #8
 8002dee:	d05c      	beq.n	8002eaa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d141      	bne.n	8002e7c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002df8:	4b4c      	ldr	r3, [pc, #304]	; (8002f2c <HAL_RCC_OscConfig+0x4ec>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dfe:	f7fe ffb7 	bl	8001d70 <HAL_GetTick>
 8002e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e04:	e008      	b.n	8002e18 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e06:	f7fe ffb3 	bl	8001d70 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e081      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e18:	4b43      	ldr	r3, [pc, #268]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1f0      	bne.n	8002e06 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	69da      	ldr	r2, [r3, #28]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e32:	019b      	lsls	r3, r3, #6
 8002e34:	431a      	orrs	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e3a:	085b      	lsrs	r3, r3, #1
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	041b      	lsls	r3, r3, #16
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e46:	061b      	lsls	r3, r3, #24
 8002e48:	4937      	ldr	r1, [pc, #220]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e4e:	4b37      	ldr	r3, [pc, #220]	; (8002f2c <HAL_RCC_OscConfig+0x4ec>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e54:	f7fe ff8c 	bl	8001d70 <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e5c:	f7fe ff88 	bl	8001d70 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e056      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e6e:	4b2e      	ldr	r3, [pc, #184]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d0f0      	beq.n	8002e5c <HAL_RCC_OscConfig+0x41c>
 8002e7a:	e04e      	b.n	8002f1a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e7c:	4b2b      	ldr	r3, [pc, #172]	; (8002f2c <HAL_RCC_OscConfig+0x4ec>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e82:	f7fe ff75 	bl	8001d70 <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e88:	e008      	b.n	8002e9c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e8a:	f7fe ff71 	bl	8001d70 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e03f      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9c:	4b22      	ldr	r3, [pc, #136]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1f0      	bne.n	8002e8a <HAL_RCC_OscConfig+0x44a>
 8002ea8:	e037      	b.n	8002f1a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e032      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002eb6:	4b1c      	ldr	r3, [pc, #112]	; (8002f28 <HAL_RCC_OscConfig+0x4e8>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d028      	beq.n	8002f16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d121      	bne.n	8002f16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d11a      	bne.n	8002f16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002eec:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d111      	bne.n	8002f16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002efc:	085b      	lsrs	r3, r3, #1
 8002efe:	3b01      	subs	r3, #1
 8002f00:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d107      	bne.n	8002f16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f10:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d001      	beq.n	8002f1a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e000      	b.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3718      	adds	r7, #24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40007000 	.word	0x40007000
 8002f28:	40023800 	.word	0x40023800
 8002f2c:	42470060 	.word	0x42470060

08002f30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e0cc      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f44:	4b68      	ldr	r3, [pc, #416]	; (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0307 	and.w	r3, r3, #7
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d90c      	bls.n	8002f6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f52:	4b65      	ldr	r3, [pc, #404]	; (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	b2d2      	uxtb	r2, r2
 8002f58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f5a:	4b63      	ldr	r3, [pc, #396]	; (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d001      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e0b8      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d020      	beq.n	8002fba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0304 	and.w	r3, r3, #4
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f84:	4b59      	ldr	r3, [pc, #356]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	4a58      	ldr	r2, [pc, #352]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002f8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d005      	beq.n	8002fa8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f9c:	4b53      	ldr	r3, [pc, #332]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	4a52      	ldr	r2, [pc, #328]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002fa2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fa6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa8:	4b50      	ldr	r3, [pc, #320]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	494d      	ldr	r1, [pc, #308]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d044      	beq.n	8003050 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fce:	4b47      	ldr	r3, [pc, #284]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d119      	bne.n	800300e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e07f      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d003      	beq.n	8002fee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fea:	2b03      	cmp	r3, #3
 8002fec:	d107      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fee:	4b3f      	ldr	r3, [pc, #252]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d109      	bne.n	800300e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e06f      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ffe:	4b3b      	ldr	r3, [pc, #236]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e067      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800300e:	4b37      	ldr	r3, [pc, #220]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f023 0203 	bic.w	r2, r3, #3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	4934      	ldr	r1, [pc, #208]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 800301c:	4313      	orrs	r3, r2
 800301e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003020:	f7fe fea6 	bl	8001d70 <HAL_GetTick>
 8003024:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003026:	e00a      	b.n	800303e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003028:	f7fe fea2 	bl	8001d70 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	f241 3288 	movw	r2, #5000	; 0x1388
 8003036:	4293      	cmp	r3, r2
 8003038:	d901      	bls.n	800303e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e04f      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303e:	4b2b      	ldr	r3, [pc, #172]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	f003 020c 	and.w	r2, r3, #12
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	429a      	cmp	r2, r3
 800304e:	d1eb      	bne.n	8003028 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003050:	4b25      	ldr	r3, [pc, #148]	; (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	683a      	ldr	r2, [r7, #0]
 800305a:	429a      	cmp	r2, r3
 800305c:	d20c      	bcs.n	8003078 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305e:	4b22      	ldr	r3, [pc, #136]	; (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	b2d2      	uxtb	r2, r2
 8003064:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003066:	4b20      	ldr	r3, [pc, #128]	; (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0307 	and.w	r3, r3, #7
 800306e:	683a      	ldr	r2, [r7, #0]
 8003070:	429a      	cmp	r2, r3
 8003072:	d001      	beq.n	8003078 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e032      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b00      	cmp	r3, #0
 8003082:	d008      	beq.n	8003096 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003084:	4b19      	ldr	r3, [pc, #100]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	4916      	ldr	r1, [pc, #88]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003092:	4313      	orrs	r3, r2
 8003094:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0308 	and.w	r3, r3, #8
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d009      	beq.n	80030b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030a2:	4b12      	ldr	r3, [pc, #72]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	490e      	ldr	r1, [pc, #56]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030b6:	f000 f821 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80030ba:	4602      	mov	r2, r0
 80030bc:	4b0b      	ldr	r3, [pc, #44]	; (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	091b      	lsrs	r3, r3, #4
 80030c2:	f003 030f 	and.w	r3, r3, #15
 80030c6:	490a      	ldr	r1, [pc, #40]	; (80030f0 <HAL_RCC_ClockConfig+0x1c0>)
 80030c8:	5ccb      	ldrb	r3, [r1, r3]
 80030ca:	fa22 f303 	lsr.w	r3, r2, r3
 80030ce:	4a09      	ldr	r2, [pc, #36]	; (80030f4 <HAL_RCC_ClockConfig+0x1c4>)
 80030d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030d2:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <HAL_RCC_ClockConfig+0x1c8>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe fe06 	bl	8001ce8 <HAL_InitTick>

  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40023c00 	.word	0x40023c00
 80030ec:	40023800 	.word	0x40023800
 80030f0:	08006e34 	.word	0x08006e34
 80030f4:	20000000 	.word	0x20000000
 80030f8:	20000004 	.word	0x20000004

080030fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030fc:	b5b0      	push	{r4, r5, r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003102:	2100      	movs	r1, #0
 8003104:	6079      	str	r1, [r7, #4]
 8003106:	2100      	movs	r1, #0
 8003108:	60f9      	str	r1, [r7, #12]
 800310a:	2100      	movs	r1, #0
 800310c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800310e:	2100      	movs	r1, #0
 8003110:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003112:	4952      	ldr	r1, [pc, #328]	; (800325c <HAL_RCC_GetSysClockFreq+0x160>)
 8003114:	6889      	ldr	r1, [r1, #8]
 8003116:	f001 010c 	and.w	r1, r1, #12
 800311a:	2908      	cmp	r1, #8
 800311c:	d00d      	beq.n	800313a <HAL_RCC_GetSysClockFreq+0x3e>
 800311e:	2908      	cmp	r1, #8
 8003120:	f200 8094 	bhi.w	800324c <HAL_RCC_GetSysClockFreq+0x150>
 8003124:	2900      	cmp	r1, #0
 8003126:	d002      	beq.n	800312e <HAL_RCC_GetSysClockFreq+0x32>
 8003128:	2904      	cmp	r1, #4
 800312a:	d003      	beq.n	8003134 <HAL_RCC_GetSysClockFreq+0x38>
 800312c:	e08e      	b.n	800324c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800312e:	4b4c      	ldr	r3, [pc, #304]	; (8003260 <HAL_RCC_GetSysClockFreq+0x164>)
 8003130:	60bb      	str	r3, [r7, #8]
       break;
 8003132:	e08e      	b.n	8003252 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003134:	4b4b      	ldr	r3, [pc, #300]	; (8003264 <HAL_RCC_GetSysClockFreq+0x168>)
 8003136:	60bb      	str	r3, [r7, #8]
      break;
 8003138:	e08b      	b.n	8003252 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800313a:	4948      	ldr	r1, [pc, #288]	; (800325c <HAL_RCC_GetSysClockFreq+0x160>)
 800313c:	6849      	ldr	r1, [r1, #4]
 800313e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003142:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003144:	4945      	ldr	r1, [pc, #276]	; (800325c <HAL_RCC_GetSysClockFreq+0x160>)
 8003146:	6849      	ldr	r1, [r1, #4]
 8003148:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800314c:	2900      	cmp	r1, #0
 800314e:	d024      	beq.n	800319a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003150:	4942      	ldr	r1, [pc, #264]	; (800325c <HAL_RCC_GetSysClockFreq+0x160>)
 8003152:	6849      	ldr	r1, [r1, #4]
 8003154:	0989      	lsrs	r1, r1, #6
 8003156:	4608      	mov	r0, r1
 8003158:	f04f 0100 	mov.w	r1, #0
 800315c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003160:	f04f 0500 	mov.w	r5, #0
 8003164:	ea00 0204 	and.w	r2, r0, r4
 8003168:	ea01 0305 	and.w	r3, r1, r5
 800316c:	493d      	ldr	r1, [pc, #244]	; (8003264 <HAL_RCC_GetSysClockFreq+0x168>)
 800316e:	fb01 f003 	mul.w	r0, r1, r3
 8003172:	2100      	movs	r1, #0
 8003174:	fb01 f102 	mul.w	r1, r1, r2
 8003178:	1844      	adds	r4, r0, r1
 800317a:	493a      	ldr	r1, [pc, #232]	; (8003264 <HAL_RCC_GetSysClockFreq+0x168>)
 800317c:	fba2 0101 	umull	r0, r1, r2, r1
 8003180:	1863      	adds	r3, r4, r1
 8003182:	4619      	mov	r1, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	461a      	mov	r2, r3
 8003188:	f04f 0300 	mov.w	r3, #0
 800318c:	f7fd fcb8 	bl	8000b00 <__aeabi_uldivmod>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4613      	mov	r3, r2
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	e04a      	b.n	8003230 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800319a:	4b30      	ldr	r3, [pc, #192]	; (800325c <HAL_RCC_GetSysClockFreq+0x160>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	099b      	lsrs	r3, r3, #6
 80031a0:	461a      	mov	r2, r3
 80031a2:	f04f 0300 	mov.w	r3, #0
 80031a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80031aa:	f04f 0100 	mov.w	r1, #0
 80031ae:	ea02 0400 	and.w	r4, r2, r0
 80031b2:	ea03 0501 	and.w	r5, r3, r1
 80031b6:	4620      	mov	r0, r4
 80031b8:	4629      	mov	r1, r5
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	f04f 0300 	mov.w	r3, #0
 80031c2:	014b      	lsls	r3, r1, #5
 80031c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80031c8:	0142      	lsls	r2, r0, #5
 80031ca:	4610      	mov	r0, r2
 80031cc:	4619      	mov	r1, r3
 80031ce:	1b00      	subs	r0, r0, r4
 80031d0:	eb61 0105 	sbc.w	r1, r1, r5
 80031d4:	f04f 0200 	mov.w	r2, #0
 80031d8:	f04f 0300 	mov.w	r3, #0
 80031dc:	018b      	lsls	r3, r1, #6
 80031de:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80031e2:	0182      	lsls	r2, r0, #6
 80031e4:	1a12      	subs	r2, r2, r0
 80031e6:	eb63 0301 	sbc.w	r3, r3, r1
 80031ea:	f04f 0000 	mov.w	r0, #0
 80031ee:	f04f 0100 	mov.w	r1, #0
 80031f2:	00d9      	lsls	r1, r3, #3
 80031f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80031f8:	00d0      	lsls	r0, r2, #3
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	1912      	adds	r2, r2, r4
 8003200:	eb45 0303 	adc.w	r3, r5, r3
 8003204:	f04f 0000 	mov.w	r0, #0
 8003208:	f04f 0100 	mov.w	r1, #0
 800320c:	0299      	lsls	r1, r3, #10
 800320e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003212:	0290      	lsls	r0, r2, #10
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	461a      	mov	r2, r3
 8003220:	f04f 0300 	mov.w	r3, #0
 8003224:	f7fd fc6c 	bl	8000b00 <__aeabi_uldivmod>
 8003228:	4602      	mov	r2, r0
 800322a:	460b      	mov	r3, r1
 800322c:	4613      	mov	r3, r2
 800322e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003230:	4b0a      	ldr	r3, [pc, #40]	; (800325c <HAL_RCC_GetSysClockFreq+0x160>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	0c1b      	lsrs	r3, r3, #16
 8003236:	f003 0303 	and.w	r3, r3, #3
 800323a:	3301      	adds	r3, #1
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	fbb2 f3f3 	udiv	r3, r2, r3
 8003248:	60bb      	str	r3, [r7, #8]
      break;
 800324a:	e002      	b.n	8003252 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800324c:	4b04      	ldr	r3, [pc, #16]	; (8003260 <HAL_RCC_GetSysClockFreq+0x164>)
 800324e:	60bb      	str	r3, [r7, #8]
      break;
 8003250:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003252:	68bb      	ldr	r3, [r7, #8]
}
 8003254:	4618      	mov	r0, r3
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bdb0      	pop	{r4, r5, r7, pc}
 800325c:	40023800 	.word	0x40023800
 8003260:	00f42400 	.word	0x00f42400
 8003264:	017d7840 	.word	0x017d7840

08003268 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800326c:	4b03      	ldr	r3, [pc, #12]	; (800327c <HAL_RCC_GetHCLKFreq+0x14>)
 800326e:	681b      	ldr	r3, [r3, #0]
}
 8003270:	4618      	mov	r0, r3
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	20000000 	.word	0x20000000

08003280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003284:	f7ff fff0 	bl	8003268 <HAL_RCC_GetHCLKFreq>
 8003288:	4602      	mov	r2, r0
 800328a:	4b05      	ldr	r3, [pc, #20]	; (80032a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	0a9b      	lsrs	r3, r3, #10
 8003290:	f003 0307 	and.w	r3, r3, #7
 8003294:	4903      	ldr	r1, [pc, #12]	; (80032a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003296:	5ccb      	ldrb	r3, [r1, r3]
 8003298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800329c:	4618      	mov	r0, r3
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	40023800 	.word	0x40023800
 80032a4:	08006e44 	.word	0x08006e44

080032a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032ac:	f7ff ffdc 	bl	8003268 <HAL_RCC_GetHCLKFreq>
 80032b0:	4602      	mov	r2, r0
 80032b2:	4b05      	ldr	r3, [pc, #20]	; (80032c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	0b5b      	lsrs	r3, r3, #13
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	4903      	ldr	r1, [pc, #12]	; (80032cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80032be:	5ccb      	ldrb	r3, [r1, r3]
 80032c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40023800 	.word	0x40023800
 80032cc:	08006e44 	.word	0x08006e44

080032d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e07b      	b.n	80033da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d108      	bne.n	80032fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032f2:	d009      	beq.n	8003308 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	61da      	str	r2, [r3, #28]
 80032fa:	e005      	b.n	8003308 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003314:	b2db      	uxtb	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d106      	bne.n	8003328 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7fe f806 	bl	8001334 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2202      	movs	r2, #2
 800332c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800333e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003350:	431a      	orrs	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800335a:	431a      	orrs	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	431a      	orrs	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	431a      	orrs	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003378:	431a      	orrs	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003382:	431a      	orrs	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a1b      	ldr	r3, [r3, #32]
 8003388:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800338c:	ea42 0103 	orr.w	r1, r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003394:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	0c1b      	lsrs	r3, r3, #16
 80033a6:	f003 0104 	and.w	r1, r3, #4
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	f003 0210 	and.w	r2, r3, #16
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	430a      	orrs	r2, r1
 80033b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	69da      	ldr	r2, [r3, #28]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b088      	sub	sp, #32
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	60f8      	str	r0, [r7, #12]
 80033ea:	60b9      	str	r1, [r7, #8]
 80033ec:	603b      	str	r3, [r7, #0]
 80033ee:	4613      	mov	r3, r2
 80033f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033f2:	2300      	movs	r3, #0
 80033f4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d101      	bne.n	8003404 <HAL_SPI_Transmit+0x22>
 8003400:	2302      	movs	r3, #2
 8003402:	e126      	b.n	8003652 <HAL_SPI_Transmit+0x270>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800340c:	f7fe fcb0 	bl	8001d70 <HAL_GetTick>
 8003410:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003412:	88fb      	ldrh	r3, [r7, #6]
 8003414:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b01      	cmp	r3, #1
 8003420:	d002      	beq.n	8003428 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003422:	2302      	movs	r3, #2
 8003424:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003426:	e10b      	b.n	8003640 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d002      	beq.n	8003434 <HAL_SPI_Transmit+0x52>
 800342e:	88fb      	ldrh	r3, [r7, #6]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d102      	bne.n	800343a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003438:	e102      	b.n	8003640 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2203      	movs	r2, #3
 800343e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	88fa      	ldrh	r2, [r7, #6]
 8003452:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	88fa      	ldrh	r2, [r7, #6]
 8003458:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003480:	d10f      	bne.n	80034a2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003490:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ac:	2b40      	cmp	r3, #64	; 0x40
 80034ae:	d007      	beq.n	80034c0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034c8:	d14b      	bne.n	8003562 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d002      	beq.n	80034d8 <HAL_SPI_Transmit+0xf6>
 80034d2:	8afb      	ldrh	r3, [r7, #22]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d13e      	bne.n	8003556 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034dc:	881a      	ldrh	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e8:	1c9a      	adds	r2, r3, #2
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034fc:	e02b      	b.n	8003556 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f003 0302 	and.w	r3, r3, #2
 8003508:	2b02      	cmp	r3, #2
 800350a:	d112      	bne.n	8003532 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003510:	881a      	ldrh	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351c:	1c9a      	adds	r2, r3, #2
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003526:	b29b      	uxth	r3, r3
 8003528:	3b01      	subs	r3, #1
 800352a:	b29a      	uxth	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003530:	e011      	b.n	8003556 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003532:	f7fe fc1d 	bl	8001d70 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	429a      	cmp	r2, r3
 8003540:	d803      	bhi.n	800354a <HAL_SPI_Transmit+0x168>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003548:	d102      	bne.n	8003550 <HAL_SPI_Transmit+0x16e>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d102      	bne.n	8003556 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003554:	e074      	b.n	8003640 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800355a:	b29b      	uxth	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1ce      	bne.n	80034fe <HAL_SPI_Transmit+0x11c>
 8003560:	e04c      	b.n	80035fc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <HAL_SPI_Transmit+0x18e>
 800356a:	8afb      	ldrh	r3, [r7, #22]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d140      	bne.n	80035f2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	330c      	adds	r3, #12
 800357a:	7812      	ldrb	r2, [r2, #0]
 800357c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003582:	1c5a      	adds	r2, r3, #1
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800358c:	b29b      	uxth	r3, r3
 800358e:	3b01      	subs	r3, #1
 8003590:	b29a      	uxth	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003596:	e02c      	b.n	80035f2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d113      	bne.n	80035ce <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	330c      	adds	r3, #12
 80035b0:	7812      	ldrb	r2, [r2, #0]
 80035b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	86da      	strh	r2, [r3, #54]	; 0x36
 80035cc:	e011      	b.n	80035f2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035ce:	f7fe fbcf 	bl	8001d70 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d803      	bhi.n	80035e6 <HAL_SPI_Transmit+0x204>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e4:	d102      	bne.n	80035ec <HAL_SPI_Transmit+0x20a>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d102      	bne.n	80035f2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80035f0:	e026      	b.n	8003640 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1cd      	bne.n	8003598 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	6839      	ldr	r1, [r7, #0]
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f000 fbcb 	bl	8003d9c <SPI_EndRxTxTransaction>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2220      	movs	r2, #32
 8003610:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10a      	bne.n	8003630 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800361a:	2300      	movs	r3, #0
 800361c:	613b      	str	r3, [r7, #16]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	613b      	str	r3, [r7, #16]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	613b      	str	r3, [r7, #16]
 800362e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003634:	2b00      	cmp	r3, #0
 8003636:	d002      	beq.n	800363e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	77fb      	strb	r3, [r7, #31]
 800363c:	e000      	b.n	8003640 <HAL_SPI_Transmit+0x25e>
  }

error:
 800363e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003650:	7ffb      	ldrb	r3, [r7, #31]
}
 8003652:	4618      	mov	r0, r3
 8003654:	3720      	adds	r7, #32
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800365a:	b580      	push	{r7, lr}
 800365c:	b088      	sub	sp, #32
 800365e:	af02      	add	r7, sp, #8
 8003660:	60f8      	str	r0, [r7, #12]
 8003662:	60b9      	str	r1, [r7, #8]
 8003664:	603b      	str	r3, [r7, #0]
 8003666:	4613      	mov	r3, r2
 8003668:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800366a:	2300      	movs	r3, #0
 800366c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003676:	d112      	bne.n	800369e <HAL_SPI_Receive+0x44>
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10e      	bne.n	800369e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2204      	movs	r2, #4
 8003684:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003688:	88fa      	ldrh	r2, [r7, #6]
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	4613      	mov	r3, r2
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	68b9      	ldr	r1, [r7, #8]
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 f8f1 	bl	800387c <HAL_SPI_TransmitReceive>
 800369a:	4603      	mov	r3, r0
 800369c:	e0ea      	b.n	8003874 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d101      	bne.n	80036ac <HAL_SPI_Receive+0x52>
 80036a8:	2302      	movs	r3, #2
 80036aa:	e0e3      	b.n	8003874 <HAL_SPI_Receive+0x21a>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036b4:	f7fe fb5c 	bl	8001d70 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d002      	beq.n	80036cc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80036c6:	2302      	movs	r3, #2
 80036c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036ca:	e0ca      	b.n	8003862 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <HAL_SPI_Receive+0x7e>
 80036d2:	88fb      	ldrh	r3, [r7, #6]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d102      	bne.n	80036de <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036dc:	e0c1      	b.n	8003862 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2204      	movs	r2, #4
 80036e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	88fa      	ldrh	r2, [r7, #6]
 80036f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	88fa      	ldrh	r2, [r7, #6]
 80036fc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003724:	d10f      	bne.n	8003746 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003734:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003744:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003750:	2b40      	cmp	r3, #64	; 0x40
 8003752:	d007      	beq.n	8003764 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003762:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d162      	bne.n	8003832 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800376c:	e02e      	b.n	80037cc <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	2b01      	cmp	r3, #1
 800377a:	d115      	bne.n	80037a8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f103 020c 	add.w	r2, r3, #12
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003788:	7812      	ldrb	r2, [r2, #0]
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003792:	1c5a      	adds	r2, r3, #1
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800379c:	b29b      	uxth	r3, r3
 800379e:	3b01      	subs	r3, #1
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80037a6:	e011      	b.n	80037cc <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037a8:	f7fe fae2 	bl	8001d70 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	683a      	ldr	r2, [r7, #0]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d803      	bhi.n	80037c0 <HAL_SPI_Receive+0x166>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037be:	d102      	bne.n	80037c6 <HAL_SPI_Receive+0x16c>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d102      	bne.n	80037cc <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80037ca:	e04a      	b.n	8003862 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1cb      	bne.n	800376e <HAL_SPI_Receive+0x114>
 80037d6:	e031      	b.n	800383c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d113      	bne.n	800380e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68da      	ldr	r2, [r3, #12]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f0:	b292      	uxth	r2, r2
 80037f2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f8:	1c9a      	adds	r2, r3, #2
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003802:	b29b      	uxth	r3, r3
 8003804:	3b01      	subs	r3, #1
 8003806:	b29a      	uxth	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800380c:	e011      	b.n	8003832 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800380e:	f7fe faaf 	bl	8001d70 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d803      	bhi.n	8003826 <HAL_SPI_Receive+0x1cc>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003824:	d102      	bne.n	800382c <HAL_SPI_Receive+0x1d2>
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d102      	bne.n	8003832 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003830:	e017      	b.n	8003862 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003836:	b29b      	uxth	r3, r3
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1cd      	bne.n	80037d8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	6839      	ldr	r1, [r7, #0]
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f000 fa45 	bl	8003cd0 <SPI_EndRxTransaction>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d002      	beq.n	8003852 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2220      	movs	r2, #32
 8003850:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003856:	2b00      	cmp	r3, #0
 8003858:	d002      	beq.n	8003860 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	75fb      	strb	r3, [r7, #23]
 800385e:	e000      	b.n	8003862 <HAL_SPI_Receive+0x208>
  }

error :
 8003860:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003872:	7dfb      	ldrb	r3, [r7, #23]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3718      	adds	r7, #24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b08c      	sub	sp, #48	; 0x30
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
 8003888:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800388a:	2301      	movs	r3, #1
 800388c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800388e:	2300      	movs	r3, #0
 8003890:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800389a:	2b01      	cmp	r3, #1
 800389c:	d101      	bne.n	80038a2 <HAL_SPI_TransmitReceive+0x26>
 800389e:	2302      	movs	r3, #2
 80038a0:	e18a      	b.n	8003bb8 <HAL_SPI_TransmitReceive+0x33c>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038aa:	f7fe fa61 	bl	8001d70 <HAL_GetTick>
 80038ae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80038c0:	887b      	ldrh	r3, [r7, #2]
 80038c2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80038c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d00f      	beq.n	80038ec <HAL_SPI_TransmitReceive+0x70>
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038d2:	d107      	bne.n	80038e4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d103      	bne.n	80038e4 <HAL_SPI_TransmitReceive+0x68>
 80038dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038e0:	2b04      	cmp	r3, #4
 80038e2:	d003      	beq.n	80038ec <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80038e4:	2302      	movs	r3, #2
 80038e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80038ea:	e15b      	b.n	8003ba4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d005      	beq.n	80038fe <HAL_SPI_TransmitReceive+0x82>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d002      	beq.n	80038fe <HAL_SPI_TransmitReceive+0x82>
 80038f8:	887b      	ldrh	r3, [r7, #2]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d103      	bne.n	8003906 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003904:	e14e      	b.n	8003ba4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b04      	cmp	r3, #4
 8003910:	d003      	beq.n	800391a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2205      	movs	r2, #5
 8003916:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	887a      	ldrh	r2, [r7, #2]
 800392a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	887a      	ldrh	r2, [r7, #2]
 8003930:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	887a      	ldrh	r2, [r7, #2]
 800393c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	887a      	ldrh	r2, [r7, #2]
 8003942:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2200      	movs	r2, #0
 8003948:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800395a:	2b40      	cmp	r3, #64	; 0x40
 800395c:	d007      	beq.n	800396e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800396c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003976:	d178      	bne.n	8003a6a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <HAL_SPI_TransmitReceive+0x10a>
 8003980:	8b7b      	ldrh	r3, [r7, #26]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d166      	bne.n	8003a54 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398a:	881a      	ldrh	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003996:	1c9a      	adds	r2, r3, #2
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039aa:	e053      	b.n	8003a54 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d11b      	bne.n	80039f2 <HAL_SPI_TransmitReceive+0x176>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039be:	b29b      	uxth	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d016      	beq.n	80039f2 <HAL_SPI_TransmitReceive+0x176>
 80039c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d113      	bne.n	80039f2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ce:	881a      	ldrh	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	1c9a      	adds	r2, r3, #2
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	3b01      	subs	r3, #1
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d119      	bne.n	8003a34 <HAL_SPI_TransmitReceive+0x1b8>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d014      	beq.n	8003a34 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68da      	ldr	r2, [r3, #12]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a14:	b292      	uxth	r2, r2
 8003a16:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a1c:	1c9a      	adds	r2, r3, #2
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a30:	2301      	movs	r3, #1
 8003a32:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a34:	f7fe f99c 	bl	8001d70 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d807      	bhi.n	8003a54 <HAL_SPI_TransmitReceive+0x1d8>
 8003a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4a:	d003      	beq.n	8003a54 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003a52:	e0a7      	b.n	8003ba4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1a6      	bne.n	80039ac <HAL_SPI_TransmitReceive+0x130>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1a1      	bne.n	80039ac <HAL_SPI_TransmitReceive+0x130>
 8003a68:	e07c      	b.n	8003b64 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d002      	beq.n	8003a78 <HAL_SPI_TransmitReceive+0x1fc>
 8003a72:	8b7b      	ldrh	r3, [r7, #26]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d16b      	bne.n	8003b50 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	330c      	adds	r3, #12
 8003a82:	7812      	ldrb	r2, [r2, #0]
 8003a84:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8a:	1c5a      	adds	r2, r3, #1
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	3b01      	subs	r3, #1
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a9e:	e057      	b.n	8003b50 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d11c      	bne.n	8003ae8 <HAL_SPI_TransmitReceive+0x26c>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d017      	beq.n	8003ae8 <HAL_SPI_TransmitReceive+0x26c>
 8003ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d114      	bne.n	8003ae8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	330c      	adds	r3, #12
 8003ac8:	7812      	ldrb	r2, [r2, #0]
 8003aca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad0:	1c5a      	adds	r2, r3, #1
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	3b01      	subs	r3, #1
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d119      	bne.n	8003b2a <HAL_SPI_TransmitReceive+0x2ae>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d014      	beq.n	8003b2a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68da      	ldr	r2, [r3, #12]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0a:	b2d2      	uxtb	r2, r2
 8003b0c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b12:	1c5a      	adds	r2, r3, #1
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b26:	2301      	movs	r3, #1
 8003b28:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b2a:	f7fe f921 	bl	8001d70 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d803      	bhi.n	8003b42 <HAL_SPI_TransmitReceive+0x2c6>
 8003b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b40:	d102      	bne.n	8003b48 <HAL_SPI_TransmitReceive+0x2cc>
 8003b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d103      	bne.n	8003b50 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003b4e:	e029      	b.n	8003ba4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1a2      	bne.n	8003aa0 <HAL_SPI_TransmitReceive+0x224>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d19d      	bne.n	8003aa0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 f917 	bl	8003d9c <SPI_EndRxTxTransaction>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d006      	beq.n	8003b82 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2220      	movs	r2, #32
 8003b7e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003b80:	e010      	b.n	8003ba4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10b      	bne.n	8003ba2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	617b      	str	r3, [r7, #20]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	617b      	str	r3, [r7, #20]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	617b      	str	r3, [r7, #20]
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	e000      	b.n	8003ba4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003ba2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003bb4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3730      	adds	r7, #48	; 0x30
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b088      	sub	sp, #32
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	603b      	str	r3, [r7, #0]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003bd0:	f7fe f8ce 	bl	8001d70 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd8:	1a9b      	subs	r3, r3, r2
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	4413      	add	r3, r2
 8003bde:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003be0:	f7fe f8c6 	bl	8001d70 <HAL_GetTick>
 8003be4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003be6:	4b39      	ldr	r3, [pc, #228]	; (8003ccc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	015b      	lsls	r3, r3, #5
 8003bec:	0d1b      	lsrs	r3, r3, #20
 8003bee:	69fa      	ldr	r2, [r7, #28]
 8003bf0:	fb02 f303 	mul.w	r3, r2, r3
 8003bf4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003bf6:	e054      	b.n	8003ca2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfe:	d050      	beq.n	8003ca2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c00:	f7fe f8b6 	bl	8001d70 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	69fa      	ldr	r2, [r7, #28]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d902      	bls.n	8003c16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d13d      	bne.n	8003c92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c2e:	d111      	bne.n	8003c54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c38:	d004      	beq.n	8003c44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c42:	d107      	bne.n	8003c54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c5c:	d10f      	bne.n	8003c7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e017      	b.n	8003cc2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d101      	bne.n	8003c9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4013      	ands	r3, r2
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	bf0c      	ite	eq
 8003cb2:	2301      	moveq	r3, #1
 8003cb4:	2300      	movne	r3, #0
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	461a      	mov	r2, r3
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d19b      	bne.n	8003bf8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3720      	adds	r7, #32
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000000 	.word	0x20000000

08003cd0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b086      	sub	sp, #24
 8003cd4:	af02      	add	r7, sp, #8
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ce4:	d111      	bne.n	8003d0a <SPI_EndRxTransaction+0x3a>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cee:	d004      	beq.n	8003cfa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cf8:	d107      	bne.n	8003d0a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d08:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d12:	d12a      	bne.n	8003d6a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d1c:	d012      	beq.n	8003d44 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	9300      	str	r3, [sp, #0]
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	2200      	movs	r2, #0
 8003d26:	2180      	movs	r1, #128	; 0x80
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f7ff ff49 	bl	8003bc0 <SPI_WaitFlagStateUntilTimeout>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d02d      	beq.n	8003d90 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d38:	f043 0220 	orr.w	r2, r3, #32
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e026      	b.n	8003d92 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	9300      	str	r3, [sp, #0]
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	2101      	movs	r1, #1
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f7ff ff36 	bl	8003bc0 <SPI_WaitFlagStateUntilTimeout>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d01a      	beq.n	8003d90 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d5e:	f043 0220 	orr.w	r2, r3, #32
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e013      	b.n	8003d92 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	9300      	str	r3, [sp, #0]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	2200      	movs	r2, #0
 8003d72:	2101      	movs	r1, #1
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f7ff ff23 	bl	8003bc0 <SPI_WaitFlagStateUntilTimeout>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d007      	beq.n	8003d90 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d84:	f043 0220 	orr.w	r2, r3, #32
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e000      	b.n	8003d92 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
	...

08003d9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af02      	add	r7, sp, #8
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003da8:	4b1b      	ldr	r3, [pc, #108]	; (8003e18 <SPI_EndRxTxTransaction+0x7c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a1b      	ldr	r2, [pc, #108]	; (8003e1c <SPI_EndRxTxTransaction+0x80>)
 8003dae:	fba2 2303 	umull	r2, r3, r2, r3
 8003db2:	0d5b      	lsrs	r3, r3, #21
 8003db4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003db8:	fb02 f303 	mul.w	r3, r2, r3
 8003dbc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dc6:	d112      	bne.n	8003dee <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2180      	movs	r1, #128	; 0x80
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f7ff fef4 	bl	8003bc0 <SPI_WaitFlagStateUntilTimeout>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d016      	beq.n	8003e0c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003de2:	f043 0220 	orr.w	r2, r3, #32
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e00f      	b.n	8003e0e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00a      	beq.n	8003e0a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	3b01      	subs	r3, #1
 8003df8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e04:	2b80      	cmp	r3, #128	; 0x80
 8003e06:	d0f2      	beq.n	8003dee <SPI_EndRxTxTransaction+0x52>
 8003e08:	e000      	b.n	8003e0c <SPI_EndRxTxTransaction+0x70>
        break;
 8003e0a:	bf00      	nop
  }

  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3718      	adds	r7, #24
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	20000000 	.word	0x20000000
 8003e1c:	165e9f81 	.word	0x165e9f81

08003e20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e041      	b.n	8003eb6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d106      	bne.n	8003e4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f7fd fdbc 	bl	80019c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2202      	movs	r2, #2
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	3304      	adds	r3, #4
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4610      	mov	r0, r2
 8003e60:	f000 fa46 	bl	80042f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
	...

08003ec0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d001      	beq.n	8003ed8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e03c      	b.n	8003f52 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a1e      	ldr	r2, [pc, #120]	; (8003f60 <HAL_TIM_Base_Start+0xa0>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d018      	beq.n	8003f1c <HAL_TIM_Base_Start+0x5c>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef2:	d013      	beq.n	8003f1c <HAL_TIM_Base_Start+0x5c>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a1a      	ldr	r2, [pc, #104]	; (8003f64 <HAL_TIM_Base_Start+0xa4>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d00e      	beq.n	8003f1c <HAL_TIM_Base_Start+0x5c>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a19      	ldr	r2, [pc, #100]	; (8003f68 <HAL_TIM_Base_Start+0xa8>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d009      	beq.n	8003f1c <HAL_TIM_Base_Start+0x5c>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a17      	ldr	r2, [pc, #92]	; (8003f6c <HAL_TIM_Base_Start+0xac>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d004      	beq.n	8003f1c <HAL_TIM_Base_Start+0x5c>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a16      	ldr	r2, [pc, #88]	; (8003f70 <HAL_TIM_Base_Start+0xb0>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d111      	bne.n	8003f40 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2b06      	cmp	r3, #6
 8003f2c:	d010      	beq.n	8003f50 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f042 0201 	orr.w	r2, r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f3e:	e007      	b.n	8003f50 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f042 0201 	orr.w	r2, r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40010000 	.word	0x40010000
 8003f64:	40000400 	.word	0x40000400
 8003f68:	40000800 	.word	0x40000800
 8003f6c:	40000c00 	.word	0x40000c00
 8003f70:	40014000 	.word	0x40014000

08003f74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e041      	b.n	800400a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d106      	bne.n	8003fa0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7fd fbd8 	bl	8001750 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	f000 f99c 	bl	80042f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d109      	bne.n	8004038 <HAL_TIM_PWM_Start+0x24>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b01      	cmp	r3, #1
 800402e:	bf14      	ite	ne
 8004030:	2301      	movne	r3, #1
 8004032:	2300      	moveq	r3, #0
 8004034:	b2db      	uxtb	r3, r3
 8004036:	e022      	b.n	800407e <HAL_TIM_PWM_Start+0x6a>
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	2b04      	cmp	r3, #4
 800403c:	d109      	bne.n	8004052 <HAL_TIM_PWM_Start+0x3e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b01      	cmp	r3, #1
 8004048:	bf14      	ite	ne
 800404a:	2301      	movne	r3, #1
 800404c:	2300      	moveq	r3, #0
 800404e:	b2db      	uxtb	r3, r3
 8004050:	e015      	b.n	800407e <HAL_TIM_PWM_Start+0x6a>
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	2b08      	cmp	r3, #8
 8004056:	d109      	bne.n	800406c <HAL_TIM_PWM_Start+0x58>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800405e:	b2db      	uxtb	r3, r3
 8004060:	2b01      	cmp	r3, #1
 8004062:	bf14      	ite	ne
 8004064:	2301      	movne	r3, #1
 8004066:	2300      	moveq	r3, #0
 8004068:	b2db      	uxtb	r3, r3
 800406a:	e008      	b.n	800407e <HAL_TIM_PWM_Start+0x6a>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b01      	cmp	r3, #1
 8004076:	bf14      	ite	ne
 8004078:	2301      	movne	r3, #1
 800407a:	2300      	moveq	r3, #0
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e068      	b.n	8004158 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d104      	bne.n	8004096 <HAL_TIM_PWM_Start+0x82>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2202      	movs	r2, #2
 8004090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004094:	e013      	b.n	80040be <HAL_TIM_PWM_Start+0xaa>
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	2b04      	cmp	r3, #4
 800409a:	d104      	bne.n	80040a6 <HAL_TIM_PWM_Start+0x92>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040a4:	e00b      	b.n	80040be <HAL_TIM_PWM_Start+0xaa>
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	2b08      	cmp	r3, #8
 80040aa:	d104      	bne.n	80040b6 <HAL_TIM_PWM_Start+0xa2>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2202      	movs	r2, #2
 80040b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040b4:	e003      	b.n	80040be <HAL_TIM_PWM_Start+0xaa>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2202      	movs	r2, #2
 80040ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2201      	movs	r2, #1
 80040c4:	6839      	ldr	r1, [r7, #0]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f000 fb1e 	bl	8004708 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a23      	ldr	r2, [pc, #140]	; (8004160 <HAL_TIM_PWM_Start+0x14c>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d107      	bne.n	80040e6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a1d      	ldr	r2, [pc, #116]	; (8004160 <HAL_TIM_PWM_Start+0x14c>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d018      	beq.n	8004122 <HAL_TIM_PWM_Start+0x10e>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040f8:	d013      	beq.n	8004122 <HAL_TIM_PWM_Start+0x10e>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a19      	ldr	r2, [pc, #100]	; (8004164 <HAL_TIM_PWM_Start+0x150>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d00e      	beq.n	8004122 <HAL_TIM_PWM_Start+0x10e>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a17      	ldr	r2, [pc, #92]	; (8004168 <HAL_TIM_PWM_Start+0x154>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d009      	beq.n	8004122 <HAL_TIM_PWM_Start+0x10e>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a16      	ldr	r2, [pc, #88]	; (800416c <HAL_TIM_PWM_Start+0x158>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d004      	beq.n	8004122 <HAL_TIM_PWM_Start+0x10e>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a14      	ldr	r2, [pc, #80]	; (8004170 <HAL_TIM_PWM_Start+0x15c>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d111      	bne.n	8004146 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f003 0307 	and.w	r3, r3, #7
 800412c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2b06      	cmp	r3, #6
 8004132:	d010      	beq.n	8004156 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0201 	orr.w	r2, r2, #1
 8004142:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004144:	e007      	b.n	8004156 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f042 0201 	orr.w	r2, r2, #1
 8004154:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3710      	adds	r7, #16
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	40010000 	.word	0x40010000
 8004164:	40000400 	.word	0x40000400
 8004168:	40000800 	.word	0x40000800
 800416c:	40000c00 	.word	0x40000c00
 8004170:	40014000 	.word	0x40014000

08004174 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004186:	2b01      	cmp	r3, #1
 8004188:	d101      	bne.n	800418e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800418a:	2302      	movs	r3, #2
 800418c:	e0ac      	b.n	80042e8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2201      	movs	r2, #1
 8004192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2b0c      	cmp	r3, #12
 800419a:	f200 809f 	bhi.w	80042dc <HAL_TIM_PWM_ConfigChannel+0x168>
 800419e:	a201      	add	r2, pc, #4	; (adr r2, 80041a4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80041a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a4:	080041d9 	.word	0x080041d9
 80041a8:	080042dd 	.word	0x080042dd
 80041ac:	080042dd 	.word	0x080042dd
 80041b0:	080042dd 	.word	0x080042dd
 80041b4:	08004219 	.word	0x08004219
 80041b8:	080042dd 	.word	0x080042dd
 80041bc:	080042dd 	.word	0x080042dd
 80041c0:	080042dd 	.word	0x080042dd
 80041c4:	0800425b 	.word	0x0800425b
 80041c8:	080042dd 	.word	0x080042dd
 80041cc:	080042dd 	.word	0x080042dd
 80041d0:	080042dd 	.word	0x080042dd
 80041d4:	0800429b 	.word	0x0800429b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68b9      	ldr	r1, [r7, #8]
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 f906 	bl	80043f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	699a      	ldr	r2, [r3, #24]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0208 	orr.w	r2, r2, #8
 80041f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	699a      	ldr	r2, [r3, #24]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f022 0204 	bic.w	r2, r2, #4
 8004202:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	6999      	ldr	r1, [r3, #24]
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	691a      	ldr	r2, [r3, #16]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	619a      	str	r2, [r3, #24]
      break;
 8004216:	e062      	b.n	80042de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68b9      	ldr	r1, [r7, #8]
 800421e:	4618      	mov	r0, r3
 8004220:	f000 f94c 	bl	80044bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699a      	ldr	r2, [r3, #24]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004232:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	699a      	ldr	r2, [r3, #24]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004242:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6999      	ldr	r1, [r3, #24]
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	021a      	lsls	r2, r3, #8
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	430a      	orrs	r2, r1
 8004256:	619a      	str	r2, [r3, #24]
      break;
 8004258:	e041      	b.n	80042de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	68b9      	ldr	r1, [r7, #8]
 8004260:	4618      	mov	r0, r3
 8004262:	f000 f997 	bl	8004594 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	69da      	ldr	r2, [r3, #28]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f042 0208 	orr.w	r2, r2, #8
 8004274:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	69da      	ldr	r2, [r3, #28]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 0204 	bic.w	r2, r2, #4
 8004284:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	69d9      	ldr	r1, [r3, #28]
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	691a      	ldr	r2, [r3, #16]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	430a      	orrs	r2, r1
 8004296:	61da      	str	r2, [r3, #28]
      break;
 8004298:	e021      	b.n	80042de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68b9      	ldr	r1, [r7, #8]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f000 f9e1 	bl	8004668 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	69da      	ldr	r2, [r3, #28]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	69da      	ldr	r2, [r3, #28]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	69d9      	ldr	r1, [r3, #28]
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	021a      	lsls	r2, r3, #8
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	430a      	orrs	r2, r1
 80042d8:	61da      	str	r2, [r3, #28]
      break;
 80042da:	e000      	b.n	80042de <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80042dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a34      	ldr	r2, [pc, #208]	; (80043d4 <TIM_Base_SetConfig+0xe4>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d00f      	beq.n	8004328 <TIM_Base_SetConfig+0x38>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800430e:	d00b      	beq.n	8004328 <TIM_Base_SetConfig+0x38>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a31      	ldr	r2, [pc, #196]	; (80043d8 <TIM_Base_SetConfig+0xe8>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d007      	beq.n	8004328 <TIM_Base_SetConfig+0x38>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a30      	ldr	r2, [pc, #192]	; (80043dc <TIM_Base_SetConfig+0xec>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d003      	beq.n	8004328 <TIM_Base_SetConfig+0x38>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a2f      	ldr	r2, [pc, #188]	; (80043e0 <TIM_Base_SetConfig+0xf0>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d108      	bne.n	800433a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800432e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	4313      	orrs	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a25      	ldr	r2, [pc, #148]	; (80043d4 <TIM_Base_SetConfig+0xe4>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d01b      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004348:	d017      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a22      	ldr	r2, [pc, #136]	; (80043d8 <TIM_Base_SetConfig+0xe8>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d013      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a21      	ldr	r2, [pc, #132]	; (80043dc <TIM_Base_SetConfig+0xec>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d00f      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a20      	ldr	r2, [pc, #128]	; (80043e0 <TIM_Base_SetConfig+0xf0>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d00b      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a1f      	ldr	r2, [pc, #124]	; (80043e4 <TIM_Base_SetConfig+0xf4>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d007      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a1e      	ldr	r2, [pc, #120]	; (80043e8 <TIM_Base_SetConfig+0xf8>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d003      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a1d      	ldr	r2, [pc, #116]	; (80043ec <TIM_Base_SetConfig+0xfc>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d108      	bne.n	800438c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004380:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	4313      	orrs	r3, r2
 800438a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	689a      	ldr	r2, [r3, #8]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a08      	ldr	r2, [pc, #32]	; (80043d4 <TIM_Base_SetConfig+0xe4>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d103      	bne.n	80043c0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	691a      	ldr	r2, [r3, #16]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	615a      	str	r2, [r3, #20]
}
 80043c6:	bf00      	nop
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	40010000 	.word	0x40010000
 80043d8:	40000400 	.word	0x40000400
 80043dc:	40000800 	.word	0x40000800
 80043e0:	40000c00 	.word	0x40000c00
 80043e4:	40014000 	.word	0x40014000
 80043e8:	40014400 	.word	0x40014400
 80043ec:	40014800 	.word	0x40014800

080043f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b087      	sub	sp, #28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	f023 0201 	bic.w	r2, r3, #1
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800441e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 0303 	bic.w	r3, r3, #3
 8004426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f023 0302 	bic.w	r3, r3, #2
 8004438:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	4313      	orrs	r3, r2
 8004442:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a1c      	ldr	r2, [pc, #112]	; (80044b8 <TIM_OC1_SetConfig+0xc8>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d10c      	bne.n	8004466 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f023 0308 	bic.w	r3, r3, #8
 8004452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	4313      	orrs	r3, r2
 800445c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f023 0304 	bic.w	r3, r3, #4
 8004464:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a13      	ldr	r2, [pc, #76]	; (80044b8 <TIM_OC1_SetConfig+0xc8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d111      	bne.n	8004492 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004474:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800447c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	4313      	orrs	r3, r2
 8004486:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	4313      	orrs	r3, r2
 8004490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68fa      	ldr	r2, [r7, #12]
 800449c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	685a      	ldr	r2, [r3, #4]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	697a      	ldr	r2, [r7, #20]
 80044aa:	621a      	str	r2, [r3, #32]
}
 80044ac:	bf00      	nop
 80044ae:	371c      	adds	r7, #28
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr
 80044b8:	40010000 	.word	0x40010000

080044bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044bc:	b480      	push	{r7}
 80044be:	b087      	sub	sp, #28
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	f023 0210 	bic.w	r2, r3, #16
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	021b      	lsls	r3, r3, #8
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f023 0320 	bic.w	r3, r3, #32
 8004506:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	697a      	ldr	r2, [r7, #20]
 8004510:	4313      	orrs	r3, r2
 8004512:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a1e      	ldr	r2, [pc, #120]	; (8004590 <TIM_OC2_SetConfig+0xd4>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d10d      	bne.n	8004538 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004522:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	011b      	lsls	r3, r3, #4
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	4313      	orrs	r3, r2
 800452e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004536:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a15      	ldr	r2, [pc, #84]	; (8004590 <TIM_OC2_SetConfig+0xd4>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d113      	bne.n	8004568 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004546:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800454e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	4313      	orrs	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	693a      	ldr	r2, [r7, #16]
 8004564:	4313      	orrs	r3, r2
 8004566:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685a      	ldr	r2, [r3, #4]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	621a      	str	r2, [r3, #32]
}
 8004582:	bf00      	nop
 8004584:	371c      	adds	r7, #28
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	40010000 	.word	0x40010000

08004594 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004594:	b480      	push	{r7}
 8004596:	b087      	sub	sp, #28
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	69db      	ldr	r3, [r3, #28]
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f023 0303 	bic.w	r3, r3, #3
 80045ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80045dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	021b      	lsls	r3, r3, #8
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a1d      	ldr	r2, [pc, #116]	; (8004664 <TIM_OC3_SetConfig+0xd0>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d10d      	bne.n	800460e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	021b      	lsls	r3, r3, #8
 8004600:	697a      	ldr	r2, [r7, #20]
 8004602:	4313      	orrs	r3, r2
 8004604:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800460c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a14      	ldr	r2, [pc, #80]	; (8004664 <TIM_OC3_SetConfig+0xd0>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d113      	bne.n	800463e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800461c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004624:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4313      	orrs	r3, r2
 8004630:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	621a      	str	r2, [r3, #32]
}
 8004658:	bf00      	nop
 800465a:	371c      	adds	r7, #28
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	40010000 	.word	0x40010000

08004668 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004668:	b480      	push	{r7}
 800466a:	b087      	sub	sp, #28
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a1b      	ldr	r3, [r3, #32]
 8004676:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	69db      	ldr	r3, [r3, #28]
 800468e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800469e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	021b      	lsls	r3, r3, #8
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	031b      	lsls	r3, r3, #12
 80046ba:	693a      	ldr	r2, [r7, #16]
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a10      	ldr	r2, [pc, #64]	; (8004704 <TIM_OC4_SetConfig+0x9c>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d109      	bne.n	80046dc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	019b      	lsls	r3, r3, #6
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	4313      	orrs	r3, r2
 80046da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	621a      	str	r2, [r3, #32]
}
 80046f6:	bf00      	nop
 80046f8:	371c      	adds	r7, #28
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40010000 	.word	0x40010000

08004708 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004708:	b480      	push	{r7}
 800470a:	b087      	sub	sp, #28
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f003 031f 	and.w	r3, r3, #31
 800471a:	2201      	movs	r2, #1
 800471c:	fa02 f303 	lsl.w	r3, r2, r3
 8004720:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6a1a      	ldr	r2, [r3, #32]
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	43db      	mvns	r3, r3
 800472a:	401a      	ands	r2, r3
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a1a      	ldr	r2, [r3, #32]
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	f003 031f 	and.w	r3, r3, #31
 800473a:	6879      	ldr	r1, [r7, #4]
 800473c:	fa01 f303 	lsl.w	r3, r1, r3
 8004740:	431a      	orrs	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	621a      	str	r2, [r3, #32]
}
 8004746:	bf00      	nop
 8004748:	371c      	adds	r7, #28
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
	...

08004754 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004754:	b480      	push	{r7}
 8004756:	b085      	sub	sp, #20
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004764:	2b01      	cmp	r3, #1
 8004766:	d101      	bne.n	800476c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004768:	2302      	movs	r3, #2
 800476a:	e050      	b.n	800480e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004792:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	4313      	orrs	r3, r2
 800479c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a1c      	ldr	r2, [pc, #112]	; (800481c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d018      	beq.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b8:	d013      	beq.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a18      	ldr	r2, [pc, #96]	; (8004820 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d00e      	beq.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a16      	ldr	r2, [pc, #88]	; (8004824 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d009      	beq.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a15      	ldr	r2, [pc, #84]	; (8004828 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d004      	beq.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a13      	ldr	r2, [pc, #76]	; (800482c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d10c      	bne.n	80047fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40010000 	.word	0x40010000
 8004820:	40000400 	.word	0x40000400
 8004824:	40000800 	.word	0x40000800
 8004828:	40000c00 	.word	0x40000c00
 800482c:	40014000 	.word	0x40014000

08004830 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e03f      	b.n	80048c2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d106      	bne.n	800485c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f7fd f95e 	bl	8001b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2224      	movs	r2, #36	; 0x24
 8004860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68da      	ldr	r2, [r3, #12]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004872:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f9d1 	bl	8004c1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	691a      	ldr	r2, [r3, #16]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004888:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	695a      	ldr	r2, [r3, #20]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004898:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68da      	ldr	r2, [r3, #12]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2220      	movs	r2, #32
 80048bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b084      	sub	sp, #16
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	60f8      	str	r0, [r7, #12]
 80048d2:	60b9      	str	r1, [r7, #8]
 80048d4:	4613      	mov	r3, r2
 80048d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b20      	cmp	r3, #32
 80048e2:	d11d      	bne.n	8004920 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d002      	beq.n	80048f0 <HAL_UART_Receive_DMA+0x26>
 80048ea:	88fb      	ldrh	r3, [r7, #6]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d101      	bne.n	80048f4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e016      	b.n	8004922 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d101      	bne.n	8004902 <HAL_UART_Receive_DMA+0x38>
 80048fe:	2302      	movs	r3, #2
 8004900:	e00f      	b.n	8004922 <HAL_UART_Receive_DMA+0x58>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8004910:	88fb      	ldrh	r3, [r7, #6]
 8004912:	461a      	mov	r2, r3
 8004914:	68b9      	ldr	r1, [r7, #8]
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f000 f8d8 	bl	8004acc <UART_Start_Receive_DMA>
 800491c:	4603      	mov	r3, r0
 800491e:	e000      	b.n	8004922 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004920:	2302      	movs	r3, #2
  }
}
 8004922:	4618      	mov	r0, r3
 8004924:	3710      	adds	r7, #16
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}

0800492a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800492a:	b480      	push	{r7}
 800492c:	b083      	sub	sp, #12
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004932:	bf00      	nop
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr

0800493e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr

08004952 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
 800495a:	460b      	mov	r3, r1
 800495c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800495e:	bf00      	nop
 8004960:	370c      	adds	r7, #12
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr

0800496a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004976:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004982:	2b00      	cmp	r3, #0
 8004984:	d12a      	bne.n	80049dc <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800499a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	695a      	ldr	r2, [r3, #20]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f022 0201 	bic.w	r2, r2, #1
 80049aa:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	695a      	ldr	r2, [r3, #20]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049ba:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2220      	movs	r2, #32
 80049c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d107      	bne.n	80049dc <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0210 	bic.w	r2, r2, #16
 80049da:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d106      	bne.n	80049f2 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049e8:	4619      	mov	r1, r3
 80049ea:	68f8      	ldr	r0, [r7, #12]
 80049ec:	f7ff ffb1 	bl	8004952 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049f0:	e002      	b.n	80049f8 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f7fc fbf4 	bl	80011e0 <HAL_UART_RxCpltCallback>
}
 80049f8:	bf00      	nop
 80049fa:	3710      	adds	r7, #16
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d108      	bne.n	8004a28 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004a1a:	085b      	lsrs	r3, r3, #1
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	4619      	mov	r1, r3
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f7ff ff96 	bl	8004952 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004a26:	e002      	b.n	8004a2e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f7ff ff7e 	bl	800492a <HAL_UART_RxHalfCpltCallback>
}
 8004a2e:	bf00      	nop
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b084      	sub	sp, #16
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a46:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a52:	2b80      	cmp	r3, #128	; 0x80
 8004a54:	bf0c      	ite	eq
 8004a56:	2301      	moveq	r3, #1
 8004a58:	2300      	movne	r3, #0
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b21      	cmp	r3, #33	; 0x21
 8004a68:	d108      	bne.n	8004a7c <UART_DMAError+0x46>
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2200      	movs	r2, #0
 8004a74:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004a76:	68b8      	ldr	r0, [r7, #8]
 8004a78:	f000 f88c 	bl	8004b94 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a86:	2b40      	cmp	r3, #64	; 0x40
 8004a88:	bf0c      	ite	eq
 8004a8a:	2301      	moveq	r3, #1
 8004a8c:	2300      	movne	r3, #0
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b22      	cmp	r3, #34	; 0x22
 8004a9c:	d108      	bne.n	8004ab0 <UART_DMAError+0x7a>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d005      	beq.n	8004ab0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004aaa:	68b8      	ldr	r0, [r7, #8]
 8004aac:	f000 f888 	bl	8004bc0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab4:	f043 0210 	orr.w	r2, r3, #16
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004abc:	68b8      	ldr	r0, [r7, #8]
 8004abe:	f7ff ff3e 	bl	800493e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ac2:	bf00      	nop
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
	...

08004acc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	4613      	mov	r3, r2
 8004ad8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	88fa      	ldrh	r2, [r7, #6]
 8004ae4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2222      	movs	r2, #34	; 0x22
 8004af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af8:	4a23      	ldr	r2, [pc, #140]	; (8004b88 <UART_Start_Receive_DMA+0xbc>)
 8004afa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b00:	4a22      	ldr	r2, [pc, #136]	; (8004b8c <UART_Start_Receive_DMA+0xc0>)
 8004b02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b08:	4a21      	ldr	r2, [pc, #132]	; (8004b90 <UART_Start_Receive_DMA+0xc4>)
 8004b0a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b10:	2200      	movs	r2, #0
 8004b12:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004b14:	f107 0308 	add.w	r3, r7, #8
 8004b18:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	3304      	adds	r3, #4
 8004b24:	4619      	mov	r1, r3
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	88fb      	ldrh	r3, [r7, #6]
 8004b2c:	f7fd fb10 	bl	8002150 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004b30:	2300      	movs	r3, #0
 8004b32:	613b      	str	r3, [r7, #16]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	613b      	str	r3, [r7, #16]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	613b      	str	r3, [r7, #16]
 8004b44:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68da      	ldr	r2, [r3, #12]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b5c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	695a      	ldr	r2, [r3, #20]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f042 0201 	orr.w	r2, r2, #1
 8004b6c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	695a      	ldr	r2, [r3, #20]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b7c:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3718      	adds	r7, #24
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	0800496b 	.word	0x0800496b
 8004b8c:	08004a01 	.word	0x08004a01
 8004b90:	08004a37 	.word	0x08004a37

08004b94 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68da      	ldr	r2, [r3, #12]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004baa:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004bd6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	695a      	ldr	r2, [r3, #20]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f022 0201 	bic.w	r2, r2, #1
 8004be6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d107      	bne.n	8004c00 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68da      	ldr	r2, [r3, #12]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0210 	bic.w	r2, r2, #16
 8004bfe:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004c0e:	bf00      	nop
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
	...

08004c1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c20:	b09f      	sub	sp, #124	; 0x7c
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004c30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c32:	68d9      	ldr	r1, [r3, #12]
 8004c34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	ea40 0301 	orr.w	r3, r0, r1
 8004c3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c40:	689a      	ldr	r2, [r3, #8]
 8004c42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	431a      	orrs	r2, r3
 8004c48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c50:	69db      	ldr	r3, [r3, #28]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004c56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004c60:	f021 010c 	bic.w	r1, r1, #12
 8004c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c6a:	430b      	orrs	r3, r1
 8004c6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	695b      	ldr	r3, [r3, #20]
 8004c74:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004c78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c7a:	6999      	ldr	r1, [r3, #24]
 8004c7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	ea40 0301 	orr.w	r3, r0, r1
 8004c84:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	4bc5      	ldr	r3, [pc, #788]	; (8004fa0 <UART_SetConfig+0x384>)
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d004      	beq.n	8004c9a <UART_SetConfig+0x7e>
 8004c90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	4bc3      	ldr	r3, [pc, #780]	; (8004fa4 <UART_SetConfig+0x388>)
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d103      	bne.n	8004ca2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c9a:	f7fe fb05 	bl	80032a8 <HAL_RCC_GetPCLK2Freq>
 8004c9e:	6778      	str	r0, [r7, #116]	; 0x74
 8004ca0:	e002      	b.n	8004ca8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ca2:	f7fe faed 	bl	8003280 <HAL_RCC_GetPCLK1Freq>
 8004ca6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ca8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004caa:	69db      	ldr	r3, [r3, #28]
 8004cac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cb0:	f040 80b6 	bne.w	8004e20 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004cb4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cb6:	461c      	mov	r4, r3
 8004cb8:	f04f 0500 	mov.w	r5, #0
 8004cbc:	4622      	mov	r2, r4
 8004cbe:	462b      	mov	r3, r5
 8004cc0:	1891      	adds	r1, r2, r2
 8004cc2:	6439      	str	r1, [r7, #64]	; 0x40
 8004cc4:	415b      	adcs	r3, r3
 8004cc6:	647b      	str	r3, [r7, #68]	; 0x44
 8004cc8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004ccc:	1912      	adds	r2, r2, r4
 8004cce:	eb45 0303 	adc.w	r3, r5, r3
 8004cd2:	f04f 0000 	mov.w	r0, #0
 8004cd6:	f04f 0100 	mov.w	r1, #0
 8004cda:	00d9      	lsls	r1, r3, #3
 8004cdc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ce0:	00d0      	lsls	r0, r2, #3
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	1911      	adds	r1, r2, r4
 8004ce8:	6639      	str	r1, [r7, #96]	; 0x60
 8004cea:	416b      	adcs	r3, r5
 8004cec:	667b      	str	r3, [r7, #100]	; 0x64
 8004cee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	f04f 0300 	mov.w	r3, #0
 8004cf8:	1891      	adds	r1, r2, r2
 8004cfa:	63b9      	str	r1, [r7, #56]	; 0x38
 8004cfc:	415b      	adcs	r3, r3
 8004cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004d04:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004d08:	f7fb fefa 	bl	8000b00 <__aeabi_uldivmod>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	460b      	mov	r3, r1
 8004d10:	4ba5      	ldr	r3, [pc, #660]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004d12:	fba3 2302 	umull	r2, r3, r3, r2
 8004d16:	095b      	lsrs	r3, r3, #5
 8004d18:	011e      	lsls	r6, r3, #4
 8004d1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d1c:	461c      	mov	r4, r3
 8004d1e:	f04f 0500 	mov.w	r5, #0
 8004d22:	4622      	mov	r2, r4
 8004d24:	462b      	mov	r3, r5
 8004d26:	1891      	adds	r1, r2, r2
 8004d28:	6339      	str	r1, [r7, #48]	; 0x30
 8004d2a:	415b      	adcs	r3, r3
 8004d2c:	637b      	str	r3, [r7, #52]	; 0x34
 8004d2e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004d32:	1912      	adds	r2, r2, r4
 8004d34:	eb45 0303 	adc.w	r3, r5, r3
 8004d38:	f04f 0000 	mov.w	r0, #0
 8004d3c:	f04f 0100 	mov.w	r1, #0
 8004d40:	00d9      	lsls	r1, r3, #3
 8004d42:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d46:	00d0      	lsls	r0, r2, #3
 8004d48:	4602      	mov	r2, r0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	1911      	adds	r1, r2, r4
 8004d4e:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d50:	416b      	adcs	r3, r5
 8004d52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	461a      	mov	r2, r3
 8004d5a:	f04f 0300 	mov.w	r3, #0
 8004d5e:	1891      	adds	r1, r2, r2
 8004d60:	62b9      	str	r1, [r7, #40]	; 0x28
 8004d62:	415b      	adcs	r3, r3
 8004d64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d6a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004d6e:	f7fb fec7 	bl	8000b00 <__aeabi_uldivmod>
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	4b8c      	ldr	r3, [pc, #560]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004d78:	fba3 1302 	umull	r1, r3, r3, r2
 8004d7c:	095b      	lsrs	r3, r3, #5
 8004d7e:	2164      	movs	r1, #100	; 0x64
 8004d80:	fb01 f303 	mul.w	r3, r1, r3
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	3332      	adds	r3, #50	; 0x32
 8004d8a:	4a87      	ldr	r2, [pc, #540]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d90:	095b      	lsrs	r3, r3, #5
 8004d92:	005b      	lsls	r3, r3, #1
 8004d94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d98:	441e      	add	r6, r3
 8004d9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f04f 0100 	mov.w	r1, #0
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	1894      	adds	r4, r2, r2
 8004da8:	623c      	str	r4, [r7, #32]
 8004daa:	415b      	adcs	r3, r3
 8004dac:	627b      	str	r3, [r7, #36]	; 0x24
 8004dae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004db2:	1812      	adds	r2, r2, r0
 8004db4:	eb41 0303 	adc.w	r3, r1, r3
 8004db8:	f04f 0400 	mov.w	r4, #0
 8004dbc:	f04f 0500 	mov.w	r5, #0
 8004dc0:	00dd      	lsls	r5, r3, #3
 8004dc2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004dc6:	00d4      	lsls	r4, r2, #3
 8004dc8:	4622      	mov	r2, r4
 8004dca:	462b      	mov	r3, r5
 8004dcc:	1814      	adds	r4, r2, r0
 8004dce:	653c      	str	r4, [r7, #80]	; 0x50
 8004dd0:	414b      	adcs	r3, r1
 8004dd2:	657b      	str	r3, [r7, #84]	; 0x54
 8004dd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	461a      	mov	r2, r3
 8004dda:	f04f 0300 	mov.w	r3, #0
 8004dde:	1891      	adds	r1, r2, r2
 8004de0:	61b9      	str	r1, [r7, #24]
 8004de2:	415b      	adcs	r3, r3
 8004de4:	61fb      	str	r3, [r7, #28]
 8004de6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dea:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004dee:	f7fb fe87 	bl	8000b00 <__aeabi_uldivmod>
 8004df2:	4602      	mov	r2, r0
 8004df4:	460b      	mov	r3, r1
 8004df6:	4b6c      	ldr	r3, [pc, #432]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004df8:	fba3 1302 	umull	r1, r3, r3, r2
 8004dfc:	095b      	lsrs	r3, r3, #5
 8004dfe:	2164      	movs	r1, #100	; 0x64
 8004e00:	fb01 f303 	mul.w	r3, r1, r3
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	3332      	adds	r3, #50	; 0x32
 8004e0a:	4a67      	ldr	r2, [pc, #412]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e10:	095b      	lsrs	r3, r3, #5
 8004e12:	f003 0207 	and.w	r2, r3, #7
 8004e16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4432      	add	r2, r6
 8004e1c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e1e:	e0b9      	b.n	8004f94 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e22:	461c      	mov	r4, r3
 8004e24:	f04f 0500 	mov.w	r5, #0
 8004e28:	4622      	mov	r2, r4
 8004e2a:	462b      	mov	r3, r5
 8004e2c:	1891      	adds	r1, r2, r2
 8004e2e:	6139      	str	r1, [r7, #16]
 8004e30:	415b      	adcs	r3, r3
 8004e32:	617b      	str	r3, [r7, #20]
 8004e34:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004e38:	1912      	adds	r2, r2, r4
 8004e3a:	eb45 0303 	adc.w	r3, r5, r3
 8004e3e:	f04f 0000 	mov.w	r0, #0
 8004e42:	f04f 0100 	mov.w	r1, #0
 8004e46:	00d9      	lsls	r1, r3, #3
 8004e48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004e4c:	00d0      	lsls	r0, r2, #3
 8004e4e:	4602      	mov	r2, r0
 8004e50:	460b      	mov	r3, r1
 8004e52:	eb12 0804 	adds.w	r8, r2, r4
 8004e56:	eb43 0905 	adc.w	r9, r3, r5
 8004e5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f04f 0100 	mov.w	r1, #0
 8004e64:	f04f 0200 	mov.w	r2, #0
 8004e68:	f04f 0300 	mov.w	r3, #0
 8004e6c:	008b      	lsls	r3, r1, #2
 8004e6e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004e72:	0082      	lsls	r2, r0, #2
 8004e74:	4640      	mov	r0, r8
 8004e76:	4649      	mov	r1, r9
 8004e78:	f7fb fe42 	bl	8000b00 <__aeabi_uldivmod>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	4b49      	ldr	r3, [pc, #292]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004e82:	fba3 2302 	umull	r2, r3, r3, r2
 8004e86:	095b      	lsrs	r3, r3, #5
 8004e88:	011e      	lsls	r6, r3, #4
 8004e8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f04f 0100 	mov.w	r1, #0
 8004e92:	4602      	mov	r2, r0
 8004e94:	460b      	mov	r3, r1
 8004e96:	1894      	adds	r4, r2, r2
 8004e98:	60bc      	str	r4, [r7, #8]
 8004e9a:	415b      	adcs	r3, r3
 8004e9c:	60fb      	str	r3, [r7, #12]
 8004e9e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ea2:	1812      	adds	r2, r2, r0
 8004ea4:	eb41 0303 	adc.w	r3, r1, r3
 8004ea8:	f04f 0400 	mov.w	r4, #0
 8004eac:	f04f 0500 	mov.w	r5, #0
 8004eb0:	00dd      	lsls	r5, r3, #3
 8004eb2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004eb6:	00d4      	lsls	r4, r2, #3
 8004eb8:	4622      	mov	r2, r4
 8004eba:	462b      	mov	r3, r5
 8004ebc:	1814      	adds	r4, r2, r0
 8004ebe:	64bc      	str	r4, [r7, #72]	; 0x48
 8004ec0:	414b      	adcs	r3, r1
 8004ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ec4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f04f 0100 	mov.w	r1, #0
 8004ece:	f04f 0200 	mov.w	r2, #0
 8004ed2:	f04f 0300 	mov.w	r3, #0
 8004ed6:	008b      	lsls	r3, r1, #2
 8004ed8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004edc:	0082      	lsls	r2, r0, #2
 8004ede:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004ee2:	f7fb fe0d 	bl	8000b00 <__aeabi_uldivmod>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	460b      	mov	r3, r1
 8004eea:	4b2f      	ldr	r3, [pc, #188]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004eec:	fba3 1302 	umull	r1, r3, r3, r2
 8004ef0:	095b      	lsrs	r3, r3, #5
 8004ef2:	2164      	movs	r1, #100	; 0x64
 8004ef4:	fb01 f303 	mul.w	r3, r1, r3
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	3332      	adds	r3, #50	; 0x32
 8004efe:	4a2a      	ldr	r2, [pc, #168]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004f00:	fba2 2303 	umull	r2, r3, r2, r3
 8004f04:	095b      	lsrs	r3, r3, #5
 8004f06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f0a:	441e      	add	r6, r3
 8004f0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f04f 0100 	mov.w	r1, #0
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	1894      	adds	r4, r2, r2
 8004f1a:	603c      	str	r4, [r7, #0]
 8004f1c:	415b      	adcs	r3, r3
 8004f1e:	607b      	str	r3, [r7, #4]
 8004f20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f24:	1812      	adds	r2, r2, r0
 8004f26:	eb41 0303 	adc.w	r3, r1, r3
 8004f2a:	f04f 0400 	mov.w	r4, #0
 8004f2e:	f04f 0500 	mov.w	r5, #0
 8004f32:	00dd      	lsls	r5, r3, #3
 8004f34:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004f38:	00d4      	lsls	r4, r2, #3
 8004f3a:	4622      	mov	r2, r4
 8004f3c:	462b      	mov	r3, r5
 8004f3e:	eb12 0a00 	adds.w	sl, r2, r0
 8004f42:	eb43 0b01 	adc.w	fp, r3, r1
 8004f46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f04f 0100 	mov.w	r1, #0
 8004f50:	f04f 0200 	mov.w	r2, #0
 8004f54:	f04f 0300 	mov.w	r3, #0
 8004f58:	008b      	lsls	r3, r1, #2
 8004f5a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004f5e:	0082      	lsls	r2, r0, #2
 8004f60:	4650      	mov	r0, sl
 8004f62:	4659      	mov	r1, fp
 8004f64:	f7fb fdcc 	bl	8000b00 <__aeabi_uldivmod>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	4b0e      	ldr	r3, [pc, #56]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004f6e:	fba3 1302 	umull	r1, r3, r3, r2
 8004f72:	095b      	lsrs	r3, r3, #5
 8004f74:	2164      	movs	r1, #100	; 0x64
 8004f76:	fb01 f303 	mul.w	r3, r1, r3
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	011b      	lsls	r3, r3, #4
 8004f7e:	3332      	adds	r3, #50	; 0x32
 8004f80:	4a09      	ldr	r2, [pc, #36]	; (8004fa8 <UART_SetConfig+0x38c>)
 8004f82:	fba2 2303 	umull	r2, r3, r2, r3
 8004f86:	095b      	lsrs	r3, r3, #5
 8004f88:	f003 020f 	and.w	r2, r3, #15
 8004f8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4432      	add	r2, r6
 8004f92:	609a      	str	r2, [r3, #8]
}
 8004f94:	bf00      	nop
 8004f96:	377c      	adds	r7, #124	; 0x7c
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40011000 	.word	0x40011000
 8004fa4:	40011400 	.word	0x40011400
 8004fa8:	51eb851f 	.word	0x51eb851f
 8004fac:	00000000 	.word	0x00000000

08004fb0 <get_angle_from_accel>:

#include "angle.h"


void get_angle_from_accel(accel_t accel, angle_t* angle)
{
 8004fb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fb4:	b08e      	sub	sp, #56	; 0x38
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	eeb0 5a40 	vmov.f32	s10, s0
 8004fbc:	eef0 5a60 	vmov.f32	s11, s1
 8004fc0:	eeb0 6a41 	vmov.f32	s12, s2
 8004fc4:	eef0 6a61 	vmov.f32	s13, s3
 8004fc8:	eeb0 7a42 	vmov.f32	s14, s4
 8004fcc:	eef0 7a62 	vmov.f32	s15, s5
 8004fd0:	6078      	str	r0, [r7, #4]
 8004fd2:	ed87 5b02 	vstr	d5, [r7, #8]
 8004fd6:	ed87 6b04 	vstr	d6, [r7, #16]
 8004fda:	ed87 7b06 	vstr	d7, [r7, #24]
    angle_t temp_angle;

    // atan gives angle value between -90 and 90
    temp_angle.roll  = atan(accel.y / accel.z);
 8004fde:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004fe2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fe6:	f7fb fbdd 	bl	80007a4 <__aeabi_ddiv>
 8004fea:	4602      	mov	r2, r0
 8004fec:	460b      	mov	r3, r1
 8004fee:	ec43 2b17 	vmov	d7, r2, r3
 8004ff2:	eeb0 0a47 	vmov.f32	s0, s14
 8004ff6:	eef0 0a67 	vmov.f32	s1, s15
 8004ffa:	f001 fc35 	bl	8006868 <atan>
 8004ffe:	eeb0 7a40 	vmov.f32	s14, s0
 8005002:	eef0 7a60 	vmov.f32	s15, s1
 8005006:	ed87 7b08 	vstr	d7, [r7, #32]
    temp_angle.pitch = atan(accel.x / sqrt(accel.y*accel.y + accel.z*accel.z));
 800500a:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800500e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005012:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005016:	f7fb fa9b 	bl	8000550 <__aeabi_dmul>
 800501a:	4602      	mov	r2, r0
 800501c:	460b      	mov	r3, r1
 800501e:	4692      	mov	sl, r2
 8005020:	469b      	mov	fp, r3
 8005022:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005026:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800502a:	f7fb fa91 	bl	8000550 <__aeabi_dmul>
 800502e:	4602      	mov	r2, r0
 8005030:	460b      	mov	r3, r1
 8005032:	4650      	mov	r0, sl
 8005034:	4659      	mov	r1, fp
 8005036:	f7fb f8d5 	bl	80001e4 <__adddf3>
 800503a:	4602      	mov	r2, r0
 800503c:	460b      	mov	r3, r1
 800503e:	ec43 2b17 	vmov	d7, r2, r3
 8005042:	eeb0 0a47 	vmov.f32	s0, s14
 8005046:	eef0 0a67 	vmov.f32	s1, s15
 800504a:	f001 fdf7 	bl	8006c3c <sqrt>
 800504e:	ec53 2b10 	vmov	r2, r3, d0
 8005052:	4640      	mov	r0, r8
 8005054:	4649      	mov	r1, r9
 8005056:	f7fb fba5 	bl	80007a4 <__aeabi_ddiv>
 800505a:	4602      	mov	r2, r0
 800505c:	460b      	mov	r3, r1
 800505e:	ec43 2b17 	vmov	d7, r2, r3
 8005062:	eeb0 0a47 	vmov.f32	s0, s14
 8005066:	eef0 0a67 	vmov.f32	s1, s15
 800506a:	f001 fbfd 	bl	8006868 <atan>
 800506e:	eeb0 7a40 	vmov.f32	s14, s0
 8005072:	eef0 7a60 	vmov.f32	s15, s1
 8005076:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28

    // convert radian to degree
    temp_angle.roll  *= RADIAN_TO_DEGREE;
 800507a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800507e:	a314      	add	r3, pc, #80	; (adr r3, 80050d0 <get_angle_from_accel+0x120>)
 8005080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005084:	f7fb fa64 	bl	8000550 <__aeabi_dmul>
 8005088:	4602      	mov	r2, r0
 800508a:	460b      	mov	r3, r1
 800508c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    temp_angle.pitch *= RADIAN_TO_DEGREE;
 8005090:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005094:	a30e      	add	r3, pc, #56	; (adr r3, 80050d0 <get_angle_from_accel+0x120>)
 8005096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509a:	f7fb fa59 	bl	8000550 <__aeabi_dmul>
 800509e:	4602      	mov	r2, r0
 80050a0:	460b      	mov	r3, r1
 80050a2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    angle->roll  =  temp_angle.roll;
 80050a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050aa:	6879      	ldr	r1, [r7, #4]
 80050ac:	e9c1 2300 	strd	r2, r3, [r1]
    angle->pitch = -temp_angle.pitch;
 80050b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80050b4:	4614      	mov	r4, r2
 80050b6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	e9c3 4502 	strd	r4, r5, [r3, #8]
}
 80050c0:	bf00      	nop
 80050c2:	3738      	adds	r7, #56	; 0x38
 80050c4:	46bd      	mov	sp, r7
 80050c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050ca:	bf00      	nop
 80050cc:	f3af 8000 	nop.w
 80050d0:	1a63c1f8 	.word	0x1a63c1f8
 80050d4:	404ca5dc 	.word	0x404ca5dc

080050d8 <get_angle_from_gyro>:

void get_angle_from_gyro(gyro_t gyro, angle_t prev_angle, double dt, angle_t* angle)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b096      	sub	sp, #88	; 0x58
 80050dc:	af00      	add	r7, sp, #0
 80050de:	eeb0 7a45 	vmov.f32	s14, s10
 80050e2:	eef0 7a65 	vmov.f32	s15, s11
 80050e6:	ed87 6b02 	vstr	d6, [r7, #8]
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 80050f0:	ed87 1b0c 	vstr	d1, [r7, #48]	; 0x30
 80050f4:	ed87 2b0e 	vstr	d2, [r7, #56]	; 0x38
 80050f8:	ed87 3b04 	vstr	d3, [r7, #16]
 80050fc:	ed87 4b06 	vstr	d4, [r7, #24]
 8005100:	ed87 7b08 	vstr	d7, [r7, #32]
    angle_t temp_angle;

    temp_angle.roll  = gyro.x * dt;
 8005104:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005108:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800510c:	f7fb fa20 	bl	8000550 <__aeabi_dmul>
 8005110:	4602      	mov	r2, r0
 8005112:	460b      	mov	r3, r1
 8005114:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    temp_angle.pitch = gyro.y * dt;
 8005118:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800511c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005120:	f7fb fa16 	bl	8000550 <__aeabi_dmul>
 8005124:	4602      	mov	r2, r0
 8005126:	460b      	mov	r3, r1
 8005128:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    temp_angle.yaw   = gyro.z * dt;
 800512c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005130:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005134:	f7fb fa0c 	bl	8000550 <__aeabi_dmul>
 8005138:	4602      	mov	r2, r0
 800513a:	460b      	mov	r3, r1
 800513c:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50

    angle->roll  = prev_angle.roll + temp_angle.roll;
 8005140:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005144:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005148:	f7fb f84c 	bl	80001e4 <__adddf3>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	6879      	ldr	r1, [r7, #4]
 8005152:	e9c1 2300 	strd	r2, r3, [r1]
    angle->pitch = prev_angle.pitch + temp_angle.pitch;
 8005156:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800515a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800515e:	f7fb f841 	bl	80001e4 <__adddf3>
 8005162:	4602      	mov	r2, r0
 8005164:	460b      	mov	r3, r1
 8005166:	6879      	ldr	r1, [r7, #4]
 8005168:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 800516c:	bf00      	nop
 800516e:	3758      	adds	r7, #88	; 0x58
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <complementary_filter>:

void complementary_filter(gyro_t gyro, accel_t accel, sec dt, double alpha, angle_t* filtered_angle)
{
 8005174:	b5b0      	push	{r4, r5, r7, lr}
 8005176:	b09e      	sub	sp, #120	; 0x78
 8005178:	af00      	add	r7, sp, #0
 800517a:	ed87 6b04 	vstr	d6, [r7, #16]
 800517e:	ed87 7b02 	vstr	d7, [r7, #8]
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
 8005188:	ed87 1b0e 	vstr	d1, [r7, #56]	; 0x38
 800518c:	ed87 2b10 	vstr	d2, [r7, #64]	; 0x40
 8005190:	ed87 3b06 	vstr	d3, [r7, #24]
 8005194:	ed87 4b08 	vstr	d4, [r7, #32]
 8005198:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
    angle_t accel_angle;
    get_angle_from_accel(accel, &accel_angle);
 800519c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80051a0:	ed97 5b06 	vldr	d5, [r7, #24]
 80051a4:	ed97 6b08 	vldr	d6, [r7, #32]
 80051a8:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80051ac:	4618      	mov	r0, r3
 80051ae:	eeb0 0a45 	vmov.f32	s0, s10
 80051b2:	eef0 0a65 	vmov.f32	s1, s11
 80051b6:	eeb0 1a46 	vmov.f32	s2, s12
 80051ba:	eef0 1a66 	vmov.f32	s3, s13
 80051be:	eeb0 2a47 	vmov.f32	s4, s14
 80051c2:	eef0 2a67 	vmov.f32	s5, s15
 80051c6:	f7ff fef3 	bl	8004fb0 <get_angle_from_accel>

    angle_t gyro_angle;
    get_angle_from_gyro(gyro, *filtered_angle, dt, &gyro_angle);
 80051ca:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	ed93 3b00 	vldr	d3, [r3]
 80051d4:	ed93 4b02 	vldr	d4, [r3, #8]
 80051d8:	ed93 5b04 	vldr	d5, [r3, #16]
 80051dc:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 80051e0:	ed97 2b0e 	vldr	d2, [r7, #56]	; 0x38
 80051e4:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80051e8:	4610      	mov	r0, r2
 80051ea:	ed97 6b04 	vldr	d6, [r7, #16]
 80051ee:	eeb0 0a41 	vmov.f32	s0, s2
 80051f2:	eef0 0a61 	vmov.f32	s1, s3
 80051f6:	eeb0 1a42 	vmov.f32	s2, s4
 80051fa:	eef0 1a62 	vmov.f32	s3, s5
 80051fe:	eeb0 2a47 	vmov.f32	s4, s14
 8005202:	eef0 2a67 	vmov.f32	s5, s15
 8005206:	f7ff ff67 	bl	80050d8 <get_angle_from_gyro>

    filtered_angle->roll  = alpha*gyro_angle.roll  + (1-alpha)*accel_angle.roll;
 800520a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800520e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005212:	f7fb f99d 	bl	8000550 <__aeabi_dmul>
 8005216:	4602      	mov	r2, r0
 8005218:	460b      	mov	r3, r1
 800521a:	4614      	mov	r4, r2
 800521c:	461d      	mov	r5, r3
 800521e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005222:	f04f 0000 	mov.w	r0, #0
 8005226:	491f      	ldr	r1, [pc, #124]	; (80052a4 <complementary_filter+0x130>)
 8005228:	f7fa ffda 	bl	80001e0 <__aeabi_dsub>
 800522c:	4602      	mov	r2, r0
 800522e:	460b      	mov	r3, r1
 8005230:	4610      	mov	r0, r2
 8005232:	4619      	mov	r1, r3
 8005234:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005238:	f7fb f98a 	bl	8000550 <__aeabi_dmul>
 800523c:	4602      	mov	r2, r0
 800523e:	460b      	mov	r3, r1
 8005240:	4620      	mov	r0, r4
 8005242:	4629      	mov	r1, r5
 8005244:	f7fa ffce 	bl	80001e4 <__adddf3>
 8005248:	4602      	mov	r2, r0
 800524a:	460b      	mov	r3, r1
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	e9c1 2300 	strd	r2, r3, [r1]
    filtered_angle->pitch = alpha*gyro_angle.pitch + (1-alpha)*accel_angle.pitch;   
 8005252:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005256:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800525a:	f7fb f979 	bl	8000550 <__aeabi_dmul>
 800525e:	4602      	mov	r2, r0
 8005260:	460b      	mov	r3, r1
 8005262:	4614      	mov	r4, r2
 8005264:	461d      	mov	r5, r3
 8005266:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800526a:	f04f 0000 	mov.w	r0, #0
 800526e:	490d      	ldr	r1, [pc, #52]	; (80052a4 <complementary_filter+0x130>)
 8005270:	f7fa ffb6 	bl	80001e0 <__aeabi_dsub>
 8005274:	4602      	mov	r2, r0
 8005276:	460b      	mov	r3, r1
 8005278:	4610      	mov	r0, r2
 800527a:	4619      	mov	r1, r3
 800527c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8005280:	f7fb f966 	bl	8000550 <__aeabi_dmul>
 8005284:	4602      	mov	r2, r0
 8005286:	460b      	mov	r3, r1
 8005288:	4620      	mov	r0, r4
 800528a:	4629      	mov	r1, r5
 800528c:	f7fa ffaa 	bl	80001e4 <__adddf3>
 8005290:	4602      	mov	r2, r0
 8005292:	460b      	mov	r3, r1
 8005294:	6879      	ldr	r1, [r7, #4]
 8005296:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800529a:	bf00      	nop
 800529c:	3778      	adds	r7, #120	; 0x78
 800529e:	46bd      	mov	sp, r7
 80052a0:	bdb0      	pop	{r4, r5, r7, pc}
 80052a2:	bf00      	nop
 80052a4:	3ff00000 	.word	0x3ff00000

080052a8 <dshot_init>:
static void dshot_enable_dma_request();


/* Main Functions */
void dshot_init(dshot_type_e dshot_type)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	4603      	mov	r3, r0
 80052b0:	71fb      	strb	r3, [r7, #7]
	dshot_set_timer(dshot_type);
 80052b2:	79fb      	ldrb	r3, [r7, #7]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f000 f833 	bl	8005320 <dshot_set_timer>
	dshot_put_tc_callback_function();
 80052ba:	f000 f8d3 	bl	8005464 <dshot_put_tc_callback_function>
	dshot_start_pwm();
 80052be:	f000 f8ef 	bl	80054a0 <dshot_start_pwm>
}
 80052c2:	bf00      	nop
 80052c4:	3708      	adds	r7, #8
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <dshot_write>:

/**
 * @param dshot_value 0 : disarmed, 48 to 2047 : active trottle control.
 */
void dshot_write(uint16_t dshot_value[])
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b082      	sub	sp, #8
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer_all(dshot_value);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f000 f962 	bl	800559c <dshot_prepare_dmabuffer_all>
	dshot_dma_start();
 80052d8:	f000 f98c 	bl	80055f4 <dshot_dma_start>
	dshot_enable_dma_request();
 80052dc:	f000 f9c2 	bl	8005664 <dshot_enable_dma_request>
}
 80052e0:	bf00      	nop
 80052e2:	3708      	adds	r7, #8
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <dshot_choose_type>:


/* Static functions */
static uint32_t dshot_choose_type(dshot_type_e dshot_type)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	4603      	mov	r3, r0
 80052f0:	71fb      	strb	r3, [r7, #7]
	switch (dshot_type)
 80052f2:	79fb      	ldrb	r3, [r7, #7]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d003      	beq.n	8005300 <dshot_choose_type+0x18>
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d103      	bne.n	8005304 <dshot_choose_type+0x1c>
	{
		case(DSHOT600):
				return DSHOT600_HZ;
 80052fc:	4b05      	ldr	r3, [pc, #20]	; (8005314 <dshot_choose_type+0x2c>)
 80052fe:	e002      	b.n	8005306 <dshot_choose_type+0x1e>

		case(DSHOT300):
				return DSHOT300_HZ;
 8005300:	4b05      	ldr	r3, [pc, #20]	; (8005318 <dshot_choose_type+0x30>)
 8005302:	e000      	b.n	8005306 <dshot_choose_type+0x1e>

		default:
		case(DSHOT150):
				return DSHOT150_HZ;
 8005304:	4b05      	ldr	r3, [pc, #20]	; (800531c <dshot_choose_type+0x34>)
	}
}
 8005306:	4618      	mov	r0, r3
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop
 8005314:	00b71b00 	.word	0x00b71b00
 8005318:	005b8d80 	.word	0x005b8d80
 800531c:	002dc6c0 	.word	0x002dc6c0

08005320 <dshot_set_timer>:

static void dshot_set_timer(dshot_type_e dshot_type)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	ed2d 8b02 	vpush	{d8}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	4603      	mov	r3, r0
 800532c:	71fb      	strb	r3, [r7, #7]
	uint16_t dshot_prescaler;
	uint32_t timer_clock = TIMER_CLOCK; // all timer clock is same as SystemCoreClock in stm32f411
 800532e:	4b27      	ldr	r3, [pc, #156]	; (80053cc <dshot_set_timer+0xac>)
 8005330:	60fb      	str	r3, [r7, #12]

	// Calculate prescaler by dshot type
	dshot_prescaler = lrintf((float) timer_clock / dshot_choose_type(dshot_type) + 0.01f) - 1;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	ee07 3a90 	vmov	s15, r3
 8005338:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800533c:	79fb      	ldrb	r3, [r7, #7]
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff ffd2 	bl	80052e8 <dshot_choose_type>
 8005344:	ee07 0a90 	vmov	s15, r0
 8005348:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800534c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8005350:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80053d0 <dshot_set_timer+0xb0>
 8005354:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005358:	eeb0 0a67 	vmov.f32	s0, s15
 800535c:	f001 fc2e 	bl	8006bbc <lrintf>
 8005360:	4603      	mov	r3, r0
 8005362:	b29b      	uxth	r3, r3
 8005364:	3b01      	subs	r3, #1
 8005366:	817b      	strh	r3, [r7, #10]

	// motor1
	__HAL_TIM_SET_PRESCALER(MOTOR_1_TIM, dshot_prescaler);
 8005368:	4b1a      	ldr	r3, [pc, #104]	; (80053d4 <dshot_set_timer+0xb4>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	897a      	ldrh	r2, [r7, #10]
 800536e:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_1_TIM, MOTOR_BITLENGTH);
 8005370:	4b18      	ldr	r3, [pc, #96]	; (80053d4 <dshot_set_timer+0xb4>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2214      	movs	r2, #20
 8005376:	62da      	str	r2, [r3, #44]	; 0x2c
 8005378:	4b16      	ldr	r3, [pc, #88]	; (80053d4 <dshot_set_timer+0xb4>)
 800537a:	2214      	movs	r2, #20
 800537c:	60da      	str	r2, [r3, #12]

	// motor2
	__HAL_TIM_SET_PRESCALER(MOTOR_2_TIM, dshot_prescaler);
 800537e:	4b16      	ldr	r3, [pc, #88]	; (80053d8 <dshot_set_timer+0xb8>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	897a      	ldrh	r2, [r7, #10]
 8005384:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_2_TIM, MOTOR_BITLENGTH);
 8005386:	4b14      	ldr	r3, [pc, #80]	; (80053d8 <dshot_set_timer+0xb8>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2214      	movs	r2, #20
 800538c:	62da      	str	r2, [r3, #44]	; 0x2c
 800538e:	4b12      	ldr	r3, [pc, #72]	; (80053d8 <dshot_set_timer+0xb8>)
 8005390:	2214      	movs	r2, #20
 8005392:	60da      	str	r2, [r3, #12]

	// motor3
	__HAL_TIM_SET_PRESCALER(MOTOR_3_TIM, dshot_prescaler);
 8005394:	4b10      	ldr	r3, [pc, #64]	; (80053d8 <dshot_set_timer+0xb8>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	897a      	ldrh	r2, [r7, #10]
 800539a:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_3_TIM, MOTOR_BITLENGTH);
 800539c:	4b0e      	ldr	r3, [pc, #56]	; (80053d8 <dshot_set_timer+0xb8>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2214      	movs	r2, #20
 80053a2:	62da      	str	r2, [r3, #44]	; 0x2c
 80053a4:	4b0c      	ldr	r3, [pc, #48]	; (80053d8 <dshot_set_timer+0xb8>)
 80053a6:	2214      	movs	r2, #20
 80053a8:	60da      	str	r2, [r3, #12]

	// motor4
	__HAL_TIM_SET_PRESCALER(MOTOR_4_TIM, dshot_prescaler);
 80053aa:	4b0a      	ldr	r3, [pc, #40]	; (80053d4 <dshot_set_timer+0xb4>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	897a      	ldrh	r2, [r7, #10]
 80053b0:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_4_TIM, MOTOR_BITLENGTH);
 80053b2:	4b08      	ldr	r3, [pc, #32]	; (80053d4 <dshot_set_timer+0xb4>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2214      	movs	r2, #20
 80053b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80053ba:	4b06      	ldr	r3, [pc, #24]	; (80053d4 <dshot_set_timer+0xb4>)
 80053bc:	2214      	movs	r2, #20
 80053be:	60da      	str	r2, [r3, #12]
}
 80053c0:	bf00      	nop
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	ecbd 8b02 	vpop	{d8}
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	05f5e100 	.word	0x05f5e100
 80053d0:	3c23d70a 	.word	0x3c23d70a
 80053d4:	20000398 	.word	0x20000398
 80053d8:	200004e8 	.word	0x200004e8

080053dc <dshot_dma_tc_callback>:

// __HAL_TIM_DISABLE_DMA is needed to eliminate the delay between different dshot signals
// I don't know why :(
static void dshot_dma_tc_callback(DMA_HandleTypeDef *hdma)
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e8:	60fb      	str	r3, [r7, #12]

	if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d108      	bne.n	8005406 <dshot_dma_tc_callback+0x2a>
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68da      	ldr	r2, [r3, #12]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005402:	60da      	str	r2, [r3, #12]
	}
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
	}
}
 8005404:	e028      	b.n	8005458 <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	429a      	cmp	r2, r3
 800540e:	d108      	bne.n	8005422 <dshot_dma_tc_callback+0x46>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68da      	ldr	r2, [r3, #12]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800541e:	60da      	str	r2, [r3, #12]
}
 8005420:	e01a      	b.n	8005458 <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	429a      	cmp	r2, r3
 800542a:	d108      	bne.n	800543e <dshot_dma_tc_callback+0x62>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68da      	ldr	r2, [r3, #12]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800543a:	60da      	str	r2, [r3, #12]
}
 800543c:	e00c      	b.n	8005458 <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	429a      	cmp	r2, r3
 8005446:	d107      	bne.n	8005458 <dshot_dma_tc_callback+0x7c>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68da      	ldr	r2, [r3, #12]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005456:	60da      	str	r2, [r3, #12]
}
 8005458:	bf00      	nop
 800545a:	3714      	adds	r7, #20
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <dshot_put_tc_callback_function>:

static void dshot_put_tc_callback_function()
{
 8005464:	b480      	push	{r7}
 8005466:	af00      	add	r7, sp, #0
	// TIM_DMA_ID_CCx depends on timer channel
	MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = dshot_dma_tc_callback;
 8005468:	4b0a      	ldr	r3, [pc, #40]	; (8005494 <dshot_put_tc_callback_function+0x30>)
 800546a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546c:	4a0a      	ldr	r2, [pc, #40]	; (8005498 <dshot_put_tc_callback_function+0x34>)
 800546e:	63da      	str	r2, [r3, #60]	; 0x3c
	MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = dshot_dma_tc_callback;
 8005470:	4b0a      	ldr	r3, [pc, #40]	; (800549c <dshot_put_tc_callback_function+0x38>)
 8005472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005474:	4a08      	ldr	r2, [pc, #32]	; (8005498 <dshot_put_tc_callback_function+0x34>)
 8005476:	63da      	str	r2, [r3, #60]	; 0x3c
	MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = dshot_dma_tc_callback;
 8005478:	4b08      	ldr	r3, [pc, #32]	; (800549c <dshot_put_tc_callback_function+0x38>)
 800547a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547c:	4a06      	ldr	r2, [pc, #24]	; (8005498 <dshot_put_tc_callback_function+0x34>)
 800547e:	63da      	str	r2, [r3, #60]	; 0x3c
	MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = dshot_dma_tc_callback;
 8005480:	4b04      	ldr	r3, [pc, #16]	; (8005494 <dshot_put_tc_callback_function+0x30>)
 8005482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005484:	4a04      	ldr	r2, [pc, #16]	; (8005498 <dshot_put_tc_callback_function+0x34>)
 8005486:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005488:	bf00      	nop
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	20000398 	.word	0x20000398
 8005498:	080053dd 	.word	0x080053dd
 800549c:	200004e8 	.word	0x200004e8

080054a0 <dshot_start_pwm>:

static void dshot_start_pwm()
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
	// Start the timer channel now.
    // Enabling/disabling DMA request can restart a new cycle without PWM start/stop.
  	HAL_TIM_PWM_Start(MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL);
 80054a4:	210c      	movs	r1, #12
 80054a6:	4808      	ldr	r0, [pc, #32]	; (80054c8 <dshot_start_pwm+0x28>)
 80054a8:	f7fe fdb4 	bl	8004014 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL);
 80054ac:	2108      	movs	r1, #8
 80054ae:	4807      	ldr	r0, [pc, #28]	; (80054cc <dshot_start_pwm+0x2c>)
 80054b0:	f7fe fdb0 	bl	8004014 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL);
 80054b4:	2100      	movs	r1, #0
 80054b6:	4805      	ldr	r0, [pc, #20]	; (80054cc <dshot_start_pwm+0x2c>)
 80054b8:	f7fe fdac 	bl	8004014 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL);
 80054bc:	2104      	movs	r1, #4
 80054be:	4802      	ldr	r0, [pc, #8]	; (80054c8 <dshot_start_pwm+0x28>)
 80054c0:	f7fe fda8 	bl	8004014 <HAL_TIM_PWM_Start>
}
 80054c4:	bf00      	nop
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	20000398 	.word	0x20000398
 80054cc:	200004e8 	.word	0x200004e8

080054d0 <dshot_prepare_packet>:

static uint16_t dshot_prepare_packet(uint16_t value)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b087      	sub	sp, #28
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	4603      	mov	r3, r0
 80054d8:	80fb      	strh	r3, [r7, #6]
	uint16_t packet;
	bool dshot_telemetry = false;
 80054da:	2300      	movs	r3, #0
 80054dc:	72fb      	strb	r3, [r7, #11]

	packet = (value << 1) | (dshot_telemetry ? 1 : 0);
 80054de:	88fb      	ldrh	r3, [r7, #6]
 80054e0:	005b      	lsls	r3, r3, #1
 80054e2:	b21a      	sxth	r2, r3
 80054e4:	7afb      	ldrb	r3, [r7, #11]
 80054e6:	b21b      	sxth	r3, r3
 80054e8:	4313      	orrs	r3, r2
 80054ea:	b21b      	sxth	r3, r3
 80054ec:	813b      	strh	r3, [r7, #8]

	// compute checksum
	unsigned csum = 0;
 80054ee:	2300      	movs	r3, #0
 80054f0:	617b      	str	r3, [r7, #20]
	unsigned csum_data = packet;
 80054f2:	893b      	ldrh	r3, [r7, #8]
 80054f4:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < 3; i++)
 80054f6:	2300      	movs	r3, #0
 80054f8:	60fb      	str	r3, [r7, #12]
 80054fa:	e009      	b.n	8005510 <dshot_prepare_packet+0x40>
	{
        csum ^=  csum_data; // xor data by nibbles
 80054fc:	697a      	ldr	r2, [r7, #20]
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	4053      	eors	r3, r2
 8005502:	617b      	str	r3, [r7, #20]
        csum_data >>= 4;
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	091b      	lsrs	r3, r3, #4
 8005508:	613b      	str	r3, [r7, #16]
	for(int i = 0; i < 3; i++)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	3301      	adds	r3, #1
 800550e:	60fb      	str	r3, [r7, #12]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2b02      	cmp	r3, #2
 8005514:	ddf2      	ble.n	80054fc <dshot_prepare_packet+0x2c>
	}

	csum &= 0xf;
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f003 030f 	and.w	r3, r3, #15
 800551c:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 800551e:	893b      	ldrh	r3, [r7, #8]
 8005520:	011b      	lsls	r3, r3, #4
 8005522:	b29a      	uxth	r2, r3
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	b29b      	uxth	r3, r3
 8005528:	4313      	orrs	r3, r2
 800552a:	813b      	strh	r3, [r7, #8]

	return packet;
 800552c:	893b      	ldrh	r3, [r7, #8]
}
 800552e:	4618      	mov	r0, r3
 8005530:	371c      	adds	r7, #28
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr

0800553a <dshot_prepare_dmabuffer>:

// Convert 16 bits packet to 16 pwm signal
static void dshot_prepare_dmabuffer(uint32_t* motor_dmabuffer, uint16_t value)
{
 800553a:	b580      	push	{r7, lr}
 800553c:	b084      	sub	sp, #16
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
 8005542:	460b      	mov	r3, r1
 8005544:	807b      	strh	r3, [r7, #2]
	uint16_t packet;
	packet = dshot_prepare_packet(value);
 8005546:	887b      	ldrh	r3, [r7, #2]
 8005548:	4618      	mov	r0, r3
 800554a:	f7ff ffc1 	bl	80054d0 <dshot_prepare_packet>
 800554e:	4603      	mov	r3, r0
 8005550:	81fb      	strh	r3, [r7, #14]

	for(int i = 0; i < 16; i++)
 8005552:	2300      	movs	r3, #0
 8005554:	60bb      	str	r3, [r7, #8]
 8005556:	e011      	b.n	800557c <dshot_prepare_dmabuffer+0x42>
	{
		motor_dmabuffer[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;
 8005558:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800555c:	2b00      	cmp	r3, #0
 800555e:	da01      	bge.n	8005564 <dshot_prepare_dmabuffer+0x2a>
 8005560:	220e      	movs	r2, #14
 8005562:	e000      	b.n	8005566 <dshot_prepare_dmabuffer+0x2c>
 8005564:	2207      	movs	r2, #7
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	6879      	ldr	r1, [r7, #4]
 800556c:	440b      	add	r3, r1
 800556e:	601a      	str	r2, [r3, #0]
		packet <<= 1;
 8005570:	89fb      	ldrh	r3, [r7, #14]
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 16; i++)
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	3301      	adds	r3, #1
 800557a:	60bb      	str	r3, [r7, #8]
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	2b0f      	cmp	r3, #15
 8005580:	ddea      	ble.n	8005558 <dshot_prepare_dmabuffer+0x1e>
	}

	motor_dmabuffer[16] = 0;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	3340      	adds	r3, #64	; 0x40
 8005586:	2200      	movs	r2, #0
 8005588:	601a      	str	r2, [r3, #0]
	motor_dmabuffer[17] = 0;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	3344      	adds	r3, #68	; 0x44
 800558e:	2200      	movs	r2, #0
 8005590:	601a      	str	r2, [r3, #0]
}
 8005592:	bf00      	nop
 8005594:	3710      	adds	r7, #16
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
	...

0800559c <dshot_prepare_dmabuffer_all>:

static void dshot_prepare_dmabuffer_all(uint16_t* motor_value)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer(motor1_dmabuffer, motor_value[0]);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	881b      	ldrh	r3, [r3, #0]
 80055a8:	4619      	mov	r1, r3
 80055aa:	480e      	ldr	r0, [pc, #56]	; (80055e4 <dshot_prepare_dmabuffer_all+0x48>)
 80055ac:	f7ff ffc5 	bl	800553a <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor2_dmabuffer, motor_value[1]);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	3302      	adds	r3, #2
 80055b4:	881b      	ldrh	r3, [r3, #0]
 80055b6:	4619      	mov	r1, r3
 80055b8:	480b      	ldr	r0, [pc, #44]	; (80055e8 <dshot_prepare_dmabuffer_all+0x4c>)
 80055ba:	f7ff ffbe 	bl	800553a <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor3_dmabuffer, motor_value[2]);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	3304      	adds	r3, #4
 80055c2:	881b      	ldrh	r3, [r3, #0]
 80055c4:	4619      	mov	r1, r3
 80055c6:	4809      	ldr	r0, [pc, #36]	; (80055ec <dshot_prepare_dmabuffer_all+0x50>)
 80055c8:	f7ff ffb7 	bl	800553a <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor4_dmabuffer, motor_value[3]);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	3306      	adds	r3, #6
 80055d0:	881b      	ldrh	r3, [r3, #0]
 80055d2:	4619      	mov	r1, r3
 80055d4:	4806      	ldr	r0, [pc, #24]	; (80055f0 <dshot_prepare_dmabuffer_all+0x54>)
 80055d6:	f7ff ffb0 	bl	800553a <dshot_prepare_dmabuffer>
}
 80055da:	bf00      	nop
 80055dc:	3708      	adds	r7, #8
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	2000009c 	.word	0x2000009c
 80055e8:	200000e4 	.word	0x200000e4
 80055ec:	2000012c 	.word	0x2000012c
 80055f0:	20000174 	.word	0x20000174

080055f4 <dshot_dma_start>:

static void dshot_dma_start()
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	af00      	add	r7, sp, #0
	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor1_dmabuffer, (uint32_t)&MOTOR_1_TIM->Instance->CCR4, DSHOT_DMA_BUFFER_SIZE);
 80055f8:	4b14      	ldr	r3, [pc, #80]	; (800564c <dshot_dma_start+0x58>)
 80055fa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80055fc:	4914      	ldr	r1, [pc, #80]	; (8005650 <dshot_dma_start+0x5c>)
 80055fe:	4b13      	ldr	r3, [pc, #76]	; (800564c <dshot_dma_start+0x58>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3340      	adds	r3, #64	; 0x40
 8005604:	461a      	mov	r2, r3
 8005606:	2312      	movs	r3, #18
 8005608:	f7fc fda2 	bl	8002150 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3], (uint32_t)motor2_dmabuffer, (uint32_t)&MOTOR_2_TIM->Instance->CCR3, DSHOT_DMA_BUFFER_SIZE);
 800560c:	4b11      	ldr	r3, [pc, #68]	; (8005654 <dshot_dma_start+0x60>)
 800560e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005610:	4911      	ldr	r1, [pc, #68]	; (8005658 <dshot_dma_start+0x64>)
 8005612:	4b10      	ldr	r3, [pc, #64]	; (8005654 <dshot_dma_start+0x60>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	333c      	adds	r3, #60	; 0x3c
 8005618:	461a      	mov	r2, r3
 800561a:	2312      	movs	r3, #18
 800561c:	f7fc fd98 	bl	8002150 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1], (uint32_t)motor3_dmabuffer, (uint32_t)&MOTOR_3_TIM->Instance->CCR1, DSHOT_DMA_BUFFER_SIZE);
 8005620:	4b0c      	ldr	r3, [pc, #48]	; (8005654 <dshot_dma_start+0x60>)
 8005622:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005624:	490d      	ldr	r1, [pc, #52]	; (800565c <dshot_dma_start+0x68>)
 8005626:	4b0b      	ldr	r3, [pc, #44]	; (8005654 <dshot_dma_start+0x60>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	3334      	adds	r3, #52	; 0x34
 800562c:	461a      	mov	r2, r3
 800562e:	2312      	movs	r3, #18
 8005630:	f7fc fd8e 	bl	8002150 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2], (uint32_t)motor4_dmabuffer, (uint32_t)&MOTOR_4_TIM->Instance->CCR2, DSHOT_DMA_BUFFER_SIZE);
 8005634:	4b05      	ldr	r3, [pc, #20]	; (800564c <dshot_dma_start+0x58>)
 8005636:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005638:	4909      	ldr	r1, [pc, #36]	; (8005660 <dshot_dma_start+0x6c>)
 800563a:	4b04      	ldr	r3, [pc, #16]	; (800564c <dshot_dma_start+0x58>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	3338      	adds	r3, #56	; 0x38
 8005640:	461a      	mov	r2, r3
 8005642:	2312      	movs	r3, #18
 8005644:	f7fc fd84 	bl	8002150 <HAL_DMA_Start_IT>
}
 8005648:	bf00      	nop
 800564a:	bd80      	pop	{r7, pc}
 800564c:	20000398 	.word	0x20000398
 8005650:	2000009c 	.word	0x2000009c
 8005654:	200004e8 	.word	0x200004e8
 8005658:	200000e4 	.word	0x200000e4
 800565c:	2000012c 	.word	0x2000012c
 8005660:	20000174 	.word	0x20000174

08005664 <dshot_enable_dma_request>:

static void dshot_enable_dma_request()
{
 8005664:	b480      	push	{r7}
 8005666:	af00      	add	r7, sp, #0
	__HAL_TIM_ENABLE_DMA(MOTOR_1_TIM, TIM_DMA_CC4);
 8005668:	4b12      	ldr	r3, [pc, #72]	; (80056b4 <dshot_enable_dma_request+0x50>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68da      	ldr	r2, [r3, #12]
 800566e:	4b11      	ldr	r3, [pc, #68]	; (80056b4 <dshot_enable_dma_request+0x50>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005676:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_2_TIM, TIM_DMA_CC3);
 8005678:	4b0f      	ldr	r3, [pc, #60]	; (80056b8 <dshot_enable_dma_request+0x54>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	4b0e      	ldr	r3, [pc, #56]	; (80056b8 <dshot_enable_dma_request+0x54>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005686:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_3_TIM, TIM_DMA_CC1);
 8005688:	4b0b      	ldr	r3, [pc, #44]	; (80056b8 <dshot_enable_dma_request+0x54>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	4b0a      	ldr	r3, [pc, #40]	; (80056b8 <dshot_enable_dma_request+0x54>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005696:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_4_TIM, TIM_DMA_CC2);
 8005698:	4b06      	ldr	r3, [pc, #24]	; (80056b4 <dshot_enable_dma_request+0x50>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	4b05      	ldr	r3, [pc, #20]	; (80056b4 <dshot_enable_dma_request+0x50>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056a6:	60da      	str	r2, [r3, #12]
}
 80056a8:	bf00      	nop
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr
 80056b2:	bf00      	nop
 80056b4:	20000398 	.word	0x20000398
 80056b8:	200004e8 	.word	0x200004e8

080056bc <ibus_init>:
static uint8_t uart_rx_buffer[IBUS_LENGTH] = {0};
static uint8_t ibus_lost_flag = 0;

/* Main Functions */
void ibus_init()
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(IBUS_UART, uart_rx_buffer, 32);
 80056c0:	2220      	movs	r2, #32
 80056c2:	4903      	ldr	r1, [pc, #12]	; (80056d0 <ibus_init+0x14>)
 80056c4:	4803      	ldr	r0, [pc, #12]	; (80056d4 <ibus_init+0x18>)
 80056c6:	f7ff f900 	bl	80048ca <HAL_UART_Receive_DMA>
}
 80056ca:	bf00      	nop
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	200001bc 	.word	0x200001bc
 80056d4:	20000590 	.word	0x20000590

080056d8 <ibus_read>:

bool ibus_read(uint16_t ibus_channel[], uint8_t ch_num)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	460b      	mov	r3, r1
 80056e2:	70fb      	strb	r3, [r7, #3]
	if(!ibus_is_valid()) 
 80056e4:	f000 f81c 	bl	8005720 <ibus_is_valid>
 80056e8:	4603      	mov	r3, r0
 80056ea:	f083 0301 	eor.w	r3, r3, #1
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d001      	beq.n	80056f8 <ibus_read+0x20>
		return false;
 80056f4:	2300      	movs	r3, #0
 80056f6:	e00f      	b.n	8005718 <ibus_read+0x40>

	if(!ibus_checksum())
 80056f8:	f000 f82a 	bl	8005750 <ibus_checksum>
 80056fc:	4603      	mov	r3, r0
 80056fe:	f083 0301 	eor.w	r3, r3, #1
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	d001      	beq.n	800570c <ibus_read+0x34>
		return false;
 8005708:	2300      	movs	r3, #0
 800570a:	e005      	b.n	8005718 <ibus_read+0x40>

	ibus_update(ibus_channel, ch_num);
 800570c:	78fb      	ldrb	r3, [r7, #3]
 800570e:	4619      	mov	r1, r3
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 f84d 	bl	80057b0 <ibus_update>
	return true;
 8005716:	2301      	movs	r3, #1
}
 8005718:	4618      	mov	r0, r3
 800571a:	3708      	adds	r7, #8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <ibus_is_valid>:


/* Sub Functions */
bool ibus_is_valid()
{
 8005720:	b480      	push	{r7}
 8005722:	af00      	add	r7, sp, #0
	// is it ibus?
	return (uart_rx_buffer[0] == IBUS_LENGTH && uart_rx_buffer[1] == IBUS_COMMAND40);
 8005724:	4b09      	ldr	r3, [pc, #36]	; (800574c <ibus_is_valid+0x2c>)
 8005726:	781b      	ldrb	r3, [r3, #0]
 8005728:	2b20      	cmp	r3, #32
 800572a:	d105      	bne.n	8005738 <ibus_is_valid+0x18>
 800572c:	4b07      	ldr	r3, [pc, #28]	; (800574c <ibus_is_valid+0x2c>)
 800572e:	785b      	ldrb	r3, [r3, #1]
 8005730:	2b40      	cmp	r3, #64	; 0x40
 8005732:	d101      	bne.n	8005738 <ibus_is_valid+0x18>
 8005734:	2301      	movs	r3, #1
 8005736:	e000      	b.n	800573a <ibus_is_valid+0x1a>
 8005738:	2300      	movs	r3, #0
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	b2db      	uxtb	r3, r3
}
 8005740:	4618      	mov	r0, r3
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	200001bc 	.word	0x200001bc

08005750 <ibus_checksum>:

bool ibus_checksum()
{
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 	uint16_t checksum_cal = 0xffff;
 8005756:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800575a:	81fb      	strh	r3, [r7, #14]
	uint16_t checksum_ibus;

	for(int i = 0; i < 30; i++)
 800575c:	2300      	movs	r3, #0
 800575e:	60bb      	str	r3, [r7, #8]
 8005760:	e00a      	b.n	8005778 <ibus_checksum+0x28>
		checksum_cal -= uart_rx_buffer[i];
 8005762:	4a12      	ldr	r2, [pc, #72]	; (80057ac <ibus_checksum+0x5c>)
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	4413      	add	r3, r2
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	b29b      	uxth	r3, r3
 800576c:	89fa      	ldrh	r2, [r7, #14]
 800576e:	1ad3      	subs	r3, r2, r3
 8005770:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 30; i++)
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	3301      	adds	r3, #1
 8005776:	60bb      	str	r3, [r7, #8]
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	2b1d      	cmp	r3, #29
 800577c:	ddf1      	ble.n	8005762 <ibus_checksum+0x12>

	checksum_ibus = uart_rx_buffer[31] << 8 | uart_rx_buffer[30]; // checksum value from ibus
 800577e:	4b0b      	ldr	r3, [pc, #44]	; (80057ac <ibus_checksum+0x5c>)
 8005780:	7fdb      	ldrb	r3, [r3, #31]
 8005782:	021b      	lsls	r3, r3, #8
 8005784:	b21a      	sxth	r2, r3
 8005786:	4b09      	ldr	r3, [pc, #36]	; (80057ac <ibus_checksum+0x5c>)
 8005788:	7f9b      	ldrb	r3, [r3, #30]
 800578a:	b21b      	sxth	r3, r3
 800578c:	4313      	orrs	r3, r2
 800578e:	b21b      	sxth	r3, r3
 8005790:	80fb      	strh	r3, [r7, #6]
	return (checksum_ibus == checksum_cal);
 8005792:	88fa      	ldrh	r2, [r7, #6]
 8005794:	89fb      	ldrh	r3, [r7, #14]
 8005796:	429a      	cmp	r2, r3
 8005798:	bf0c      	ite	eq
 800579a:	2301      	moveq	r3, #1
 800579c:	2300      	movne	r3, #0
 800579e:	b2db      	uxtb	r3, r3
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3714      	adds	r7, #20
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr
 80057ac:	200001bc 	.word	0x200001bc

080057b0 <ibus_update>:

void ibus_update(uint16_t ibus_channel[], uint8_t ch_num)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	460b      	mov	r3, r1
 80057ba:	70fb      	strb	r3, [r7, #3]
	for(int i = 0, j = 2; i < ch_num; i++, j += 2)
 80057bc:	2300      	movs	r3, #0
 80057be:	60fb      	str	r3, [r7, #12]
 80057c0:	2302      	movs	r3, #2
 80057c2:	60bb      	str	r3, [r7, #8]
 80057c4:	e018      	b.n	80057f8 <ibus_update+0x48>
	{
		ibus_channel[i] = uart_rx_buffer[j + 1] << 8 | uart_rx_buffer[j];
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	3301      	adds	r3, #1
 80057ca:	4a11      	ldr	r2, [pc, #68]	; (8005810 <ibus_update+0x60>)
 80057cc:	5cd3      	ldrb	r3, [r2, r3]
 80057ce:	021b      	lsls	r3, r3, #8
 80057d0:	b21a      	sxth	r2, r3
 80057d2:	490f      	ldr	r1, [pc, #60]	; (8005810 <ibus_update+0x60>)
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	440b      	add	r3, r1
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	b21b      	sxth	r3, r3
 80057dc:	4313      	orrs	r3, r2
 80057de:	b219      	sxth	r1, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	005b      	lsls	r3, r3, #1
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	4413      	add	r3, r2
 80057e8:	b28a      	uxth	r2, r1
 80057ea:	801a      	strh	r2, [r3, #0]
	for(int i = 0, j = 2; i < ch_num; i++, j += 2)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	3301      	adds	r3, #1
 80057f0:	60fb      	str	r3, [r7, #12]
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	3302      	adds	r3, #2
 80057f6:	60bb      	str	r3, [r7, #8]
 80057f8:	78fb      	ldrb	r3, [r7, #3]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	dbe2      	blt.n	80057c6 <ibus_update+0x16>
	}
}
 8005800:	bf00      	nop
 8005802:	bf00      	nop
 8005804:	3714      	adds	r7, #20
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	200001bc 	.word	0x200001bc

08005814 <is_ibus_lost>:

bool is_ibus_lost()
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
	uint8_t max_lost_flag = 20;
 800581a:	2314      	movs	r3, #20
 800581c:	71fb      	strb	r3, [r7, #7]

	if(max_lost_flag > ibus_lost_flag)
 800581e:	4b0a      	ldr	r3, [pc, #40]	; (8005848 <is_ibus_lost+0x34>)
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	79fa      	ldrb	r2, [r7, #7]
 8005824:	429a      	cmp	r2, r3
 8005826:	d907      	bls.n	8005838 <is_ibus_lost+0x24>
	{
		ibus_lost_flag++;
 8005828:	4b07      	ldr	r3, [pc, #28]	; (8005848 <is_ibus_lost+0x34>)
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	3301      	adds	r3, #1
 800582e:	b2da      	uxtb	r2, r3
 8005830:	4b05      	ldr	r3, [pc, #20]	; (8005848 <is_ibus_lost+0x34>)
 8005832:	701a      	strb	r2, [r3, #0]
		return false;
 8005834:	2300      	movs	r3, #0
 8005836:	e000      	b.n	800583a <is_ibus_lost+0x26>
	}

	else
		return true;
 8005838:	2301      	movs	r3, #1
}
 800583a:	4618      	mov	r0, r3
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop
 8005848:	200001dc 	.word	0x200001dc

0800584c <ibus_lost_flag_clear>:

void ibus_lost_flag_clear()
{
 800584c:	b480      	push	{r7}
 800584e:	af00      	add	r7, sp, #0
	ibus_lost_flag = 0;
 8005850:	4b03      	ldr	r3, [pc, #12]	; (8005860 <ibus_lost_flag_clear+0x14>)
 8005852:	2200      	movs	r2, #0
 8005854:	701a      	strb	r2, [r3, #0]
 8005856:	bf00      	nop
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr
 8005860:	200001dc 	.word	0x200001dc

08005864 <icm20948_init>:
static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len);


/* Main Functions */
void icm20948_init()
{
 8005864:	b580      	push	{r7, lr}
 8005866:	af00      	add	r7, sp, #0
	//while(!icm20948_who_am_i());

	icm20948_device_reset();
 8005868:	f000 f95c 	bl	8005b24 <icm20948_device_reset>
	icm20948_wakeup();
 800586c:	f000 f971 	bl	8005b52 <icm20948_wakeup>

	icm20948_clock_source(1);
 8005870:	2001      	movs	r0, #1
 8005872:	f000 f9e9 	bl	8005c48 <icm20948_clock_source>
	icm20948_odr_align_enable();
 8005876:	f000 fa00 	bl	8005c7a <icm20948_odr_align_enable>
	
	icm20948_spi_slave_enable();
 800587a:	f000 f984 	bl	8005b86 <icm20948_spi_slave_enable>

	icm20948_int_pin_active_low();
 800587e:	f000 fa05 	bl	8005c8c <icm20948_int_pin_active_low>
	icm20948_int_pulse();
 8005882:	f000 fa1a 	bl	8005cba <icm20948_int_pulse>
	icm20948_int_enable_raw_data_rdy();
 8005886:	f000 fa2f 	bl	8005ce8 <icm20948_int_enable_raw_data_rdy>

	icm20948_gyro_low_pass_filter(0);
 800588a:	2000      	movs	r0, #0
 800588c:	f000 fa35 	bl	8005cfa <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 8005890:	2000      	movs	r0, #0
 8005892:	f000 fa4f 	bl	8005d34 <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 8005896:	2000      	movs	r0, #0
 8005898:	f000 fa69 	bl	8005d6e <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 800589c:	2000      	movs	r0, #0
 800589e:	f000 fa75 	bl	8005d8c <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 80058a2:	f000 faa3 	bl	8005dec <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 80058a6:	f000 fb43 	bl	8005f30 <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 80058aa:	2003      	movs	r0, #3
 80058ac:	f000 fc58 	bl	8006160 <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 80058b0:	2003      	movs	r0, #3
 80058b2:	f000 fc9f 	bl	80061f4 <icm20948_accel_full_scale_select>
}
 80058b6:	bf00      	nop
 80058b8:	bd80      	pop	{r7, pc}

080058ba <ak09916_init>:

void ak09916_init()
{
 80058ba:	b580      	push	{r7, lr}
 80058bc:	af00      	add	r7, sp, #0
	icm20948_i2c_master_reset();
 80058be:	f000 f979 	bl	8005bb4 <icm20948_i2c_master_reset>
	icm20948_i2c_master_enable();
 80058c2:	f000 f98e 	bl	8005be2 <icm20948_i2c_master_enable>
	icm20948_i2c_master_clk_frq(7);
 80058c6:	2007      	movs	r0, #7
 80058c8:	f000 f9a5 	bl	8005c16 <icm20948_i2c_master_clk_frq>

	//while(!ak09916_who_am_i());

	ak09916_soft_reset();
 80058cc:	f000 f936 	bl	8005b3c <ak09916_soft_reset>
	ak09916_operation_mode_setting(continuous_measurement_100hz);
 80058d0:	2008      	movs	r0, #8
 80058d2:	f000 fa79 	bl	8005dc8 <ak09916_operation_mode_setting>
}
 80058d6:	bf00      	nop
 80058d8:	bd80      	pop	{r7, pc}

080058da <icm20948_gyro_read>:

void icm20948_gyro_read(gyro_t* data)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b084      	sub	sp, #16
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 80058e2:	2206      	movs	r2, #6
 80058e4:	2133      	movs	r1, #51	; 0x33
 80058e6:	2000      	movs	r0, #0
 80058e8:	f000 fd4c 	bl	8006384 <read_multiple_icm20948_reg>
 80058ec:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	781b      	ldrb	r3, [r3, #0]
 80058f2:	021b      	lsls	r3, r3, #8
 80058f4:	b21a      	sxth	r2, r3
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	3301      	adds	r3, #1
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	b21b      	sxth	r3, r3
 80058fe:	4313      	orrs	r3, r2
 8005900:	b21b      	sxth	r3, r3
 8005902:	4618      	mov	r0, r3
 8005904:	f7fa fdba 	bl	800047c <__aeabi_i2d>
 8005908:	4602      	mov	r2, r0
 800590a:	460b      	mov	r3, r1
 800590c:	6879      	ldr	r1, [r7, #4]
 800590e:	e9c1 2300 	strd	r2, r3, [r1]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	3302      	adds	r3, #2
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	021b      	lsls	r3, r3, #8
 800591a:	b21a      	sxth	r2, r3
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	3303      	adds	r3, #3
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	b21b      	sxth	r3, r3
 8005924:	4313      	orrs	r3, r2
 8005926:	b21b      	sxth	r3, r3
 8005928:	4618      	mov	r0, r3
 800592a:	f7fa fda7 	bl	800047c <__aeabi_i2d>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	6879      	ldr	r1, [r7, #4]
 8005934:	e9c1 2302 	strd	r2, r3, [r1, #8]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	3304      	adds	r3, #4
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	021b      	lsls	r3, r3, #8
 8005940:	b21a      	sxth	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	3305      	adds	r3, #5
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	b21b      	sxth	r3, r3
 800594a:	4313      	orrs	r3, r2
 800594c:	b21b      	sxth	r3, r3
 800594e:	4618      	mov	r0, r3
 8005950:	f7fa fd94 	bl	800047c <__aeabi_i2d>
 8005954:	4602      	mov	r2, r0
 8005956:	460b      	mov	r3, r1
 8005958:	6879      	ldr	r1, [r7, #4]
 800595a:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 800595e:	bf00      	nop
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
	...

08005968 <icm20948_accel_read>:

void icm20948_accel_read(accel_t* data)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8005970:	2206      	movs	r2, #6
 8005972:	212d      	movs	r1, #45	; 0x2d
 8005974:	2000      	movs	r0, #0
 8005976:	f000 fd05 	bl	8006384 <read_multiple_icm20948_reg>
 800597a:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	021b      	lsls	r3, r3, #8
 8005982:	b21a      	sxth	r2, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	3301      	adds	r3, #1
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	b21b      	sxth	r3, r3
 800598c:	4313      	orrs	r3, r2
 800598e:	b21b      	sxth	r3, r3
 8005990:	4618      	mov	r0, r3
 8005992:	f7fa fd73 	bl	800047c <__aeabi_i2d>
 8005996:	4602      	mov	r2, r0
 8005998:	460b      	mov	r3, r1
 800599a:	6879      	ldr	r1, [r7, #4]
 800599c:	e9c1 2300 	strd	r2, r3, [r1]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	3302      	adds	r3, #2
 80059a4:	781b      	ldrb	r3, [r3, #0]
 80059a6:	021b      	lsls	r3, r3, #8
 80059a8:	b21a      	sxth	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	3303      	adds	r3, #3
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	b21b      	sxth	r3, r3
 80059b2:	4313      	orrs	r3, r2
 80059b4:	b21b      	sxth	r3, r3
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7fa fd60 	bl	800047c <__aeabi_i2d>
 80059bc:	4602      	mov	r2, r0
 80059be:	460b      	mov	r3, r1
 80059c0:	6879      	ldr	r1, [r7, #4]
 80059c2:	e9c1 2302 	strd	r2, r3, [r1, #8]
	data->z = (int16_t)(temp[4] << 8 | temp[5]) + accel_scale_factor; 
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	3304      	adds	r3, #4
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	021b      	lsls	r3, r3, #8
 80059ce:	b21a      	sxth	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	3305      	adds	r3, #5
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	b21b      	sxth	r3, r3
 80059d8:	4313      	orrs	r3, r2
 80059da:	b21b      	sxth	r3, r3
 80059dc:	ee07 3a90 	vmov	s15, r3
 80059e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059e4:	4b08      	ldr	r3, [pc, #32]	; (8005a08 <icm20948_accel_read+0xa0>)
 80059e6:	edd3 7a00 	vldr	s15, [r3]
 80059ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059ee:	ee17 0a90 	vmov	r0, s15
 80059f2:	f7fa fd55 	bl	80004a0 <__aeabi_f2d>
 80059f6:	4602      	mov	r2, r0
 80059f8:	460b      	mov	r3, r1
 80059fa:	6879      	ldr	r1, [r7, #4]
 80059fc:	e9c1 2304 	strd	r2, r3, [r1, #16]
	// Add scale factor because calibraiton function offset gravity acceleration.
}
 8005a00:	bf00      	nop
 8005a02:	3710      	adds	r7, #16
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	200001e4 	.word	0x200001e4

08005a0c <icm20948_gyro_read_dps>:

	return true;
}

void icm20948_gyro_read_dps(gyro_t* data)
{
 8005a0c:	b5b0      	push	{r4, r5, r7, lr}
 8005a0e:	b088      	sub	sp, #32
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
	gyro_t temp_gyro;
	icm20948_gyro_read(&temp_gyro);
 8005a14:	f107 0308 	add.w	r3, r7, #8
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f7ff ff5e 	bl	80058da <icm20948_gyro_read>

	data->x = temp_gyro.x / gyro_scale_factor;
 8005a1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005a22:	4b1c      	ldr	r3, [pc, #112]	; (8005a94 <icm20948_gyro_read_dps+0x88>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7fa fd3a 	bl	80004a0 <__aeabi_f2d>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	460b      	mov	r3, r1
 8005a30:	4620      	mov	r0, r4
 8005a32:	4629      	mov	r1, r5
 8005a34:	f7fa feb6 	bl	80007a4 <__aeabi_ddiv>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	6879      	ldr	r1, [r7, #4]
 8005a3e:	e9c1 2300 	strd	r2, r3, [r1]
	data->y = temp_gyro.y / gyro_scale_factor;
 8005a42:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005a46:	4b13      	ldr	r3, [pc, #76]	; (8005a94 <icm20948_gyro_read_dps+0x88>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7fa fd28 	bl	80004a0 <__aeabi_f2d>
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	4620      	mov	r0, r4
 8005a56:	4629      	mov	r1, r5
 8005a58:	f7fa fea4 	bl	80007a4 <__aeabi_ddiv>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	460b      	mov	r3, r1
 8005a60:	6879      	ldr	r1, [r7, #4]
 8005a62:	e9c1 2302 	strd	r2, r3, [r1, #8]
	data->z = temp_gyro.z / gyro_scale_factor;
 8005a66:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8005a6a:	4b0a      	ldr	r3, [pc, #40]	; (8005a94 <icm20948_gyro_read_dps+0x88>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fa fd16 	bl	80004a0 <__aeabi_f2d>
 8005a74:	4602      	mov	r2, r0
 8005a76:	460b      	mov	r3, r1
 8005a78:	4620      	mov	r0, r4
 8005a7a:	4629      	mov	r1, r5
 8005a7c:	f7fa fe92 	bl	80007a4 <__aeabi_ddiv>
 8005a80:	4602      	mov	r2, r0
 8005a82:	460b      	mov	r3, r1
 8005a84:	6879      	ldr	r1, [r7, #4]
 8005a86:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8005a8a:	bf00      	nop
 8005a8c:	3720      	adds	r7, #32
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bdb0      	pop	{r4, r5, r7, pc}
 8005a92:	bf00      	nop
 8005a94:	200001e0 	.word	0x200001e0

08005a98 <icm20948_accel_read_g>:

void icm20948_accel_read_g(accel_t* data)
{
 8005a98:	b5b0      	push	{r4, r5, r7, lr}
 8005a9a:	b088      	sub	sp, #32
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
	accel_t temp_accel;
	icm20948_accel_read(&temp_accel);
 8005aa0:	f107 0308 	add.w	r3, r7, #8
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7ff ff5f 	bl	8005968 <icm20948_accel_read>

	data->x = temp_accel.x / accel_scale_factor;
 8005aaa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005aae:	4b1c      	ldr	r3, [pc, #112]	; (8005b20 <icm20948_accel_read_g+0x88>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fa fcf4 	bl	80004a0 <__aeabi_f2d>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	460b      	mov	r3, r1
 8005abc:	4620      	mov	r0, r4
 8005abe:	4629      	mov	r1, r5
 8005ac0:	f7fa fe70 	bl	80007a4 <__aeabi_ddiv>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	6879      	ldr	r1, [r7, #4]
 8005aca:	e9c1 2300 	strd	r2, r3, [r1]
	data->y = temp_accel.y / accel_scale_factor;
 8005ace:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005ad2:	4b13      	ldr	r3, [pc, #76]	; (8005b20 <icm20948_accel_read_g+0x88>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7fa fce2 	bl	80004a0 <__aeabi_f2d>
 8005adc:	4602      	mov	r2, r0
 8005ade:	460b      	mov	r3, r1
 8005ae0:	4620      	mov	r0, r4
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	f7fa fe5e 	bl	80007a4 <__aeabi_ddiv>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	6879      	ldr	r1, [r7, #4]
 8005aee:	e9c1 2302 	strd	r2, r3, [r1, #8]
	data->z = temp_accel.z / accel_scale_factor;
 8005af2:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8005af6:	4b0a      	ldr	r3, [pc, #40]	; (8005b20 <icm20948_accel_read_g+0x88>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7fa fcd0 	bl	80004a0 <__aeabi_f2d>
 8005b00:	4602      	mov	r2, r0
 8005b02:	460b      	mov	r3, r1
 8005b04:	4620      	mov	r0, r4
 8005b06:	4629      	mov	r1, r5
 8005b08:	f7fa fe4c 	bl	80007a4 <__aeabi_ddiv>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	6879      	ldr	r1, [r7, #4]
 8005b12:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8005b16:	bf00      	nop
 8005b18:	3720      	adds	r7, #32
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bdb0      	pop	{r4, r5, r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	200001e4 	.word	0x200001e4

08005b24 <icm20948_device_reset>:
	else
		return false;
}

void icm20948_device_reset()
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 8005b28:	22c1      	movs	r2, #193	; 0xc1
 8005b2a:	2106      	movs	r1, #6
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	f000 fc05 	bl	800633c <write_single_icm20948_reg>
	HAL_Delay(100);
 8005b32:	2064      	movs	r0, #100	; 0x64
 8005b34:	f7fc f928 	bl	8001d88 <HAL_Delay>
}
 8005b38:	bf00      	nop
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <ak09916_soft_reset>:

void ak09916_soft_reset()
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	af00      	add	r7, sp, #0
	write_single_ak09916_reg(MAG_CNTL3, 0x01);
 8005b40:	2101      	movs	r1, #1
 8005b42:	2032      	movs	r0, #50	; 0x32
 8005b44:	f000 fc7a 	bl	800643c <write_single_ak09916_reg>
	HAL_Delay(100);
 8005b48:	2064      	movs	r0, #100	; 0x64
 8005b4a:	f7fc f91d 	bl	8001d88 <HAL_Delay>
}
 8005b4e:	bf00      	nop
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <icm20948_wakeup>:

void icm20948_wakeup()
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b082      	sub	sp, #8
 8005b56:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8005b58:	2106      	movs	r1, #6
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	f000 fbc2 	bl	80062e4 <read_single_icm20948_reg>
 8005b60:	4603      	mov	r3, r0
 8005b62:	71fb      	strb	r3, [r7, #7]
	new_val &= 0xBF;
 8005b64:	79fb      	ldrb	r3, [r7, #7]
 8005b66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b6a:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8005b6c:	79fb      	ldrb	r3, [r7, #7]
 8005b6e:	461a      	mov	r2, r3
 8005b70:	2106      	movs	r1, #6
 8005b72:	2000      	movs	r0, #0
 8005b74:	f000 fbe2 	bl	800633c <write_single_icm20948_reg>
	HAL_Delay(100);
 8005b78:	2064      	movs	r0, #100	; 0x64
 8005b7a:	f7fc f905 	bl	8001d88 <HAL_Delay>
}
 8005b7e:	bf00      	nop
 8005b80:	3708      	adds	r7, #8
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}

08005b86 <icm20948_spi_slave_enable>:
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b082      	sub	sp, #8
 8005b8a:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8005b8c:	2103      	movs	r1, #3
 8005b8e:	2000      	movs	r0, #0
 8005b90:	f000 fba8 	bl	80062e4 <read_single_icm20948_reg>
 8005b94:	4603      	mov	r3, r0
 8005b96:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x10;
 8005b98:	79fb      	ldrb	r3, [r7, #7]
 8005b9a:	f043 0310 	orr.w	r3, r3, #16
 8005b9e:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8005ba0:	79fb      	ldrb	r3, [r7, #7]
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	2103      	movs	r1, #3
 8005ba6:	2000      	movs	r0, #0
 8005ba8:	f000 fbc8 	bl	800633c <write_single_icm20948_reg>
}
 8005bac:	bf00      	nop
 8005bae:	3708      	adds	r7, #8
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <icm20948_i2c_master_reset>:

void icm20948_i2c_master_reset()
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8005bba:	2103      	movs	r1, #3
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	f000 fb91 	bl	80062e4 <read_single_icm20948_reg>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x02;
 8005bc6:	79fb      	ldrb	r3, [r7, #7]
 8005bc8:	f043 0302 	orr.w	r3, r3, #2
 8005bcc:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8005bce:	79fb      	ldrb	r3, [r7, #7]
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	2103      	movs	r1, #3
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	f000 fbb1 	bl	800633c <write_single_icm20948_reg>
}
 8005bda:	bf00      	nop
 8005bdc:	3708      	adds	r7, #8
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}

08005be2 <icm20948_i2c_master_enable>:

void icm20948_i2c_master_enable()
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b082      	sub	sp, #8
 8005be6:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8005be8:	2103      	movs	r1, #3
 8005bea:	2000      	movs	r0, #0
 8005bec:	f000 fb7a 	bl	80062e4 <read_single_icm20948_reg>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x20;
 8005bf4:	79fb      	ldrb	r3, [r7, #7]
 8005bf6:	f043 0320 	orr.w	r3, r3, #32
 8005bfa:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8005bfc:	79fb      	ldrb	r3, [r7, #7]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	2103      	movs	r1, #3
 8005c02:	2000      	movs	r0, #0
 8005c04:	f000 fb9a 	bl	800633c <write_single_icm20948_reg>
	HAL_Delay(100);
 8005c08:	2064      	movs	r0, #100	; 0x64
 8005c0a:	f7fc f8bd 	bl	8001d88 <HAL_Delay>
}
 8005c0e:	bf00      	nop
 8005c10:	3708      	adds	r7, #8
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <icm20948_i2c_master_clk_frq>:

void icm20948_i2c_master_clk_frq(uint8_t config)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b084      	sub	sp, #16
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL);
 8005c20:	2101      	movs	r1, #1
 8005c22:	2030      	movs	r0, #48	; 0x30
 8005c24:	f000 fb5e 	bl	80062e4 <read_single_icm20948_reg>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	73fb      	strb	r3, [r7, #15]
	new_val |= config;
 8005c2c:	7bfa      	ldrb	r2, [r7, #15]
 8005c2e:	79fb      	ldrb	r3, [r7, #7]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);	
 8005c34:	7bfb      	ldrb	r3, [r7, #15]
 8005c36:	461a      	mov	r2, r3
 8005c38:	2101      	movs	r1, #1
 8005c3a:	2030      	movs	r0, #48	; 0x30
 8005c3c:	f000 fb7e 	bl	800633c <write_single_icm20948_reg>
}
 8005c40:	bf00      	nop
 8005c42:	3710      	adds	r7, #16
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <icm20948_clock_source>:

void icm20948_clock_source(uint8_t source)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	4603      	mov	r3, r0
 8005c50:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8005c52:	2106      	movs	r1, #6
 8005c54:	2000      	movs	r0, #0
 8005c56:	f000 fb45 	bl	80062e4 <read_single_icm20948_reg>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	73fb      	strb	r3, [r7, #15]
	new_val |= source;
 8005c5e:	7bfa      	ldrb	r2, [r7, #15]
 8005c60:	79fb      	ldrb	r3, [r7, #7]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8005c66:	7bfb      	ldrb	r3, [r7, #15]
 8005c68:	461a      	mov	r2, r3
 8005c6a:	2106      	movs	r1, #6
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	f000 fb65 	bl	800633c <write_single_icm20948_reg>
}
 8005c72:	bf00      	nop
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8005c7e:	2201      	movs	r2, #1
 8005c80:	2109      	movs	r1, #9
 8005c82:	2020      	movs	r0, #32
 8005c84:	f000 fb5a 	bl	800633c <write_single_icm20948_reg>
}
 8005c88:	bf00      	nop
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <icm20948_int_pin_active_low>:

void icm20948_int_pin_active_low()
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b082      	sub	sp, #8
 8005c90:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_INT_PIN_CFG);
 8005c92:	210f      	movs	r1, #15
 8005c94:	2000      	movs	r0, #0
 8005c96:	f000 fb25 	bl	80062e4 <read_single_icm20948_reg>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x80;
 8005c9e:	79fb      	ldrb	r3, [r7, #7]
 8005ca0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005ca4:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_INT_PIN_CFG, new_val);
 8005ca6:	79fb      	ldrb	r3, [r7, #7]
 8005ca8:	461a      	mov	r2, r3
 8005caa:	210f      	movs	r1, #15
 8005cac:	2000      	movs	r0, #0
 8005cae:	f000 fb45 	bl	800633c <write_single_icm20948_reg>
}
 8005cb2:	bf00      	nop
 8005cb4:	3708      	adds	r7, #8
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}

08005cba <icm20948_int_pulse>:

	write_single_icm20948_reg(ub_0, B0_INT_PIN_CFG, new_val);
}

void icm20948_int_pulse()
{
 8005cba:	b580      	push	{r7, lr}
 8005cbc:	b082      	sub	sp, #8
 8005cbe:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_INT_PIN_CFG);
 8005cc0:	210f      	movs	r1, #15
 8005cc2:	2000      	movs	r0, #0
 8005cc4:	f000 fb0e 	bl	80062e4 <read_single_icm20948_reg>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	71fb      	strb	r3, [r7, #7]
	new_val &= 0xDF;
 8005ccc:	79fb      	ldrb	r3, [r7, #7]
 8005cce:	f023 0320 	bic.w	r3, r3, #32
 8005cd2:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_INT_PIN_CFG, new_val);
 8005cd4:	79fb      	ldrb	r3, [r7, #7]
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	210f      	movs	r1, #15
 8005cda:	2000      	movs	r0, #0
 8005cdc:	f000 fb2e 	bl	800633c <write_single_icm20948_reg>
}
 8005ce0:	bf00      	nop
 8005ce2:	3708      	adds	r7, #8
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <icm20948_int_enable_raw_data_rdy>:

void icm20948_int_enable_raw_data_rdy()
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_INT_ENABLE_1, 0x01);
 8005cec:	2201      	movs	r2, #1
 8005cee:	2111      	movs	r1, #17
 8005cf0:	2000      	movs	r0, #0
 8005cf2:	f000 fb23 	bl	800633c <write_single_icm20948_reg>
}
 8005cf6:	bf00      	nop
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b084      	sub	sp, #16
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	4603      	mov	r3, r0
 8005d02:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8005d04:	2101      	movs	r1, #1
 8005d06:	2020      	movs	r0, #32
 8005d08:	f000 faec 	bl	80062e4 <read_single_icm20948_reg>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8005d10:	79fb      	ldrb	r3, [r7, #7]
 8005d12:	00db      	lsls	r3, r3, #3
 8005d14:	b25a      	sxtb	r2, r3
 8005d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	b25b      	sxtb	r3, r3
 8005d1e:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8005d20:	7bfb      	ldrb	r3, [r7, #15]
 8005d22:	461a      	mov	r2, r3
 8005d24:	2101      	movs	r1, #1
 8005d26:	2020      	movs	r0, #32
 8005d28:	f000 fb08 	bl	800633c <write_single_icm20948_reg>
}
 8005d2c:	bf00      	nop
 8005d2e:	3710      	adds	r7, #16
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}

08005d34 <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8005d3e:	2114      	movs	r1, #20
 8005d40:	2020      	movs	r0, #32
 8005d42:	f000 facf 	bl	80062e4 <read_single_icm20948_reg>
 8005d46:	4603      	mov	r3, r0
 8005d48:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8005d4a:	79fb      	ldrb	r3, [r7, #7]
 8005d4c:	00db      	lsls	r3, r3, #3
 8005d4e:	b25a      	sxtb	r2, r3
 8005d50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	b25b      	sxtb	r3, r3
 8005d58:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8005d5a:	7bfb      	ldrb	r3, [r7, #15]
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	2101      	movs	r1, #1
 8005d60:	2020      	movs	r0, #32
 8005d62:	f000 faeb 	bl	800633c <write_single_icm20948_reg>
}
 8005d66:	bf00      	nop
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}

08005d6e <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	b082      	sub	sp, #8
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	4603      	mov	r3, r0
 8005d76:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8005d78:	79fb      	ldrb	r3, [r7, #7]
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	2100      	movs	r1, #0
 8005d7e:	2020      	movs	r0, #32
 8005d80:	f000 fadc 	bl	800633c <write_single_icm20948_reg>
}
 8005d84:	bf00      	nop
 8005d86:	3708      	adds	r7, #8
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	4603      	mov	r3, r0
 8005d94:	80fb      	strh	r3, [r7, #6]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8005d96:	88fb      	ldrh	r3, [r7, #6]
 8005d98:	0a1b      	lsrs	r3, r3, #8
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	73fb      	strb	r3, [r7, #15]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8005d9e:	88fb      	ldrh	r3, [r7, #6]
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	f003 030f 	and.w	r3, r3, #15
 8005da6:	73bb      	strb	r3, [r7, #14]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8005da8:	7bfb      	ldrb	r3, [r7, #15]
 8005daa:	461a      	mov	r2, r3
 8005dac:	2110      	movs	r1, #16
 8005dae:	2020      	movs	r0, #32
 8005db0:	f000 fac4 	bl	800633c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8005db4:	7bbb      	ldrb	r3, [r7, #14]
 8005db6:	461a      	mov	r2, r3
 8005db8:	2111      	movs	r1, #17
 8005dba:	2020      	movs	r0, #32
 8005dbc:	f000 fabe 	bl	800633c <write_single_icm20948_reg>
}
 8005dc0:	bf00      	nop
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <ak09916_operation_mode_setting>:

void ak09916_operation_mode_setting(operation_mode mode)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	4603      	mov	r3, r0
 8005dd0:	71fb      	strb	r3, [r7, #7]
	write_single_ak09916_reg(MAG_CNTL2, mode);
 8005dd2:	79fb      	ldrb	r3, [r7, #7]
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	2031      	movs	r0, #49	; 0x31
 8005dd8:	f000 fb30 	bl	800643c <write_single_ak09916_reg>
	HAL_Delay(100);
 8005ddc:	2064      	movs	r0, #100	; 0x64
 8005dde:	f7fb ffd3 	bl	8001d88 <HAL_Delay>
}
 8005de2:	bf00      	nop
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
	...

08005dec <icm20948_gyro_calibration>:

void icm20948_gyro_calibration()
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b08e      	sub	sp, #56	; 0x38
 8005df0:	af00      	add	r7, sp, #0
	gyro_t temp;
	int32_t gyro_bias[3] = {0};
 8005df2:	f107 030c 	add.w	r3, r7, #12
 8005df6:	2200      	movs	r2, #0
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	605a      	str	r2, [r3, #4]
 8005dfc:	609a      	str	r2, [r3, #8]
	uint8_t gyro_offset[6] = {0};
 8005dfe:	2300      	movs	r3, #0
 8005e00:	607b      	str	r3, [r7, #4]
 8005e02:	2300      	movs	r3, #0
 8005e04:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 8005e06:	2300      	movs	r3, #0
 8005e08:	637b      	str	r3, [r7, #52]	; 0x34
 8005e0a:	e037      	b.n	8005e7c <icm20948_gyro_calibration+0x90>
	{
		icm20948_gyro_read(&temp);
 8005e0c:	f107 0318 	add.w	r3, r7, #24
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7ff fd62 	bl	80058da <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fa fb2f 	bl	800047c <__aeabi_i2d>
 8005e1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e22:	f7fa f9df 	bl	80001e4 <__adddf3>
 8005e26:	4602      	mov	r2, r0
 8005e28:	460b      	mov	r3, r1
 8005e2a:	4610      	mov	r0, r2
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	f7fa fe3f 	bl	8000ab0 <__aeabi_d2iz>
 8005e32:	4603      	mov	r3, r0
 8005e34:	60fb      	str	r3, [r7, #12]
		gyro_bias[1] += temp.y;
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7fa fb1f 	bl	800047c <__aeabi_i2d>
 8005e3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e42:	f7fa f9cf 	bl	80001e4 <__adddf3>
 8005e46:	4602      	mov	r2, r0
 8005e48:	460b      	mov	r3, r1
 8005e4a:	4610      	mov	r0, r2
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	f7fa fe2f 	bl	8000ab0 <__aeabi_d2iz>
 8005e52:	4603      	mov	r3, r0
 8005e54:	613b      	str	r3, [r7, #16]
		gyro_bias[2] += temp.z;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7fa fb0f 	bl	800047c <__aeabi_i2d>
 8005e5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005e62:	f7fa f9bf 	bl	80001e4 <__adddf3>
 8005e66:	4602      	mov	r2, r0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	4610      	mov	r0, r2
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	f7fa fe1f 	bl	8000ab0 <__aeabi_d2iz>
 8005e72:	4603      	mov	r3, r0
 8005e74:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < 100; i++)
 8005e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e78:	3301      	adds	r3, #1
 8005e7a:	637b      	str	r3, [r7, #52]	; 0x34
 8005e7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e7e:	2b63      	cmp	r3, #99	; 0x63
 8005e80:	ddc4      	ble.n	8005e0c <icm20948_gyro_calibration+0x20>
	}

	gyro_bias[0] /= 100;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	4a29      	ldr	r2, [pc, #164]	; (8005f2c <icm20948_gyro_calibration+0x140>)
 8005e86:	fb82 1203 	smull	r1, r2, r2, r3
 8005e8a:	1152      	asrs	r2, r2, #5
 8005e8c:	17db      	asrs	r3, r3, #31
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	60fb      	str	r3, [r7, #12]
	gyro_bias[1] /= 100;
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	4a25      	ldr	r2, [pc, #148]	; (8005f2c <icm20948_gyro_calibration+0x140>)
 8005e96:	fb82 1203 	smull	r1, r2, r2, r3
 8005e9a:	1152      	asrs	r2, r2, #5
 8005e9c:	17db      	asrs	r3, r3, #31
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	613b      	str	r3, [r7, #16]
	gyro_bias[2] /= 100;
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	4a21      	ldr	r2, [pc, #132]	; (8005f2c <icm20948_gyro_calibration+0x140>)
 8005ea6:	fb82 1203 	smull	r1, r2, r2, r3
 8005eaa:	1152      	asrs	r2, r2, #5
 8005eac:	17db      	asrs	r3, r3, #31
 8005eae:	1ad3      	subs	r3, r2, r3
 8005eb0:	617b      	str	r3, [r7, #20]

	// Construct the gyro biases for push to the hardware gyro bias registers,
	// which are reset to zero upon device startup.
	// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
	// Biases are additive, so change sign on calculated average gyro biases
	gyro_offset[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; 
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	425b      	negs	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	da00      	bge.n	8005ebc <icm20948_gyro_calibration+0xd0>
 8005eba:	3303      	adds	r3, #3
 8005ebc:	109b      	asrs	r3, r3, #2
 8005ebe:	121b      	asrs	r3, r3, #8
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	713b      	strb	r3, [r7, #4]
	gyro_offset[1] = (-gyro_bias[0] / 4)       & 0xFF; 
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	425b      	negs	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	da00      	bge.n	8005ece <icm20948_gyro_calibration+0xe2>
 8005ecc:	3303      	adds	r3, #3
 8005ece:	109b      	asrs	r3, r3, #2
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	717b      	strb	r3, [r7, #5]
	gyro_offset[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	425b      	negs	r3, r3
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	da00      	bge.n	8005ede <icm20948_gyro_calibration+0xf2>
 8005edc:	3303      	adds	r3, #3
 8005ede:	109b      	asrs	r3, r3, #2
 8005ee0:	121b      	asrs	r3, r3, #8
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	71bb      	strb	r3, [r7, #6]
	gyro_offset[3] = (-gyro_bias[1] / 4)       & 0xFF;
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	425b      	negs	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	da00      	bge.n	8005ef0 <icm20948_gyro_calibration+0x104>
 8005eee:	3303      	adds	r3, #3
 8005ef0:	109b      	asrs	r3, r3, #2
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	71fb      	strb	r3, [r7, #7]
	gyro_offset[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	425b      	negs	r3, r3
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	da00      	bge.n	8005f00 <icm20948_gyro_calibration+0x114>
 8005efe:	3303      	adds	r3, #3
 8005f00:	109b      	asrs	r3, r3, #2
 8005f02:	121b      	asrs	r3, r3, #8
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	723b      	strb	r3, [r7, #8]
	gyro_offset[5] = (-gyro_bias[2] / 4)       & 0xFF;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	425b      	negs	r3, r3
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	da00      	bge.n	8005f12 <icm20948_gyro_calibration+0x126>
 8005f10:	3303      	adds	r3, #3
 8005f12:	109b      	asrs	r3, r3, #2
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 8005f18:	1d3a      	adds	r2, r7, #4
 8005f1a:	2306      	movs	r3, #6
 8005f1c:	2103      	movs	r1, #3
 8005f1e:	2020      	movs	r0, #32
 8005f20:	f000 fa60 	bl	80063e4 <write_multiple_icm20948_reg>
}
 8005f24:	bf00      	nop
 8005f26:	3738      	adds	r7, #56	; 0x38
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	51eb851f 	.word	0x51eb851f

08005f30 <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b094      	sub	sp, #80	; 0x50
 8005f34:	af00      	add	r7, sp, #0
	accel_t temp;
	uint8_t* temp2;
	uint8_t* temp3;
	uint8_t* temp4;
	
	int32_t accel_bias[3] = {0};
 8005f36:	f107 031c 	add.w	r3, r7, #28
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	601a      	str	r2, [r3, #0]
 8005f3e:	605a      	str	r2, [r3, #4]
 8005f40:	609a      	str	r2, [r3, #8]
	int32_t accel_bias_reg[3] = {0};
 8005f42:	f107 0310 	add.w	r3, r7, #16
 8005f46:	2200      	movs	r2, #0
 8005f48:	601a      	str	r2, [r3, #0]
 8005f4a:	605a      	str	r2, [r3, #4]
 8005f4c:	609a      	str	r2, [r3, #8]
	uint8_t accel_offset[6] = {0};
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60bb      	str	r3, [r7, #8]
 8005f52:	2300      	movs	r3, #0
 8005f54:	81bb      	strh	r3, [r7, #12]

	for(int i = 0; i < 100; i++)
 8005f56:	2300      	movs	r3, #0
 8005f58:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f5a:	e037      	b.n	8005fcc <icm20948_accel_calibration+0x9c>
	{
		icm20948_accel_read(&temp);
 8005f5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7ff fd01 	bl	8005968 <icm20948_accel_read>
		accel_bias[0] += temp.x;
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f7fa fa87 	bl	800047c <__aeabi_i2d>
 8005f6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f72:	f7fa f937 	bl	80001e4 <__adddf3>
 8005f76:	4602      	mov	r2, r0
 8005f78:	460b      	mov	r3, r1
 8005f7a:	4610      	mov	r0, r2
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	f7fa fd97 	bl	8000ab0 <__aeabi_d2iz>
 8005f82:	4603      	mov	r3, r0
 8005f84:	61fb      	str	r3, [r7, #28]
		accel_bias[1] += temp.y;
 8005f86:	6a3b      	ldr	r3, [r7, #32]
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f7fa fa77 	bl	800047c <__aeabi_i2d>
 8005f8e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005f92:	f7fa f927 	bl	80001e4 <__adddf3>
 8005f96:	4602      	mov	r2, r0
 8005f98:	460b      	mov	r3, r1
 8005f9a:	4610      	mov	r0, r2
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	f7fa fd87 	bl	8000ab0 <__aeabi_d2iz>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	623b      	str	r3, [r7, #32]
		accel_bias[2] += temp.z;
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7fa fa67 	bl	800047c <__aeabi_i2d>
 8005fae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005fb2:	f7fa f917 	bl	80001e4 <__adddf3>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	460b      	mov	r3, r1
 8005fba:	4610      	mov	r0, r2
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	f7fa fd77 	bl	8000ab0 <__aeabi_d2iz>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i < 100; i++)
 8005fc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fc8:	3301      	adds	r3, #1
 8005fca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fce:	2b63      	cmp	r3, #99	; 0x63
 8005fd0:	ddc4      	ble.n	8005f5c <icm20948_accel_calibration+0x2c>
	}

	accel_bias[0] /= 100;
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	4a60      	ldr	r2, [pc, #384]	; (8006158 <icm20948_accel_calibration+0x228>)
 8005fd6:	fb82 1203 	smull	r1, r2, r2, r3
 8005fda:	1152      	asrs	r2, r2, #5
 8005fdc:	17db      	asrs	r3, r3, #31
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	61fb      	str	r3, [r7, #28]
	accel_bias[1] /= 100;
 8005fe2:	6a3b      	ldr	r3, [r7, #32]
 8005fe4:	4a5c      	ldr	r2, [pc, #368]	; (8006158 <icm20948_accel_calibration+0x228>)
 8005fe6:	fb82 1203 	smull	r1, r2, r2, r3
 8005fea:	1152      	asrs	r2, r2, #5
 8005fec:	17db      	asrs	r3, r3, #31
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	623b      	str	r3, [r7, #32]
	accel_bias[2] /= 100;
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff4:	4a58      	ldr	r2, [pc, #352]	; (8006158 <icm20948_accel_calibration+0x228>)
 8005ff6:	fb82 1203 	smull	r1, r2, r2, r3
 8005ffa:	1152      	asrs	r2, r2, #5
 8005ffc:	17db      	asrs	r3, r3, #31
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	627b      	str	r3, [r7, #36]	; 0x24

	uint8_t mask_bit[3] = {0, 0, 0};
 8006002:	4a56      	ldr	r2, [pc, #344]	; (800615c <icm20948_accel_calibration+0x22c>)
 8006004:	1d3b      	adds	r3, r7, #4
 8006006:	6812      	ldr	r2, [r2, #0]
 8006008:	4611      	mov	r1, r2
 800600a:	8019      	strh	r1, [r3, #0]
 800600c:	3302      	adds	r3, #2
 800600e:	0c12      	lsrs	r2, r2, #16
 8006010:	701a      	strb	r2, [r3, #0]

	temp2 = read_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, 2);
 8006012:	2202      	movs	r2, #2
 8006014:	2114      	movs	r1, #20
 8006016:	2010      	movs	r0, #16
 8006018:	f000 f9b4 	bl	8006384 <read_multiple_icm20948_reg>
 800601c:	64b8      	str	r0, [r7, #72]	; 0x48
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 800601e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	021b      	lsls	r3, r3, #8
 8006024:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006026:	3201      	adds	r2, #1
 8006028:	7812      	ldrb	r2, [r2, #0]
 800602a:	4313      	orrs	r3, r2
 800602c:	613b      	str	r3, [r7, #16]
	mask_bit[0] = temp2[1] & 0x01;
 800602e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006030:	3301      	adds	r3, #1
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	f003 0301 	and.w	r3, r3, #1
 8006038:	b2db      	uxtb	r3, r3
 800603a:	713b      	strb	r3, [r7, #4]

	temp3 = read_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, 2);
 800603c:	2202      	movs	r2, #2
 800603e:	2117      	movs	r1, #23
 8006040:	2010      	movs	r0, #16
 8006042:	f000 f99f 	bl	8006384 <read_multiple_icm20948_reg>
 8006046:	6478      	str	r0, [r7, #68]	; 0x44
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 8006048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800604a:	781b      	ldrb	r3, [r3, #0]
 800604c:	021b      	lsls	r3, r3, #8
 800604e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006050:	3201      	adds	r2, #1
 8006052:	7812      	ldrb	r2, [r2, #0]
 8006054:	4313      	orrs	r3, r2
 8006056:	617b      	str	r3, [r7, #20]
	mask_bit[1] = temp3[1] & 0x01;
 8006058:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800605a:	3301      	adds	r3, #1
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	b2db      	uxtb	r3, r3
 8006064:	717b      	strb	r3, [r7, #5]

	temp4 = read_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, 2);
 8006066:	2202      	movs	r2, #2
 8006068:	211a      	movs	r1, #26
 800606a:	2010      	movs	r0, #16
 800606c:	f000 f98a 	bl	8006384 <read_multiple_icm20948_reg>
 8006070:	6438      	str	r0, [r7, #64]	; 0x40
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 8006072:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	021b      	lsls	r3, r3, #8
 8006078:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800607a:	3201      	adds	r2, #1
 800607c:	7812      	ldrb	r2, [r2, #0]
 800607e:	4313      	orrs	r3, r2
 8006080:	61bb      	str	r3, [r7, #24]
	mask_bit[2] = temp4[1] & 0x01;
 8006082:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006084:	3301      	adds	r3, #1
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	b2db      	uxtb	r3, r3
 800608e:	71bb      	strb	r3, [r7, #6]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 8006090:	693a      	ldr	r2, [r7, #16]
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	2b00      	cmp	r3, #0
 8006096:	da00      	bge.n	800609a <icm20948_accel_calibration+0x16a>
 8006098:	3307      	adds	r3, #7
 800609a:	10db      	asrs	r3, r3, #3
 800609c:	425b      	negs	r3, r3
 800609e:	4413      	add	r3, r2
 80060a0:	613b      	str	r3, [r7, #16]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	6a3b      	ldr	r3, [r7, #32]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	da00      	bge.n	80060ac <icm20948_accel_calibration+0x17c>
 80060aa:	3307      	adds	r3, #7
 80060ac:	10db      	asrs	r3, r3, #3
 80060ae:	425b      	negs	r3, r3
 80060b0:	4413      	add	r3, r2
 80060b2:	617b      	str	r3, [r7, #20]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 80060b4:	69ba      	ldr	r2, [r7, #24]
 80060b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	da00      	bge.n	80060be <icm20948_accel_calibration+0x18e>
 80060bc:	3307      	adds	r3, #7
 80060be:	10db      	asrs	r3, r3, #3
 80060c0:	425b      	negs	r3, r3
 80060c2:	4413      	add	r3, r2
 80060c4:	61bb      	str	r3, [r7, #24]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	121b      	asrs	r3, r3, #8
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	723b      	strb	r3, [r7, #8]
  	accel_offset[1] = (accel_bias_reg[0])      & 0xFE;
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	f023 0301 	bic.w	r3, r3, #1
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	727b      	strb	r3, [r7, #9]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 80060da:	7a7a      	ldrb	r2, [r7, #9]
 80060dc:	793b      	ldrb	r3, [r7, #4]
 80060de:	4313      	orrs	r3, r2
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	727b      	strb	r3, [r7, #9]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	121b      	asrs	r3, r3, #8
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	72bb      	strb	r3, [r7, #10]
  	accel_offset[3] = (accel_bias_reg[1])      & 0xFE;
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	f023 0301 	bic.w	r3, r3, #1
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	72fb      	strb	r3, [r7, #11]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 80060f8:	7afa      	ldrb	r2, [r7, #11]
 80060fa:	797b      	ldrb	r3, [r7, #5]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	72fb      	strb	r3, [r7, #11]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 8006102:	69bb      	ldr	r3, [r7, #24]
 8006104:	121b      	asrs	r3, r3, #8
 8006106:	b2db      	uxtb	r3, r3
 8006108:	733b      	strb	r3, [r7, #12]
	accel_offset[5] = (accel_bias_reg[2])      & 0xFE;
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	b2db      	uxtb	r3, r3
 800610e:	f023 0301 	bic.w	r3, r3, #1
 8006112:	b2db      	uxtb	r3, r3
 8006114:	737b      	strb	r3, [r7, #13]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 8006116:	7b7a      	ldrb	r2, [r7, #13]
 8006118:	79bb      	ldrb	r3, [r7, #6]
 800611a:	4313      	orrs	r3, r2
 800611c:	b2db      	uxtb	r3, r3
 800611e:	737b      	strb	r3, [r7, #13]
	
	write_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 8006120:	f107 0208 	add.w	r2, r7, #8
 8006124:	2302      	movs	r3, #2
 8006126:	2114      	movs	r1, #20
 8006128:	2010      	movs	r0, #16
 800612a:	f000 f95b 	bl	80063e4 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 800612e:	f107 0308 	add.w	r3, r7, #8
 8006132:	1c9a      	adds	r2, r3, #2
 8006134:	2302      	movs	r3, #2
 8006136:	2117      	movs	r1, #23
 8006138:	2010      	movs	r0, #16
 800613a:	f000 f953 	bl	80063e4 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 800613e:	f107 0308 	add.w	r3, r7, #8
 8006142:	1d1a      	adds	r2, r3, #4
 8006144:	2302      	movs	r3, #2
 8006146:	211a      	movs	r1, #26
 8006148:	2010      	movs	r0, #16
 800614a:	f000 f94b 	bl	80063e4 <write_multiple_icm20948_reg>
}
 800614e:	bf00      	nop
 8006150:	3750      	adds	r7, #80	; 0x50
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	51eb851f 	.word	0x51eb851f
 800615c:	08006e30 	.word	0x08006e30

08006160 <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	4603      	mov	r3, r0
 8006168:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 800616a:	2101      	movs	r1, #1
 800616c:	2020      	movs	r0, #32
 800616e:	f000 f8b9 	bl	80062e4 <read_single_icm20948_reg>
 8006172:	4603      	mov	r3, r0
 8006174:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8006176:	79fb      	ldrb	r3, [r7, #7]
 8006178:	2b03      	cmp	r3, #3
 800617a:	d827      	bhi.n	80061cc <icm20948_gyro_full_scale_select+0x6c>
 800617c:	a201      	add	r2, pc, #4	; (adr r2, 8006184 <icm20948_gyro_full_scale_select+0x24>)
 800617e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006182:	bf00      	nop
 8006184:	08006195 	.word	0x08006195
 8006188:	0800619d 	.word	0x0800619d
 800618c:	080061ad 	.word	0x080061ad
 8006190:	080061bd 	.word	0x080061bd
	{
		case _250dps :
			new_val |= 0x00;
			gyro_scale_factor = 131.0;
 8006194:	4b12      	ldr	r3, [pc, #72]	; (80061e0 <icm20948_gyro_full_scale_select+0x80>)
 8006196:	4a13      	ldr	r2, [pc, #76]	; (80061e4 <icm20948_gyro_full_scale_select+0x84>)
 8006198:	601a      	str	r2, [r3, #0]
			break;
 800619a:	e017      	b.n	80061cc <icm20948_gyro_full_scale_select+0x6c>
		case _500dps :
			new_val |= 0x02;
 800619c:	7bfb      	ldrb	r3, [r7, #15]
 800619e:	f043 0302 	orr.w	r3, r3, #2
 80061a2:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 65.5;
 80061a4:	4b0e      	ldr	r3, [pc, #56]	; (80061e0 <icm20948_gyro_full_scale_select+0x80>)
 80061a6:	4a10      	ldr	r2, [pc, #64]	; (80061e8 <icm20948_gyro_full_scale_select+0x88>)
 80061a8:	601a      	str	r2, [r3, #0]
			break;
 80061aa:	e00f      	b.n	80061cc <icm20948_gyro_full_scale_select+0x6c>
		case _1000dps :
			new_val |= 0x04;
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
 80061ae:	f043 0304 	orr.w	r3, r3, #4
 80061b2:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 32.8;
 80061b4:	4b0a      	ldr	r3, [pc, #40]	; (80061e0 <icm20948_gyro_full_scale_select+0x80>)
 80061b6:	4a0d      	ldr	r2, [pc, #52]	; (80061ec <icm20948_gyro_full_scale_select+0x8c>)
 80061b8:	601a      	str	r2, [r3, #0]
			break;
 80061ba:	e007      	b.n	80061cc <icm20948_gyro_full_scale_select+0x6c>
		case _2000dps :
			new_val |= 0x06;
 80061bc:	7bfb      	ldrb	r3, [r7, #15]
 80061be:	f043 0306 	orr.w	r3, r3, #6
 80061c2:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 16.4;
 80061c4:	4b06      	ldr	r3, [pc, #24]	; (80061e0 <icm20948_gyro_full_scale_select+0x80>)
 80061c6:	4a0a      	ldr	r2, [pc, #40]	; (80061f0 <icm20948_gyro_full_scale_select+0x90>)
 80061c8:	601a      	str	r2, [r3, #0]
			break;
 80061ca:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 80061cc:	7bfb      	ldrb	r3, [r7, #15]
 80061ce:	461a      	mov	r2, r3
 80061d0:	2101      	movs	r1, #1
 80061d2:	2020      	movs	r0, #32
 80061d4:	f000 f8b2 	bl	800633c <write_single_icm20948_reg>
}
 80061d8:	bf00      	nop
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	200001e0 	.word	0x200001e0
 80061e4:	43030000 	.word	0x43030000
 80061e8:	42830000 	.word	0x42830000
 80061ec:	42033333 	.word	0x42033333
 80061f0:	41833333 	.word	0x41833333

080061f4 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	4603      	mov	r3, r0
 80061fc:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 80061fe:	2114      	movs	r1, #20
 8006200:	2020      	movs	r0, #32
 8006202:	f000 f86f 	bl	80062e4 <read_single_icm20948_reg>
 8006206:	4603      	mov	r3, r0
 8006208:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 800620a:	79fb      	ldrb	r3, [r7, #7]
 800620c:	2b03      	cmp	r3, #3
 800620e:	d82b      	bhi.n	8006268 <icm20948_accel_full_scale_select+0x74>
 8006210:	a201      	add	r2, pc, #4	; (adr r2, 8006218 <icm20948_accel_full_scale_select+0x24>)
 8006212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006216:	bf00      	nop
 8006218:	08006229 	.word	0x08006229
 800621c:	08006233 	.word	0x08006233
 8006220:	08006245 	.word	0x08006245
 8006224:	08006257 	.word	0x08006257
	{
		case _2g :
			new_val |= 0x00;
			accel_scale_factor = 16384;
 8006228:	4b14      	ldr	r3, [pc, #80]	; (800627c <icm20948_accel_full_scale_select+0x88>)
 800622a:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 800622e:	601a      	str	r2, [r3, #0]
			break;
 8006230:	e01a      	b.n	8006268 <icm20948_accel_full_scale_select+0x74>
		case _4g :
			new_val |= 0x02;
 8006232:	7bfb      	ldrb	r3, [r7, #15]
 8006234:	f043 0302 	orr.w	r3, r3, #2
 8006238:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 8192;
 800623a:	4b10      	ldr	r3, [pc, #64]	; (800627c <icm20948_accel_full_scale_select+0x88>)
 800623c:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8006240:	601a      	str	r2, [r3, #0]
			break;
 8006242:	e011      	b.n	8006268 <icm20948_accel_full_scale_select+0x74>
		case _8g :
			new_val |= 0x04;
 8006244:	7bfb      	ldrb	r3, [r7, #15]
 8006246:	f043 0304 	orr.w	r3, r3, #4
 800624a:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 4096;
 800624c:	4b0b      	ldr	r3, [pc, #44]	; (800627c <icm20948_accel_full_scale_select+0x88>)
 800624e:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8006252:	601a      	str	r2, [r3, #0]
			break;
 8006254:	e008      	b.n	8006268 <icm20948_accel_full_scale_select+0x74>
		case _16g :
			new_val |= 0x06;
 8006256:	7bfb      	ldrb	r3, [r7, #15]
 8006258:	f043 0306 	orr.w	r3, r3, #6
 800625c:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 2048;
 800625e:	4b07      	ldr	r3, [pc, #28]	; (800627c <icm20948_accel_full_scale_select+0x88>)
 8006260:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8006264:	601a      	str	r2, [r3, #0]
			break;
 8006266:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 8006268:	7bfb      	ldrb	r3, [r7, #15]
 800626a:	461a      	mov	r2, r3
 800626c:	2114      	movs	r1, #20
 800626e:	2020      	movs	r0, #32
 8006270:	f000 f864 	bl	800633c <write_single_icm20948_reg>
}
 8006274:	bf00      	nop
 8006276:	3710      	adds	r7, #16
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}
 800627c:	200001e4 	.word	0x200001e4

08006280 <cs_high>:


/* Static Functions */
static void cs_high()
{
 8006280:	b580      	push	{r7, lr}
 8006282:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, SET);	
 8006284:	2201      	movs	r2, #1
 8006286:	2110      	movs	r1, #16
 8006288:	4802      	ldr	r0, [pc, #8]	; (8006294 <cs_high+0x14>)
 800628a:	f7fc fba7 	bl	80029dc <HAL_GPIO_WritePin>
}
 800628e:	bf00      	nop
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	40020000 	.word	0x40020000

08006298 <cs_low>:

static void cs_low()
{
 8006298:	b580      	push	{r7, lr}
 800629a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, RESET);
 800629c:	2200      	movs	r2, #0
 800629e:	2110      	movs	r1, #16
 80062a0:	4802      	ldr	r0, [pc, #8]	; (80062ac <cs_low+0x14>)
 80062a2:	f7fc fb9b 	bl	80029dc <HAL_GPIO_WritePin>
}
 80062a6:	bf00      	nop
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	40020000 	.word	0x40020000

080062b0 <select_user_bank>:

static void select_user_bank(userbank ub)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	4603      	mov	r3, r0
 80062b8:	71fb      	strb	r3, [r7, #7]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 80062ba:	237f      	movs	r3, #127	; 0x7f
 80062bc:	733b      	strb	r3, [r7, #12]
	write_reg[1] = ub;
 80062be:	79fb      	ldrb	r3, [r7, #7]
 80062c0:	737b      	strb	r3, [r7, #13]

	cs_low();
 80062c2:	f7ff ffe9 	bl	8006298 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 80062c6:	f107 010c 	add.w	r1, r7, #12
 80062ca:	230a      	movs	r3, #10
 80062cc:	2202      	movs	r2, #2
 80062ce:	4804      	ldr	r0, [pc, #16]	; (80062e0 <select_user_bank+0x30>)
 80062d0:	f7fd f887 	bl	80033e2 <HAL_SPI_Transmit>
	cs_high();
 80062d4:	f7ff ffd4 	bl	8006280 <cs_high>
}
 80062d8:	bf00      	nop
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	20000280 	.word	0x20000280

080062e4 <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	4603      	mov	r3, r0
 80062ec:	460a      	mov	r2, r1
 80062ee:	71fb      	strb	r3, [r7, #7]
 80062f0:	4613      	mov	r3, r2
 80062f2:	71bb      	strb	r3, [r7, #6]
	uint8_t read_reg = READ | reg;
 80062f4:	79bb      	ldrb	r3, [r7, #6]
 80062f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_val;
	select_user_bank(ub);
 80062fe:	79fb      	ldrb	r3, [r7, #7]
 8006300:	4618      	mov	r0, r3
 8006302:	f7ff ffd5 	bl	80062b0 <select_user_bank>

	cs_low();
 8006306:	f7ff ffc7 	bl	8006298 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 800630a:	f107 010f 	add.w	r1, r7, #15
 800630e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006312:	2201      	movs	r2, #1
 8006314:	4808      	ldr	r0, [pc, #32]	; (8006338 <read_single_icm20948_reg+0x54>)
 8006316:	f7fd f864 	bl	80033e2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, &reg_val, 1, 1000);
 800631a:	f107 010e 	add.w	r1, r7, #14
 800631e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006322:	2201      	movs	r2, #1
 8006324:	4804      	ldr	r0, [pc, #16]	; (8006338 <read_single_icm20948_reg+0x54>)
 8006326:	f7fd f998 	bl	800365a <HAL_SPI_Receive>
	cs_high();
 800632a:	f7ff ffa9 	bl	8006280 <cs_high>

	return reg_val;
 800632e:	7bbb      	ldrb	r3, [r7, #14]
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	20000280 	.word	0x20000280

0800633c <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	4603      	mov	r3, r0
 8006344:	71fb      	strb	r3, [r7, #7]
 8006346:	460b      	mov	r3, r1
 8006348:	71bb      	strb	r3, [r7, #6]
 800634a:	4613      	mov	r3, r2
 800634c:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 800634e:	79bb      	ldrb	r3, [r7, #6]
 8006350:	733b      	strb	r3, [r7, #12]
	write_reg[1] = val;
 8006352:	797b      	ldrb	r3, [r7, #5]
 8006354:	737b      	strb	r3, [r7, #13]

	select_user_bank(ub);
 8006356:	79fb      	ldrb	r3, [r7, #7]
 8006358:	4618      	mov	r0, r3
 800635a:	f7ff ffa9 	bl	80062b0 <select_user_bank>

	cs_low();
 800635e:	f7ff ff9b 	bl	8006298 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 1000);
 8006362:	f107 010c 	add.w	r1, r7, #12
 8006366:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800636a:	2202      	movs	r2, #2
 800636c:	4804      	ldr	r0, [pc, #16]	; (8006380 <write_single_icm20948_reg+0x44>)
 800636e:	f7fd f838 	bl	80033e2 <HAL_SPI_Transmit>
	cs_high();
 8006372:	f7ff ff85 	bl	8006280 <cs_high>
}
 8006376:	bf00      	nop
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	20000280 	.word	0x20000280

08006384 <read_multiple_icm20948_reg>:

static uint8_t* read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b084      	sub	sp, #16
 8006388:	af00      	add	r7, sp, #0
 800638a:	4603      	mov	r3, r0
 800638c:	71fb      	strb	r3, [r7, #7]
 800638e:	460b      	mov	r3, r1
 8006390:	71bb      	strb	r3, [r7, #6]
 8006392:	4613      	mov	r3, r2
 8006394:	717b      	strb	r3, [r7, #5]
	uint8_t read_reg = READ | reg;
 8006396:	79bb      	ldrb	r3, [r7, #6]
 8006398:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800639c:	b2db      	uxtb	r3, r3
 800639e:	73fb      	strb	r3, [r7, #15]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 80063a0:	79fb      	ldrb	r3, [r7, #7]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7ff ff84 	bl	80062b0 <select_user_bank>

	cs_low();
 80063a8:	f7ff ff76 	bl	8006298 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 80063ac:	f107 010f 	add.w	r1, r7, #15
 80063b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063b4:	2201      	movs	r2, #1
 80063b6:	4809      	ldr	r0, [pc, #36]	; (80063dc <read_multiple_icm20948_reg+0x58>)
 80063b8:	f7fd f813 	bl	80033e2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 1000);
 80063bc:	797b      	ldrb	r3, [r7, #5]
 80063be:	b29a      	uxth	r2, r3
 80063c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063c4:	4906      	ldr	r1, [pc, #24]	; (80063e0 <read_multiple_icm20948_reg+0x5c>)
 80063c6:	4805      	ldr	r0, [pc, #20]	; (80063dc <read_multiple_icm20948_reg+0x58>)
 80063c8:	f7fd f947 	bl	800365a <HAL_SPI_Receive>
	cs_high();
 80063cc:	f7ff ff58 	bl	8006280 <cs_high>

	return reg_val;
 80063d0:	4b03      	ldr	r3, [pc, #12]	; (80063e0 <read_multiple_icm20948_reg+0x5c>)
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	20000280 	.word	0x20000280
 80063e0:	200001e8 	.word	0x200001e8

080063e4 <write_multiple_icm20948_reg>:

static void write_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t* val, uint8_t len)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	603a      	str	r2, [r7, #0]
 80063ec:	461a      	mov	r2, r3
 80063ee:	4603      	mov	r3, r0
 80063f0:	71fb      	strb	r3, [r7, #7]
 80063f2:	460b      	mov	r3, r1
 80063f4:	71bb      	strb	r3, [r7, #6]
 80063f6:	4613      	mov	r3, r2
 80063f8:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg = WRITE | reg;
 80063fa:	79bb      	ldrb	r3, [r7, #6]
 80063fc:	73fb      	strb	r3, [r7, #15]
	select_user_bank(ub);
 80063fe:	79fb      	ldrb	r3, [r7, #7]
 8006400:	4618      	mov	r0, r3
 8006402:	f7ff ff55 	bl	80062b0 <select_user_bank>

	cs_low();
 8006406:	f7ff ff47 	bl	8006298 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &write_reg, 1, 1000);
 800640a:	f107 010f 	add.w	r1, r7, #15
 800640e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006412:	2201      	movs	r2, #1
 8006414:	4808      	ldr	r0, [pc, #32]	; (8006438 <write_multiple_icm20948_reg+0x54>)
 8006416:	f7fc ffe4 	bl	80033e2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(ICM20948_SPI, val, len, 1000);
 800641a:	797b      	ldrb	r3, [r7, #5]
 800641c:	b29a      	uxth	r2, r3
 800641e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006422:	6839      	ldr	r1, [r7, #0]
 8006424:	4804      	ldr	r0, [pc, #16]	; (8006438 <write_multiple_icm20948_reg+0x54>)
 8006426:	f7fc ffdc 	bl	80033e2 <HAL_SPI_Transmit>
	cs_high();
 800642a:	f7ff ff29 	bl	8006280 <cs_high>
}
 800642e:	bf00      	nop
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	20000280 	.word	0x20000280

0800643c <write_single_ak09916_reg>:
	HAL_Delay(1); // 1ms   us    .
	return read_single_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00);
}

static void write_single_ak09916_reg(uint8_t reg, uint8_t val)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	4603      	mov	r3, r0
 8006444:	460a      	mov	r2, r1
 8006446:	71fb      	strb	r3, [r7, #7]
 8006448:	4613      	mov	r3, r2
 800644a:	71bb      	strb	r3, [r7, #6]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, WRITE | MAG_SLAVE_ADDR);
 800644c:	220c      	movs	r2, #12
 800644e:	2103      	movs	r1, #3
 8006450:	2030      	movs	r0, #48	; 0x30
 8006452:	f7ff ff73 	bl	800633c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 8006456:	79fb      	ldrb	r3, [r7, #7]
 8006458:	461a      	mov	r2, r3
 800645a:	2104      	movs	r1, #4
 800645c:	2030      	movs	r0, #48	; 0x30
 800645e:	f7ff ff6d 	bl	800633c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_DO, val);
 8006462:	79bb      	ldrb	r3, [r7, #6]
 8006464:	461a      	mov	r2, r3
 8006466:	2106      	movs	r1, #6
 8006468:	2030      	movs	r0, #48	; 0x30
 800646a:	f7ff ff67 	bl	800633c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 800646e:	2281      	movs	r2, #129	; 0x81
 8006470:	2105      	movs	r1, #5
 8006472:	2030      	movs	r0, #48	; 0x30
 8006474:	f7ff ff62 	bl	800633c <write_single_icm20948_reg>
}
 8006478:	bf00      	nop
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <imu_init>:

#include "imu.h"


void imu_init()
{
 8006480:	b580      	push	{r7, lr}
 8006482:	af00      	add	r7, sp, #0
    icm20948_init();
 8006484:	f7ff f9ee 	bl	8005864 <icm20948_init>
    ak09916_init();
 8006488:	f7ff fa17 	bl	80058ba <ak09916_init>
}
 800648c:	bf00      	nop
 800648e:	bd80      	pop	{r7, pc}

08006490 <imu_angle_update>:

void imu_angle_update(double dt, angle_t* angle)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b090      	sub	sp, #64	; 0x40
 8006494:	af00      	add	r7, sp, #0
 8006496:	ed87 0b02 	vstr	d0, [r7, #8]
 800649a:	6078      	str	r0, [r7, #4]
    gyro_t temp_gyro;
    accel_t temp_accel;

    icm20948_gyro_read_dps(&temp_gyro);
 800649c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7ff fab3 	bl	8005a0c <icm20948_gyro_read_dps>
    icm20948_accel_read_g(&temp_accel);
 80064a6:	f107 0310 	add.w	r3, r7, #16
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7ff faf4 	bl	8005a98 <icm20948_accel_read_g>
    complementary_filter(temp_gyro, temp_accel, dt, 0.99, angle);
 80064b0:	ed97 3b04 	vldr	d3, [r7, #16]
 80064b4:	ed97 4b06 	vldr	d4, [r7, #24]
 80064b8:	ed97 5b08 	vldr	d5, [r7, #32]
 80064bc:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 80064c0:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 80064c4:	ed97 2b0e 	vldr	d2, [r7, #56]	; 0x38
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	ed9f 7b05 	vldr	d7, [pc, #20]	; 80064e0 <imu_angle_update+0x50>
 80064ce:	ed97 6b02 	vldr	d6, [r7, #8]
 80064d2:	f7fe fe4f 	bl	8005174 <complementary_filter>
}
 80064d6:	bf00      	nop
 80064d8:	3740      	adds	r7, #64	; 0x40
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	7ae147ae 	.word	0x7ae147ae
 80064e4:	3fefae14 	.word	0x3fefae14

080064e8 <led1_on>:
#include "led.h"


// LED1
void led1_on()
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED1_PIN_PORT, LED1_PIN_NUMBER, RESET);
 80064ec:	2200      	movs	r2, #0
 80064ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80064f2:	4802      	ldr	r0, [pc, #8]	; (80064fc <led1_on+0x14>)
 80064f4:	f7fc fa72 	bl	80029dc <HAL_GPIO_WritePin>
}
 80064f8:	bf00      	nop
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	40020800 	.word	0x40020800

08006500 <led1_off>:

void led1_off()
{
 8006500:	b580      	push	{r7, lr}
 8006502:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED1_PIN_PORT, LED1_PIN_NUMBER, SET);
 8006504:	2201      	movs	r2, #1
 8006506:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800650a:	4802      	ldr	r0, [pc, #8]	; (8006514 <led1_off+0x14>)
 800650c:	f7fc fa66 	bl	80029dc <HAL_GPIO_WritePin>
}
 8006510:	bf00      	nop
 8006512:	bd80      	pop	{r7, pc}
 8006514:	40020800 	.word	0x40020800

08006518 <led2_on>:
}


// LED2
void led2_on()
{
 8006518:	b580      	push	{r7, lr}
 800651a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED2_PIN_PORT, LED2_PIN_NUMBER, SET);
 800651c:	2201      	movs	r2, #1
 800651e:	2102      	movs	r1, #2
 8006520:	4802      	ldr	r0, [pc, #8]	; (800652c <led2_on+0x14>)
 8006522:	f7fc fa5b 	bl	80029dc <HAL_GPIO_WritePin>
}
 8006526:	bf00      	nop
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	40020400 	.word	0x40020400

08006530 <led2_off>:

void led2_off()
{
 8006530:	b580      	push	{r7, lr}
 8006532:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED2_PIN_PORT, LED2_PIN_NUMBER, RESET);
 8006534:	2200      	movs	r2, #0
 8006536:	2102      	movs	r1, #2
 8006538:	4802      	ldr	r0, [pc, #8]	; (8006544 <led2_off+0x14>)
 800653a:	f7fc fa4f 	bl	80029dc <HAL_GPIO_WritePin>
}
 800653e:	bf00      	nop
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	40020400 	.word	0x40020400

08006548 <motor_init>:

#include "motor.h"


void motor_init()
{
 8006548:	b580      	push	{r7, lr}
 800654a:	af00      	add	r7, sp, #0
    dshot_init(DSHOT600); // use dshot as drone esc protocol
 800654c:	2002      	movs	r0, #2
 800654e:	f7fe feab 	bl	80052a8 <dshot_init>
}
 8006552:	bf00      	nop
 8006554:	bd80      	pop	{r7, pc}

08006556 <motor_update>:


void motor_update(uint16_t motor_value[])
{
 8006556:	b580      	push	{r7, lr}
 8006558:	b086      	sub	sp, #24
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
    uint16_t dshot_value[4] = { 0, 0, 0, 0 };
 800655e:	f107 030c 	add.w	r3, r7, #12
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]
 8006566:	605a      	str	r2, [r3, #4]

    // convert motor value to dshot value
    for(int i = 0; i < 4; i++)
 8006568:	2300      	movs	r3, #0
 800656a:	617b      	str	r3, [r7, #20]
 800656c:	e022      	b.n	80065b4 <motor_update+0x5e>
    {
        if(motor_value[i] == 0) // dshot trottle : 0 (0)
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	005b      	lsls	r3, r3, #1
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	4413      	add	r3, r2
 8006576:	881b      	ldrh	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d108      	bne.n	800658e <motor_update+0x38>
            dshot_value[i] = 0;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	005b      	lsls	r3, r3, #1
 8006580:	f107 0218 	add.w	r2, r7, #24
 8006584:	4413      	add	r3, r2
 8006586:	2200      	movs	r2, #0
 8006588:	f823 2c0c 	strh.w	r2, [r3, #-12]
 800658c:	e00f      	b.n	80065ae <motor_update+0x58>
        
        else // dshot throttle : 48 - 2047 (1 - 2000)
            dshot_value[i] = 47 + (motor_value[i] * 2);
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	005b      	lsls	r3, r3, #1
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	4413      	add	r3, r2
 8006596:	881b      	ldrh	r3, [r3, #0]
 8006598:	005b      	lsls	r3, r3, #1
 800659a:	b29b      	uxth	r3, r3
 800659c:	332f      	adds	r3, #47	; 0x2f
 800659e:	b29a      	uxth	r2, r3
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	005b      	lsls	r3, r3, #1
 80065a4:	f107 0118 	add.w	r1, r7, #24
 80065a8:	440b      	add	r3, r1
 80065aa:	f823 2c0c 	strh.w	r2, [r3, #-12]
    for(int i = 0; i < 4; i++)
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	3301      	adds	r3, #1
 80065b2:	617b      	str	r3, [r7, #20]
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	2b03      	cmp	r3, #3
 80065b8:	ddd9      	ble.n	800656e <motor_update+0x18>
    }

    dshot_write(dshot_value);
 80065ba:	f107 030c 	add.w	r3, r7, #12
 80065be:	4618      	mov	r0, r3
 80065c0:	f7fe fe83 	bl	80052ca <dshot_write>
}
 80065c4:	bf00      	nop
 80065c6:	3718      	adds	r7, #24
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <nrf24l01p_tx_irq>:
{
    nrf24l01p_write_tx_fifo(tx_payload, length);
}

void nrf24l01p_tx_irq()
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b082      	sub	sp, #8
 80065d0:	af00      	add	r7, sp, #0
    uint8_t tx_ds = nrf24l01p_get_status();
 80065d2:	f000 f813 	bl	80065fc <nrf24l01p_get_status>
 80065d6:	4603      	mov	r3, r0
 80065d8:	71fb      	strb	r3, [r7, #7]
    tx_ds &= 0x20;
 80065da:	79fb      	ldrb	r3, [r7, #7]
 80065dc:	f003 0320 	and.w	r3, r3, #32
 80065e0:	71fb      	strb	r3, [r7, #7]

    if(tx_ds)
 80065e2:	79fb      	ldrb	r3, [r7, #7]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d002      	beq.n	80065ee <nrf24l01p_tx_irq+0x22>
        nrf24l01p_clear_tx_ds();
 80065e8:	f000 f822 	bl	8006630 <nrf24l01p_clear_tx_ds>
    else
        nrf24l01p_clear_max_rt();
}
 80065ec:	e001      	b.n	80065f2 <nrf24l01p_tx_irq+0x26>
        nrf24l01p_clear_max_rt();
 80065ee:	f000 f833 	bl	8006658 <nrf24l01p_clear_max_rt>
}
 80065f2:	bf00      	nop
 80065f4:	3708      	adds	r7, #8
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}
	...

080065fc <nrf24l01p_get_status>:
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
    cs_high();
}

uint8_t nrf24l01p_get_status()
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_NOP;
 8006602:	23ff      	movs	r3, #255	; 0xff
 8006604:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8006606:	f000 f847 	bl	8006698 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 800660a:	1dba      	adds	r2, r7, #6
 800660c:	1df9      	adds	r1, r7, #7
 800660e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	2301      	movs	r3, #1
 8006616:	4805      	ldr	r0, [pc, #20]	; (800662c <nrf24l01p_get_status+0x30>)
 8006618:	f7fd f930 	bl	800387c <HAL_SPI_TransmitReceive>
    cs_high(); 
 800661c:	f000 f830 	bl	8006680 <cs_high>

    return status;
 8006620:	79bb      	ldrb	r3, [r7, #6]
}
 8006622:	4618      	mov	r0, r3
 8006624:	3708      	adds	r7, #8
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	20000228 	.word	0x20000228

08006630 <nrf24l01p_clear_tx_ds>:

    write_register(NRF24L01P_REG_STATUS, new_status);
}

void nrf24l01p_clear_tx_ds()
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8006636:	f7ff ffe1 	bl	80065fc <nrf24l01p_get_status>
 800663a:	4603      	mov	r3, r0
 800663c:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x20;
 800663e:	79fb      	ldrb	r3, [r7, #7]
 8006640:	f043 0320 	orr.w	r3, r3, #32
 8006644:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);     
 8006646:	79fb      	ldrb	r3, [r7, #7]
 8006648:	4619      	mov	r1, r3
 800664a:	2007      	movs	r0, #7
 800664c:	f000 f830 	bl	80066b0 <write_register>
}
 8006650:	bf00      	nop
 8006652:	3708      	adds	r7, #8
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <nrf24l01p_clear_max_rt>:

void nrf24l01p_clear_max_rt()
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 800665e:	f7ff ffcd 	bl	80065fc <nrf24l01p_get_status>
 8006662:	4603      	mov	r3, r0
 8006664:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x10;
 8006666:	79fb      	ldrb	r3, [r7, #7]
 8006668:	f043 0310 	orr.w	r3, r3, #16
 800666c:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status); 
 800666e:	79fb      	ldrb	r3, [r7, #7]
 8006670:	4619      	mov	r1, r3
 8006672:	2007      	movs	r0, #7
 8006674:	f000 f81c 	bl	80066b0 <write_register>
}
 8006678:	bf00      	nop
 800667a:	3708      	adds	r7, #8
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <cs_high>:
}


/* Static Functions */
static void cs_high()
{
 8006680:	b580      	push	{r7, lr}
 8006682:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_SET);
 8006684:	2201      	movs	r2, #1
 8006686:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800668a:	4802      	ldr	r0, [pc, #8]	; (8006694 <cs_high+0x14>)
 800668c:	f7fc f9a6 	bl	80029dc <HAL_GPIO_WritePin>
}
 8006690:	bf00      	nop
 8006692:	bd80      	pop	{r7, pc}
 8006694:	40020400 	.word	0x40020400

08006698 <cs_low>:

static void cs_low()
{
 8006698:	b580      	push	{r7, lr}
 800669a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_RESET);
 800669c:	2200      	movs	r2, #0
 800669e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80066a2:	4802      	ldr	r0, [pc, #8]	; (80066ac <cs_low+0x14>)
 80066a4:	f7fc f99a 	bl	80029dc <HAL_GPIO_WritePin>
}
 80066a8:	bf00      	nop
 80066aa:	bd80      	pop	{r7, pc}
 80066ac:	40020400 	.word	0x40020400

080066b0 <write_register>:

    return read_val;
}

static uint8_t write_register(uint8_t reg, uint8_t value)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b086      	sub	sp, #24
 80066b4:	af02      	add	r7, sp, #8
 80066b6:	4603      	mov	r3, r0
 80066b8:	460a      	mov	r2, r1
 80066ba:	71fb      	strb	r3, [r7, #7]
 80066bc:	4613      	mov	r3, r2
 80066be:	71bb      	strb	r3, [r7, #6]
    uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 80066c0:	79fb      	ldrb	r3, [r7, #7]
 80066c2:	f043 0320 	orr.w	r3, r3, #32
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t write_val = value;
 80066ca:	79bb      	ldrb	r3, [r7, #6]
 80066cc:	737b      	strb	r3, [r7, #13]

    cs_low();
 80066ce:	f7ff ffe3 	bl	8006698 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 80066d2:	f107 020e 	add.w	r2, r7, #14
 80066d6:	f107 010f 	add.w	r1, r7, #15
 80066da:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80066de:	9300      	str	r3, [sp, #0]
 80066e0:	2301      	movs	r3, #1
 80066e2:	4809      	ldr	r0, [pc, #36]	; (8006708 <write_register+0x58>)
 80066e4:	f7fd f8ca 	bl	800387c <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, &write_val, 1, 2000);
 80066e8:	f107 010d 	add.w	r1, r7, #13
 80066ec:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80066f0:	2201      	movs	r2, #1
 80066f2:	4805      	ldr	r0, [pc, #20]	; (8006708 <write_register+0x58>)
 80066f4:	f7fc fe75 	bl	80033e2 <HAL_SPI_Transmit>
    cs_high();
 80066f8:	f7ff ffc2 	bl	8006680 <cs_high>

    return write_val;
 80066fc:	7b7b      	ldrb	r3, [r7, #13]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3710      	adds	r7, #16
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	20000228 	.word	0x20000228

0800670c <rc_init>:

static int8_t angle_range;


void rc_init(int8_t max_angle, int8_t min_angle)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
 8006712:	4603      	mov	r3, r0
 8006714:	460a      	mov	r2, r1
 8006716:	71fb      	strb	r3, [r7, #7]
 8006718:	4613      	mov	r3, r2
 800671a:	71bb      	strb	r3, [r7, #6]
    ibus_init();
 800671c:	f7fe ffce 	bl	80056bc <ibus_init>
    angle_range = max_angle - min_angle;
 8006720:	79fa      	ldrb	r2, [r7, #7]
 8006722:	79bb      	ldrb	r3, [r7, #6]
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	b2db      	uxtb	r3, r3
 8006728:	b25a      	sxtb	r2, r3
 800672a:	4b03      	ldr	r3, [pc, #12]	; (8006738 <rc_init+0x2c>)
 800672c:	701a      	strb	r2, [r3, #0]
}
 800672e:	bf00      	nop
 8006730:	3708      	adds	r7, #8
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	200001ee 	.word	0x200001ee

0800673c <rc_update>:

bool rc_update(rc_command_t* rc_command)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
    // read ibus channel
    static uint16_t ibus_channel[6] = { 0, 0, 0, 0, 0, 0 };
    ibus_read(ibus_channel, 6);
 8006744:	2106      	movs	r1, #6
 8006746:	482c      	ldr	r0, [pc, #176]	; (80067f8 <rc_update+0xbc>)
 8006748:	f7fe ffc6 	bl	80056d8 <ibus_read>

    // check ibus signal lost
    if(is_rc_lost())   
 800674c:	f000 f858 	bl	8006800 <is_rc_lost>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d010      	beq.n	8006778 <rc_update+0x3c>
    {
        rc_command->arming = false;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	701a      	strb	r2, [r3, #0]
        rc_command->roll = 0;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	805a      	strh	r2, [r3, #2]
        rc_command->pitch = 0;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	809a      	strh	r2, [r3, #4]
        rc_command->yaw = 0;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	80da      	strh	r2, [r3, #6]
        rc_command->trottle = 0;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	811a      	strh	r2, [r3, #8]

        return false;
 8006774:	2300      	movs	r3, #0
 8006776:	e03a      	b.n	80067ee <rc_update+0xb2>
    }

    // check arming
    if(ibus_channel[4] == 2000)
 8006778:	4b1f      	ldr	r3, [pc, #124]	; (80067f8 <rc_update+0xbc>)
 800677a:	891b      	ldrh	r3, [r3, #8]
 800677c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006780:	d103      	bne.n	800678a <rc_update+0x4e>
        rc_command->arming = true;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2201      	movs	r2, #1
 8006786:	701a      	strb	r2, [r3, #0]
 8006788:	e002      	b.n	8006790 <rc_update+0x54>
    else
        rc_command->arming = false;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	701a      	strb	r2, [r3, #0]

    // convert ibus data to rc command
    uint8_t scale_factor = 1000 / angle_range;
 8006790:	4b1a      	ldr	r3, [pc, #104]	; (80067fc <rc_update+0xc0>)
 8006792:	f993 3000 	ldrsb.w	r3, [r3]
 8006796:	461a      	mov	r2, r3
 8006798:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800679c:	fb93 f3f2 	sdiv	r3, r3, r2
 80067a0:	73fb      	strb	r3, [r7, #15]

    rc_command->roll  = (ibus_channel[0] - 1500) / scale_factor;
 80067a2:	4b15      	ldr	r3, [pc, #84]	; (80067f8 <rc_update+0xbc>)
 80067a4:	881b      	ldrh	r3, [r3, #0]
 80067a6:	f2a3 52dc 	subw	r2, r3, #1500	; 0x5dc
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
 80067ac:	fb92 f3f3 	sdiv	r3, r2, r3
 80067b0:	b21a      	sxth	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	805a      	strh	r2, [r3, #2]
    rc_command->pitch = (ibus_channel[1] - 1500) / scale_factor;
 80067b6:	4b10      	ldr	r3, [pc, #64]	; (80067f8 <rc_update+0xbc>)
 80067b8:	885b      	ldrh	r3, [r3, #2]
 80067ba:	f2a3 52dc 	subw	r2, r3, #1500	; 0x5dc
 80067be:	7bfb      	ldrb	r3, [r7, #15]
 80067c0:	fb92 f3f3 	sdiv	r3, r2, r3
 80067c4:	b21a      	sxth	r2, r3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	809a      	strh	r2, [r3, #4]
    rc_command->yaw   = (ibus_channel[3] - 1500) / scale_factor;
 80067ca:	4b0b      	ldr	r3, [pc, #44]	; (80067f8 <rc_update+0xbc>)
 80067cc:	88db      	ldrh	r3, [r3, #6]
 80067ce:	f2a3 52dc 	subw	r2, r3, #1500	; 0x5dc
 80067d2:	7bfb      	ldrb	r3, [r7, #15]
 80067d4:	fb92 f3f3 	sdiv	r3, r2, r3
 80067d8:	b21a      	sxth	r2, r3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	80da      	strh	r2, [r3, #6]
    
    rc_command->trottle = ibus_channel[2] - 1000;
 80067de:	4b06      	ldr	r3, [pc, #24]	; (80067f8 <rc_update+0xbc>)
 80067e0:	889b      	ldrh	r3, [r3, #4]
 80067e2:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	811a      	strh	r2, [r3, #8]

    return true;
 80067ec:	2301      	movs	r3, #1
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	200001f0 	.word	0x200001f0
 80067fc:	200001ee 	.word	0x200001ee

08006800 <is_rc_lost>:

bool is_rc_lost()
{
 8006800:	b580      	push	{r7, lr}
 8006802:	af00      	add	r7, sp, #0
    return is_ibus_lost();
 8006804:	f7ff f806 	bl	8005814 <is_ibus_lost>
 8006808:	4603      	mov	r3, r0
}
 800680a:	4618      	mov	r0, r3
 800680c:	bd80      	pop	{r7, pc}
	...

08006810 <__libc_init_array>:
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	4d0d      	ldr	r5, [pc, #52]	; (8006848 <__libc_init_array+0x38>)
 8006814:	4c0d      	ldr	r4, [pc, #52]	; (800684c <__libc_init_array+0x3c>)
 8006816:	1b64      	subs	r4, r4, r5
 8006818:	10a4      	asrs	r4, r4, #2
 800681a:	2600      	movs	r6, #0
 800681c:	42a6      	cmp	r6, r4
 800681e:	d109      	bne.n	8006834 <__libc_init_array+0x24>
 8006820:	4d0b      	ldr	r5, [pc, #44]	; (8006850 <__libc_init_array+0x40>)
 8006822:	4c0c      	ldr	r4, [pc, #48]	; (8006854 <__libc_init_array+0x44>)
 8006824:	f000 faf8 	bl	8006e18 <_init>
 8006828:	1b64      	subs	r4, r4, r5
 800682a:	10a4      	asrs	r4, r4, #2
 800682c:	2600      	movs	r6, #0
 800682e:	42a6      	cmp	r6, r4
 8006830:	d105      	bne.n	800683e <__libc_init_array+0x2e>
 8006832:	bd70      	pop	{r4, r5, r6, pc}
 8006834:	f855 3b04 	ldr.w	r3, [r5], #4
 8006838:	4798      	blx	r3
 800683a:	3601      	adds	r6, #1
 800683c:	e7ee      	b.n	800681c <__libc_init_array+0xc>
 800683e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006842:	4798      	blx	r3
 8006844:	3601      	adds	r6, #1
 8006846:	e7f2      	b.n	800682e <__libc_init_array+0x1e>
 8006848:	08006ea8 	.word	0x08006ea8
 800684c:	08006ea8 	.word	0x08006ea8
 8006850:	08006ea8 	.word	0x08006ea8
 8006854:	08006eac 	.word	0x08006eac

08006858 <memset>:
 8006858:	4402      	add	r2, r0
 800685a:	4603      	mov	r3, r0
 800685c:	4293      	cmp	r3, r2
 800685e:	d100      	bne.n	8006862 <memset+0xa>
 8006860:	4770      	bx	lr
 8006862:	f803 1b01 	strb.w	r1, [r3], #1
 8006866:	e7f9      	b.n	800685c <memset+0x4>

08006868 <atan>:
 8006868:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800686c:	ec55 4b10 	vmov	r4, r5, d0
 8006870:	4bc3      	ldr	r3, [pc, #780]	; (8006b80 <atan+0x318>)
 8006872:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006876:	429e      	cmp	r6, r3
 8006878:	46ab      	mov	fp, r5
 800687a:	dd18      	ble.n	80068ae <atan+0x46>
 800687c:	4bc1      	ldr	r3, [pc, #772]	; (8006b84 <atan+0x31c>)
 800687e:	429e      	cmp	r6, r3
 8006880:	dc01      	bgt.n	8006886 <atan+0x1e>
 8006882:	d109      	bne.n	8006898 <atan+0x30>
 8006884:	b144      	cbz	r4, 8006898 <atan+0x30>
 8006886:	4622      	mov	r2, r4
 8006888:	462b      	mov	r3, r5
 800688a:	4620      	mov	r0, r4
 800688c:	4629      	mov	r1, r5
 800688e:	f7f9 fca9 	bl	80001e4 <__adddf3>
 8006892:	4604      	mov	r4, r0
 8006894:	460d      	mov	r5, r1
 8006896:	e006      	b.n	80068a6 <atan+0x3e>
 8006898:	f1bb 0f00 	cmp.w	fp, #0
 800689c:	f300 8131 	bgt.w	8006b02 <atan+0x29a>
 80068a0:	a59b      	add	r5, pc, #620	; (adr r5, 8006b10 <atan+0x2a8>)
 80068a2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80068a6:	ec45 4b10 	vmov	d0, r4, r5
 80068aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ae:	4bb6      	ldr	r3, [pc, #728]	; (8006b88 <atan+0x320>)
 80068b0:	429e      	cmp	r6, r3
 80068b2:	dc14      	bgt.n	80068de <atan+0x76>
 80068b4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80068b8:	429e      	cmp	r6, r3
 80068ba:	dc0d      	bgt.n	80068d8 <atan+0x70>
 80068bc:	a396      	add	r3, pc, #600	; (adr r3, 8006b18 <atan+0x2b0>)
 80068be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c2:	ee10 0a10 	vmov	r0, s0
 80068c6:	4629      	mov	r1, r5
 80068c8:	f7f9 fc8c 	bl	80001e4 <__adddf3>
 80068cc:	4baf      	ldr	r3, [pc, #700]	; (8006b8c <atan+0x324>)
 80068ce:	2200      	movs	r2, #0
 80068d0:	f7fa f8ce 	bl	8000a70 <__aeabi_dcmpgt>
 80068d4:	2800      	cmp	r0, #0
 80068d6:	d1e6      	bne.n	80068a6 <atan+0x3e>
 80068d8:	f04f 3aff 	mov.w	sl, #4294967295
 80068dc:	e02b      	b.n	8006936 <atan+0xce>
 80068de:	f000 f963 	bl	8006ba8 <fabs>
 80068e2:	4bab      	ldr	r3, [pc, #684]	; (8006b90 <atan+0x328>)
 80068e4:	429e      	cmp	r6, r3
 80068e6:	ec55 4b10 	vmov	r4, r5, d0
 80068ea:	f300 80bf 	bgt.w	8006a6c <atan+0x204>
 80068ee:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80068f2:	429e      	cmp	r6, r3
 80068f4:	f300 80a0 	bgt.w	8006a38 <atan+0x1d0>
 80068f8:	ee10 2a10 	vmov	r2, s0
 80068fc:	ee10 0a10 	vmov	r0, s0
 8006900:	462b      	mov	r3, r5
 8006902:	4629      	mov	r1, r5
 8006904:	f7f9 fc6e 	bl	80001e4 <__adddf3>
 8006908:	4ba0      	ldr	r3, [pc, #640]	; (8006b8c <atan+0x324>)
 800690a:	2200      	movs	r2, #0
 800690c:	f7f9 fc68 	bl	80001e0 <__aeabi_dsub>
 8006910:	2200      	movs	r2, #0
 8006912:	4606      	mov	r6, r0
 8006914:	460f      	mov	r7, r1
 8006916:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800691a:	4620      	mov	r0, r4
 800691c:	4629      	mov	r1, r5
 800691e:	f7f9 fc61 	bl	80001e4 <__adddf3>
 8006922:	4602      	mov	r2, r0
 8006924:	460b      	mov	r3, r1
 8006926:	4630      	mov	r0, r6
 8006928:	4639      	mov	r1, r7
 800692a:	f7f9 ff3b 	bl	80007a4 <__aeabi_ddiv>
 800692e:	f04f 0a00 	mov.w	sl, #0
 8006932:	4604      	mov	r4, r0
 8006934:	460d      	mov	r5, r1
 8006936:	4622      	mov	r2, r4
 8006938:	462b      	mov	r3, r5
 800693a:	4620      	mov	r0, r4
 800693c:	4629      	mov	r1, r5
 800693e:	f7f9 fe07 	bl	8000550 <__aeabi_dmul>
 8006942:	4602      	mov	r2, r0
 8006944:	460b      	mov	r3, r1
 8006946:	4680      	mov	r8, r0
 8006948:	4689      	mov	r9, r1
 800694a:	f7f9 fe01 	bl	8000550 <__aeabi_dmul>
 800694e:	a374      	add	r3, pc, #464	; (adr r3, 8006b20 <atan+0x2b8>)
 8006950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006954:	4606      	mov	r6, r0
 8006956:	460f      	mov	r7, r1
 8006958:	f7f9 fdfa 	bl	8000550 <__aeabi_dmul>
 800695c:	a372      	add	r3, pc, #456	; (adr r3, 8006b28 <atan+0x2c0>)
 800695e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006962:	f7f9 fc3f 	bl	80001e4 <__adddf3>
 8006966:	4632      	mov	r2, r6
 8006968:	463b      	mov	r3, r7
 800696a:	f7f9 fdf1 	bl	8000550 <__aeabi_dmul>
 800696e:	a370      	add	r3, pc, #448	; (adr r3, 8006b30 <atan+0x2c8>)
 8006970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006974:	f7f9 fc36 	bl	80001e4 <__adddf3>
 8006978:	4632      	mov	r2, r6
 800697a:	463b      	mov	r3, r7
 800697c:	f7f9 fde8 	bl	8000550 <__aeabi_dmul>
 8006980:	a36d      	add	r3, pc, #436	; (adr r3, 8006b38 <atan+0x2d0>)
 8006982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006986:	f7f9 fc2d 	bl	80001e4 <__adddf3>
 800698a:	4632      	mov	r2, r6
 800698c:	463b      	mov	r3, r7
 800698e:	f7f9 fddf 	bl	8000550 <__aeabi_dmul>
 8006992:	a36b      	add	r3, pc, #428	; (adr r3, 8006b40 <atan+0x2d8>)
 8006994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006998:	f7f9 fc24 	bl	80001e4 <__adddf3>
 800699c:	4632      	mov	r2, r6
 800699e:	463b      	mov	r3, r7
 80069a0:	f7f9 fdd6 	bl	8000550 <__aeabi_dmul>
 80069a4:	a368      	add	r3, pc, #416	; (adr r3, 8006b48 <atan+0x2e0>)
 80069a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069aa:	f7f9 fc1b 	bl	80001e4 <__adddf3>
 80069ae:	4642      	mov	r2, r8
 80069b0:	464b      	mov	r3, r9
 80069b2:	f7f9 fdcd 	bl	8000550 <__aeabi_dmul>
 80069b6:	a366      	add	r3, pc, #408	; (adr r3, 8006b50 <atan+0x2e8>)
 80069b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069bc:	4680      	mov	r8, r0
 80069be:	4689      	mov	r9, r1
 80069c0:	4630      	mov	r0, r6
 80069c2:	4639      	mov	r1, r7
 80069c4:	f7f9 fdc4 	bl	8000550 <__aeabi_dmul>
 80069c8:	a363      	add	r3, pc, #396	; (adr r3, 8006b58 <atan+0x2f0>)
 80069ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ce:	f7f9 fc07 	bl	80001e0 <__aeabi_dsub>
 80069d2:	4632      	mov	r2, r6
 80069d4:	463b      	mov	r3, r7
 80069d6:	f7f9 fdbb 	bl	8000550 <__aeabi_dmul>
 80069da:	a361      	add	r3, pc, #388	; (adr r3, 8006b60 <atan+0x2f8>)
 80069dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e0:	f7f9 fbfe 	bl	80001e0 <__aeabi_dsub>
 80069e4:	4632      	mov	r2, r6
 80069e6:	463b      	mov	r3, r7
 80069e8:	f7f9 fdb2 	bl	8000550 <__aeabi_dmul>
 80069ec:	a35e      	add	r3, pc, #376	; (adr r3, 8006b68 <atan+0x300>)
 80069ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f2:	f7f9 fbf5 	bl	80001e0 <__aeabi_dsub>
 80069f6:	4632      	mov	r2, r6
 80069f8:	463b      	mov	r3, r7
 80069fa:	f7f9 fda9 	bl	8000550 <__aeabi_dmul>
 80069fe:	a35c      	add	r3, pc, #368	; (adr r3, 8006b70 <atan+0x308>)
 8006a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a04:	f7f9 fbec 	bl	80001e0 <__aeabi_dsub>
 8006a08:	4632      	mov	r2, r6
 8006a0a:	463b      	mov	r3, r7
 8006a0c:	f7f9 fda0 	bl	8000550 <__aeabi_dmul>
 8006a10:	4602      	mov	r2, r0
 8006a12:	460b      	mov	r3, r1
 8006a14:	4640      	mov	r0, r8
 8006a16:	4649      	mov	r1, r9
 8006a18:	f7f9 fbe4 	bl	80001e4 <__adddf3>
 8006a1c:	4622      	mov	r2, r4
 8006a1e:	462b      	mov	r3, r5
 8006a20:	f7f9 fd96 	bl	8000550 <__aeabi_dmul>
 8006a24:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006a28:	4602      	mov	r2, r0
 8006a2a:	460b      	mov	r3, r1
 8006a2c:	d14b      	bne.n	8006ac6 <atan+0x25e>
 8006a2e:	4620      	mov	r0, r4
 8006a30:	4629      	mov	r1, r5
 8006a32:	f7f9 fbd5 	bl	80001e0 <__aeabi_dsub>
 8006a36:	e72c      	b.n	8006892 <atan+0x2a>
 8006a38:	ee10 0a10 	vmov	r0, s0
 8006a3c:	4b53      	ldr	r3, [pc, #332]	; (8006b8c <atan+0x324>)
 8006a3e:	2200      	movs	r2, #0
 8006a40:	4629      	mov	r1, r5
 8006a42:	f7f9 fbcd 	bl	80001e0 <__aeabi_dsub>
 8006a46:	4b51      	ldr	r3, [pc, #324]	; (8006b8c <atan+0x324>)
 8006a48:	4606      	mov	r6, r0
 8006a4a:	460f      	mov	r7, r1
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	4620      	mov	r0, r4
 8006a50:	4629      	mov	r1, r5
 8006a52:	f7f9 fbc7 	bl	80001e4 <__adddf3>
 8006a56:	4602      	mov	r2, r0
 8006a58:	460b      	mov	r3, r1
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	4639      	mov	r1, r7
 8006a5e:	f7f9 fea1 	bl	80007a4 <__aeabi_ddiv>
 8006a62:	f04f 0a01 	mov.w	sl, #1
 8006a66:	4604      	mov	r4, r0
 8006a68:	460d      	mov	r5, r1
 8006a6a:	e764      	b.n	8006936 <atan+0xce>
 8006a6c:	4b49      	ldr	r3, [pc, #292]	; (8006b94 <atan+0x32c>)
 8006a6e:	429e      	cmp	r6, r3
 8006a70:	da1d      	bge.n	8006aae <atan+0x246>
 8006a72:	ee10 0a10 	vmov	r0, s0
 8006a76:	4b48      	ldr	r3, [pc, #288]	; (8006b98 <atan+0x330>)
 8006a78:	2200      	movs	r2, #0
 8006a7a:	4629      	mov	r1, r5
 8006a7c:	f7f9 fbb0 	bl	80001e0 <__aeabi_dsub>
 8006a80:	4b45      	ldr	r3, [pc, #276]	; (8006b98 <atan+0x330>)
 8006a82:	4606      	mov	r6, r0
 8006a84:	460f      	mov	r7, r1
 8006a86:	2200      	movs	r2, #0
 8006a88:	4620      	mov	r0, r4
 8006a8a:	4629      	mov	r1, r5
 8006a8c:	f7f9 fd60 	bl	8000550 <__aeabi_dmul>
 8006a90:	4b3e      	ldr	r3, [pc, #248]	; (8006b8c <atan+0x324>)
 8006a92:	2200      	movs	r2, #0
 8006a94:	f7f9 fba6 	bl	80001e4 <__adddf3>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	4630      	mov	r0, r6
 8006a9e:	4639      	mov	r1, r7
 8006aa0:	f7f9 fe80 	bl	80007a4 <__aeabi_ddiv>
 8006aa4:	f04f 0a02 	mov.w	sl, #2
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	460d      	mov	r5, r1
 8006aac:	e743      	b.n	8006936 <atan+0xce>
 8006aae:	462b      	mov	r3, r5
 8006ab0:	ee10 2a10 	vmov	r2, s0
 8006ab4:	4939      	ldr	r1, [pc, #228]	; (8006b9c <atan+0x334>)
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	f7f9 fe74 	bl	80007a4 <__aeabi_ddiv>
 8006abc:	f04f 0a03 	mov.w	sl, #3
 8006ac0:	4604      	mov	r4, r0
 8006ac2:	460d      	mov	r5, r1
 8006ac4:	e737      	b.n	8006936 <atan+0xce>
 8006ac6:	4b36      	ldr	r3, [pc, #216]	; (8006ba0 <atan+0x338>)
 8006ac8:	4e36      	ldr	r6, [pc, #216]	; (8006ba4 <atan+0x33c>)
 8006aca:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006ace:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8006ad2:	e9da 2300 	ldrd	r2, r3, [sl]
 8006ad6:	f7f9 fb83 	bl	80001e0 <__aeabi_dsub>
 8006ada:	4622      	mov	r2, r4
 8006adc:	462b      	mov	r3, r5
 8006ade:	f7f9 fb7f 	bl	80001e0 <__aeabi_dsub>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006aea:	f7f9 fb79 	bl	80001e0 <__aeabi_dsub>
 8006aee:	f1bb 0f00 	cmp.w	fp, #0
 8006af2:	4604      	mov	r4, r0
 8006af4:	460d      	mov	r5, r1
 8006af6:	f6bf aed6 	bge.w	80068a6 <atan+0x3e>
 8006afa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006afe:	461d      	mov	r5, r3
 8006b00:	e6d1      	b.n	80068a6 <atan+0x3e>
 8006b02:	a51d      	add	r5, pc, #116	; (adr r5, 8006b78 <atan+0x310>)
 8006b04:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006b08:	e6cd      	b.n	80068a6 <atan+0x3e>
 8006b0a:	bf00      	nop
 8006b0c:	f3af 8000 	nop.w
 8006b10:	54442d18 	.word	0x54442d18
 8006b14:	bff921fb 	.word	0xbff921fb
 8006b18:	8800759c 	.word	0x8800759c
 8006b1c:	7e37e43c 	.word	0x7e37e43c
 8006b20:	e322da11 	.word	0xe322da11
 8006b24:	3f90ad3a 	.word	0x3f90ad3a
 8006b28:	24760deb 	.word	0x24760deb
 8006b2c:	3fa97b4b 	.word	0x3fa97b4b
 8006b30:	a0d03d51 	.word	0xa0d03d51
 8006b34:	3fb10d66 	.word	0x3fb10d66
 8006b38:	c54c206e 	.word	0xc54c206e
 8006b3c:	3fb745cd 	.word	0x3fb745cd
 8006b40:	920083ff 	.word	0x920083ff
 8006b44:	3fc24924 	.word	0x3fc24924
 8006b48:	5555550d 	.word	0x5555550d
 8006b4c:	3fd55555 	.word	0x3fd55555
 8006b50:	2c6a6c2f 	.word	0x2c6a6c2f
 8006b54:	bfa2b444 	.word	0xbfa2b444
 8006b58:	52defd9a 	.word	0x52defd9a
 8006b5c:	3fadde2d 	.word	0x3fadde2d
 8006b60:	af749a6d 	.word	0xaf749a6d
 8006b64:	3fb3b0f2 	.word	0x3fb3b0f2
 8006b68:	fe231671 	.word	0xfe231671
 8006b6c:	3fbc71c6 	.word	0x3fbc71c6
 8006b70:	9998ebc4 	.word	0x9998ebc4
 8006b74:	3fc99999 	.word	0x3fc99999
 8006b78:	54442d18 	.word	0x54442d18
 8006b7c:	3ff921fb 	.word	0x3ff921fb
 8006b80:	440fffff 	.word	0x440fffff
 8006b84:	7ff00000 	.word	0x7ff00000
 8006b88:	3fdbffff 	.word	0x3fdbffff
 8006b8c:	3ff00000 	.word	0x3ff00000
 8006b90:	3ff2ffff 	.word	0x3ff2ffff
 8006b94:	40038000 	.word	0x40038000
 8006b98:	3ff80000 	.word	0x3ff80000
 8006b9c:	bff00000 	.word	0xbff00000
 8006ba0:	08006e78 	.word	0x08006e78
 8006ba4:	08006e58 	.word	0x08006e58

08006ba8 <fabs>:
 8006ba8:	ec51 0b10 	vmov	r0, r1, d0
 8006bac:	ee10 2a10 	vmov	r2, s0
 8006bb0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006bb4:	ec43 2b10 	vmov	d0, r2, r3
 8006bb8:	4770      	bx	lr
	...

08006bbc <lrintf>:
 8006bbc:	ee10 3a10 	vmov	r3, s0
 8006bc0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006bc4:	f1a2 007f 	sub.w	r0, r2, #127	; 0x7f
 8006bc8:	281e      	cmp	r0, #30
 8006bca:	b082      	sub	sp, #8
 8006bcc:	dc2e      	bgt.n	8006c2c <lrintf+0x70>
 8006bce:	1c41      	adds	r1, r0, #1
 8006bd0:	da02      	bge.n	8006bd8 <lrintf+0x1c>
 8006bd2:	2000      	movs	r0, #0
 8006bd4:	b002      	add	sp, #8
 8006bd6:	4770      	bx	lr
 8006bd8:	2816      	cmp	r0, #22
 8006bda:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8006bde:	dd09      	ble.n	8006bf4 <lrintf+0x38>
 8006be0:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8006be4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006be8:	3a96      	subs	r2, #150	; 0x96
 8006bea:	4090      	lsls	r0, r2
 8006bec:	2900      	cmp	r1, #0
 8006bee:	d0f1      	beq.n	8006bd4 <lrintf+0x18>
 8006bf0:	4240      	negs	r0, r0
 8006bf2:	e7ef      	b.n	8006bd4 <lrintf+0x18>
 8006bf4:	4b10      	ldr	r3, [pc, #64]	; (8006c38 <lrintf+0x7c>)
 8006bf6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006bfa:	ed93 7a00 	vldr	s14, [r3]
 8006bfe:	ee37 0a00 	vadd.f32	s0, s14, s0
 8006c02:	ed8d 0a01 	vstr	s0, [sp, #4]
 8006c06:	eddd 7a01 	vldr	s15, [sp, #4]
 8006c0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c0e:	ee17 3a90 	vmov	r3, s15
 8006c12:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8006c16:	d0dc      	beq.n	8006bd2 <lrintf+0x16>
 8006c18:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8006c1c:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8006c20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006c24:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8006c28:	40d8      	lsrs	r0, r3
 8006c2a:	e7df      	b.n	8006bec <lrintf+0x30>
 8006c2c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006c30:	ee17 0a90 	vmov	r0, s15
 8006c34:	e7ce      	b.n	8006bd4 <lrintf+0x18>
 8006c36:	bf00      	nop
 8006c38:	08006e98 	.word	0x08006e98

08006c3c <sqrt>:
 8006c3c:	b538      	push	{r3, r4, r5, lr}
 8006c3e:	ed2d 8b02 	vpush	{d8}
 8006c42:	ec55 4b10 	vmov	r4, r5, d0
 8006c46:	f000 f82d 	bl	8006ca4 <__ieee754_sqrt>
 8006c4a:	4b15      	ldr	r3, [pc, #84]	; (8006ca0 <sqrt+0x64>)
 8006c4c:	eeb0 8a40 	vmov.f32	s16, s0
 8006c50:	eef0 8a60 	vmov.f32	s17, s1
 8006c54:	f993 3000 	ldrsb.w	r3, [r3]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	d019      	beq.n	8006c90 <sqrt+0x54>
 8006c5c:	4622      	mov	r2, r4
 8006c5e:	462b      	mov	r3, r5
 8006c60:	4620      	mov	r0, r4
 8006c62:	4629      	mov	r1, r5
 8006c64:	f7f9 ff0e 	bl	8000a84 <__aeabi_dcmpun>
 8006c68:	b990      	cbnz	r0, 8006c90 <sqrt+0x54>
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	4620      	mov	r0, r4
 8006c70:	4629      	mov	r1, r5
 8006c72:	f7f9 fedf 	bl	8000a34 <__aeabi_dcmplt>
 8006c76:	b158      	cbz	r0, 8006c90 <sqrt+0x54>
 8006c78:	f000 f8c8 	bl	8006e0c <__errno>
 8006c7c:	2321      	movs	r3, #33	; 0x21
 8006c7e:	6003      	str	r3, [r0, #0]
 8006c80:	2200      	movs	r2, #0
 8006c82:	2300      	movs	r3, #0
 8006c84:	4610      	mov	r0, r2
 8006c86:	4619      	mov	r1, r3
 8006c88:	f7f9 fd8c 	bl	80007a4 <__aeabi_ddiv>
 8006c8c:	ec41 0b18 	vmov	d8, r0, r1
 8006c90:	eeb0 0a48 	vmov.f32	s0, s16
 8006c94:	eef0 0a68 	vmov.f32	s1, s17
 8006c98:	ecbd 8b02 	vpop	{d8}
 8006c9c:	bd38      	pop	{r3, r4, r5, pc}
 8006c9e:	bf00      	nop
 8006ca0:	20000070 	.word	0x20000070

08006ca4 <__ieee754_sqrt>:
 8006ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca8:	ec55 4b10 	vmov	r4, r5, d0
 8006cac:	4e56      	ldr	r6, [pc, #344]	; (8006e08 <__ieee754_sqrt+0x164>)
 8006cae:	43ae      	bics	r6, r5
 8006cb0:	ee10 0a10 	vmov	r0, s0
 8006cb4:	ee10 3a10 	vmov	r3, s0
 8006cb8:	4629      	mov	r1, r5
 8006cba:	462a      	mov	r2, r5
 8006cbc:	d110      	bne.n	8006ce0 <__ieee754_sqrt+0x3c>
 8006cbe:	ee10 2a10 	vmov	r2, s0
 8006cc2:	462b      	mov	r3, r5
 8006cc4:	f7f9 fc44 	bl	8000550 <__aeabi_dmul>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	460b      	mov	r3, r1
 8006ccc:	4620      	mov	r0, r4
 8006cce:	4629      	mov	r1, r5
 8006cd0:	f7f9 fa88 	bl	80001e4 <__adddf3>
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	460d      	mov	r5, r1
 8006cd8:	ec45 4b10 	vmov	d0, r4, r5
 8006cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ce0:	2d00      	cmp	r5, #0
 8006ce2:	dc10      	bgt.n	8006d06 <__ieee754_sqrt+0x62>
 8006ce4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006ce8:	4330      	orrs	r0, r6
 8006cea:	d0f5      	beq.n	8006cd8 <__ieee754_sqrt+0x34>
 8006cec:	b15d      	cbz	r5, 8006d06 <__ieee754_sqrt+0x62>
 8006cee:	ee10 2a10 	vmov	r2, s0
 8006cf2:	462b      	mov	r3, r5
 8006cf4:	ee10 0a10 	vmov	r0, s0
 8006cf8:	f7f9 fa72 	bl	80001e0 <__aeabi_dsub>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	460b      	mov	r3, r1
 8006d00:	f7f9 fd50 	bl	80007a4 <__aeabi_ddiv>
 8006d04:	e7e6      	b.n	8006cd4 <__ieee754_sqrt+0x30>
 8006d06:	1509      	asrs	r1, r1, #20
 8006d08:	d076      	beq.n	8006df8 <__ieee754_sqrt+0x154>
 8006d0a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006d0e:	07ce      	lsls	r6, r1, #31
 8006d10:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8006d14:	bf5e      	ittt	pl
 8006d16:	0fda      	lsrpl	r2, r3, #31
 8006d18:	005b      	lslpl	r3, r3, #1
 8006d1a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8006d1e:	0fda      	lsrs	r2, r3, #31
 8006d20:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8006d24:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8006d28:	2000      	movs	r0, #0
 8006d2a:	106d      	asrs	r5, r5, #1
 8006d2c:	005b      	lsls	r3, r3, #1
 8006d2e:	f04f 0e16 	mov.w	lr, #22
 8006d32:	4684      	mov	ip, r0
 8006d34:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006d38:	eb0c 0401 	add.w	r4, ip, r1
 8006d3c:	4294      	cmp	r4, r2
 8006d3e:	bfde      	ittt	le
 8006d40:	1b12      	suble	r2, r2, r4
 8006d42:	eb04 0c01 	addle.w	ip, r4, r1
 8006d46:	1840      	addle	r0, r0, r1
 8006d48:	0052      	lsls	r2, r2, #1
 8006d4a:	f1be 0e01 	subs.w	lr, lr, #1
 8006d4e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8006d52:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006d56:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006d5a:	d1ed      	bne.n	8006d38 <__ieee754_sqrt+0x94>
 8006d5c:	4671      	mov	r1, lr
 8006d5e:	2720      	movs	r7, #32
 8006d60:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8006d64:	4562      	cmp	r2, ip
 8006d66:	eb04 060e 	add.w	r6, r4, lr
 8006d6a:	dc02      	bgt.n	8006d72 <__ieee754_sqrt+0xce>
 8006d6c:	d113      	bne.n	8006d96 <__ieee754_sqrt+0xf2>
 8006d6e:	429e      	cmp	r6, r3
 8006d70:	d811      	bhi.n	8006d96 <__ieee754_sqrt+0xf2>
 8006d72:	2e00      	cmp	r6, #0
 8006d74:	eb06 0e04 	add.w	lr, r6, r4
 8006d78:	da43      	bge.n	8006e02 <__ieee754_sqrt+0x15e>
 8006d7a:	f1be 0f00 	cmp.w	lr, #0
 8006d7e:	db40      	blt.n	8006e02 <__ieee754_sqrt+0x15e>
 8006d80:	f10c 0801 	add.w	r8, ip, #1
 8006d84:	eba2 020c 	sub.w	r2, r2, ip
 8006d88:	429e      	cmp	r6, r3
 8006d8a:	bf88      	it	hi
 8006d8c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8006d90:	1b9b      	subs	r3, r3, r6
 8006d92:	4421      	add	r1, r4
 8006d94:	46c4      	mov	ip, r8
 8006d96:	0052      	lsls	r2, r2, #1
 8006d98:	3f01      	subs	r7, #1
 8006d9a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8006d9e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006da2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006da6:	d1dd      	bne.n	8006d64 <__ieee754_sqrt+0xc0>
 8006da8:	4313      	orrs	r3, r2
 8006daa:	d006      	beq.n	8006dba <__ieee754_sqrt+0x116>
 8006dac:	1c4c      	adds	r4, r1, #1
 8006dae:	bf13      	iteet	ne
 8006db0:	3101      	addne	r1, #1
 8006db2:	3001      	addeq	r0, #1
 8006db4:	4639      	moveq	r1, r7
 8006db6:	f021 0101 	bicne.w	r1, r1, #1
 8006dba:	1043      	asrs	r3, r0, #1
 8006dbc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006dc0:	0849      	lsrs	r1, r1, #1
 8006dc2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006dc6:	07c2      	lsls	r2, r0, #31
 8006dc8:	bf48      	it	mi
 8006dca:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8006dce:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	463d      	mov	r5, r7
 8006dd6:	e77f      	b.n	8006cd8 <__ieee754_sqrt+0x34>
 8006dd8:	0ada      	lsrs	r2, r3, #11
 8006dda:	3815      	subs	r0, #21
 8006ddc:	055b      	lsls	r3, r3, #21
 8006dde:	2a00      	cmp	r2, #0
 8006de0:	d0fa      	beq.n	8006dd8 <__ieee754_sqrt+0x134>
 8006de2:	02d7      	lsls	r7, r2, #11
 8006de4:	d50a      	bpl.n	8006dfc <__ieee754_sqrt+0x158>
 8006de6:	f1c1 0420 	rsb	r4, r1, #32
 8006dea:	fa23 f404 	lsr.w	r4, r3, r4
 8006dee:	1e4d      	subs	r5, r1, #1
 8006df0:	408b      	lsls	r3, r1
 8006df2:	4322      	orrs	r2, r4
 8006df4:	1b41      	subs	r1, r0, r5
 8006df6:	e788      	b.n	8006d0a <__ieee754_sqrt+0x66>
 8006df8:	4608      	mov	r0, r1
 8006dfa:	e7f0      	b.n	8006dde <__ieee754_sqrt+0x13a>
 8006dfc:	0052      	lsls	r2, r2, #1
 8006dfe:	3101      	adds	r1, #1
 8006e00:	e7ef      	b.n	8006de2 <__ieee754_sqrt+0x13e>
 8006e02:	46e0      	mov	r8, ip
 8006e04:	e7be      	b.n	8006d84 <__ieee754_sqrt+0xe0>
 8006e06:	bf00      	nop
 8006e08:	7ff00000 	.word	0x7ff00000

08006e0c <__errno>:
 8006e0c:	4b01      	ldr	r3, [pc, #4]	; (8006e14 <__errno+0x8>)
 8006e0e:	6818      	ldr	r0, [r3, #0]
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	2000000c 	.word	0x2000000c

08006e18 <_init>:
 8006e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e1a:	bf00      	nop
 8006e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e1e:	bc08      	pop	{r3}
 8006e20:	469e      	mov	lr, r3
 8006e22:	4770      	bx	lr

08006e24 <_fini>:
 8006e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e26:	bf00      	nop
 8006e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e2a:	bc08      	pop	{r3}
 8006e2c:	469e      	mov	lr, r3
 8006e2e:	4770      	bx	lr
