{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543336418296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543336418297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:33:38 2018 " "Processing started: Tue Nov 27 11:33:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543336418297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543336418297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543336418297 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543336419048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomsegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomsegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomSegmento-random_arq " "Found design unit 1: randomSegmento-random_arq" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419789 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomSegmento " "Found entity 1: randomSegmento" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mostrar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mostrar-Behavioral " "Found design unit 1: mostrar-Behavioral" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mostrar.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419791 ""} { "Info" "ISGN_ENTITY_NAME" "1 mostrar " "Found entity 1: mostrar" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mostrar.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UC_arc " "Found design unit 1: UC-UC_arc" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419798 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sietes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteS-sieteS_arq " "Found design unit 1: sieteS-sieteS_arq" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419805 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteS " "Found entity 1: sieteS" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registefile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registefile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registefile-registefile_arc " "Found design unit 1: registefile-registefile_arc" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/registefile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419807 ""} { "Info" "ISGN_ENTITY_NAME" "1 registefile " "Found entity 1: registefile" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/registefile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-Registro_arc " "Found design unit 1: Registro-Registro_arc" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Registro.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419814 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Registro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-Mux14_arc " "Found design unit 1: Mux14-Mux14_arc" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419819 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-Mux12_arc " "Found design unit 1: Mux12-Mux12_arc" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style memoriaram.vhd(21) " "Unrecognized synthesis attribute \"ram_style\" at memoriaram.vhd(21)" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/memoriaram.vhd" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336419830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-mem_arc " "Found design unit 1: memoriaram-mem_arc" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/memoriaram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419830 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaram " "Found entity 1: memoriaram" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/memoriaram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-mem_arc " "Found design unit 1: memoria-mem_arc" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419834 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arc " "Found design unit 1: IR-IR_arc" {  } { { "IR.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/IR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419841 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/IR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arq " "Found design unit 1: ALU-ALU_arq" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419847 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-Principal_arch " "Found design unit 1: principal-Principal_arch" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419853 ""} { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-PCounter_arc " "Found design unit 1: PCounter-PCounter_arc" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/PCounter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419860 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/PCounter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-sumPC_arc " "Found design unit 1: sumPC-sumPC_arc" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sumPC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419865 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sumPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSS-MuxSS_arc " "Found design unit 1: MuxSS-MuxSS_arc" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419870 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSS " "Found entity 1: MuxSS" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfrecl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfrecl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFrec-divFrec_arc " "Found design unit 1: divFrec-divFrec_arc" {  } { { "divFrecl.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/divFrecl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419876 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFrec " "Found entity 1: divFrec" {  } { { "divFrecl.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/divFrecl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336419876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336419876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543336420292 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nclk Principal.vhd(16) " "VHDL Signal Declaration warning at Principal.vhd(16): used implicit default value for signal \"nclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543336420308 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "muldatos Principal.vhd(221) " "VHDL Signal Declaration warning at Principal.vhd(221): used explicit default value for signal \"muldatos\" because signal was never assigned a value" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 221 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543336420308 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DatosRF Principal.vhd(227) " "Verilog HDL or VHDL warning at Principal.vhd(227): object \"DatosRF\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543336420308 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFrec divFrec:newclock " "Elaborating entity \"divFrec\" for hierarchy \"divFrec:newclock\"" {  } { { "Principal.vhd" "newclock" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoriaIns " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoriaIns\"" {  } { { "Principal.vhd" "memoriaIns" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:irP " "Elaborating entity \"IR\" for hierarchy \"IR:irP\"" {  } { { "Principal.vhd" "irP" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registefile registefile:RegisterF " "Elaborating entity \"registefile\" for hierarchy \"registefile:RegisterF\"" {  } { { "Principal.vhd" "RegisterF" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420323 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR1 registefile.vhd(44) " "VHDL Process Statement warning at registefile.vhd(44): signal \"addrR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/registefile.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420325 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR2 registefile.vhd(45) " "VHDL Process Statement warning at registefile.vhd(45): signal \"addrR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/registefile.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420325 "|Principal|registefile:RegisterF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:RegistroA " "Elaborating entity \"Registro\" for hierarchy \"Registro:RegistroA\"" {  } { { "Principal.vhd" "RegistroA" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux14 Mux14:MuxA " "Elaborating entity \"Mux14\" for hierarchy \"Mux14:MuxA\"" {  } { { "Principal.vhd" "MuxA" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420333 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux14.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420336 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux14.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420336 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux14.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420336 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux14.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420336 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux14.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420336 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux14.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420336 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux14.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420336 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux14.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420337 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux14.vhd(32) " "Inferred latch for \"Output\[8\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420337 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux14.vhd(32) " "Inferred latch for \"Output\[9\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420337 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux14.vhd(32) " "Inferred latch for \"Output\[10\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420337 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux14.vhd(32) " "Inferred latch for \"Output\[11\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420337 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Mux14.vhd(32) " "Inferred latch for \"Output\[12\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420337 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Mux14.vhd(32) " "Inferred latch for \"Output\[13\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420337 "|Principal|Mux14:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Principal.vhd" "ALU1" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420340 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[0\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420342 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[1\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420342 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[2\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420342 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[3\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420342 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[4\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420342 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[5\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420342 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[6\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420342 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[7\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420343 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[8\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420343 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[9\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420343 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[10\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420343 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[11\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420343 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[12\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420343 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[13\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420343 "|Principal|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaram memoriaram:MemDatos " "Elaborating entity \"memoriaram\" for hierarchy \"memoriaram:MemDatos\"" {  } { { "Principal.vhd" "MemDatos" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux12 Mux12:MuxPC " "Elaborating entity \"Mux12\" for hierarchy \"Mux12:MuxPC\"" {  } { { "Principal.vhd" "MuxPC" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420354 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux12.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420356 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux12.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420357 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux12.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420357 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux12.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420357 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux12.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420357 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux12.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420357 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux12.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420357 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux12.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420357 "|Principal|Mux12:MuxPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCounter PCounter:PC " "Elaborating entity \"PCounter\" for hierarchy \"PCounter:PC\"" {  } { { "Principal.vhd" "PC" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:PCsum " "Elaborating entity \"sumPC\" for hierarchy \"sumPC:PCsum\"" {  } { { "Principal.vhd" "PCsum" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UnidadControl " "Elaborating entity \"UC\" for hierarchy \"UC:UnidadControl\"" {  } { { "Principal.vhd" "UnidadControl" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420368 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(273) " "VHDL Process Statement warning at UC.vhd(273): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420370 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(381) " "VHDL Process Statement warning at UC.vhd(381): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420370 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(403) " "VHDL Process Statement warning at UC.vhd(403): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420370 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(406) " "VHDL Process Statement warning at UC.vhd(406): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420370 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(409) " "VHDL Process Statement warning at UC.vhd(409): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420370 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(412) " "VHDL Process Statement warning at UC.vhd(412): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420370 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(415) " "VHDL Process Statement warning at UC.vhd(415): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420370 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(418) " "VHDL Process Statement warning at UC.vhd(418): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420370 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(421) " "VHDL Process Statement warning at UC.vhd(421): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420371 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(424) " "VHDL Process Statement warning at UC.vhd(424): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420371 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(427) " "VHDL Process Statement warning at UC.vhd(427): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420372 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(430) " "VHDL Process Statement warning at UC.vhd(430): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420372 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(433) " "VHDL Process Statement warning at UC.vhd(433): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420372 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(436) " "VHDL Process Statement warning at UC.vhd(436): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420372 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(439) " "VHDL Process Statement warning at UC.vhd(439): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420372 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(462) " "VHDL Process Statement warning at UC.vhd(462): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/UC.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420372 "|Principal|UC:UnidadControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrar mostrar:mostrarNum " "Elaborating entity \"mostrar\" for hierarchy \"mostrar:mostrarNum\"" {  } { { "Principal.vhd" "mostrarNum" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420373 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vector_tmp mostrar.vhd(26) " "VHDL Process Statement warning at mostrar.vhd(26): signal \"vector_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mostrar.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420377 "|Principal|mostrar:mostrarNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomSegmento randomSegmento:ranSeg " "Elaborating entity \"randomSegmento\" for hierarchy \"randomSegmento:ranSeg\"" {  } { { "Principal.vhd" "ranSeg" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420380 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i1 randomSegmento.vhd(50) " "VHDL Process Statement warning at randomSegmento.vhd(50): signal \"count_i1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420382 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i2 randomSegmento.vhd(54) " "VHDL Process Statement warning at randomSegmento.vhd(54): signal \"count_i2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420382 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i3 randomSegmento.vhd(59) " "VHDL Process Statement warning at randomSegmento.vhd(59): signal \"count_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420382 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 randomSegmento.vhd(64) " "VHDL Process Statement warning at randomSegmento.vhd(64): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420382 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 randomSegmento.vhd(75) " "VHDL Process Statement warning at randomSegmento.vhd(75): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420382 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 randomSegmento.vhd(86) " "VHDL Process Statement warning at randomSegmento.vhd(86): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420382 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmento1 randomSegmento.vhd(97) " "VHDL Process Statement warning at randomSegmento.vhd(97): signal \"segmento1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420383 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmento2 randomSegmento.vhd(98) " "VHDL Process Statement warning at randomSegmento.vhd(98): signal \"segmento2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420383 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Segmento3 randomSegmento.vhd(99) " "VHDL Process Statement warning at randomSegmento.vhd(99): signal \"Segmento3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420383 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(102) " "VHDL Process Statement warning at randomSegmento.vhd(102): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420383 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(102) " "VHDL Process Statement warning at randomSegmento.vhd(102): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420383 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(102) " "VHDL Process Statement warning at randomSegmento.vhd(102): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420383 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(103) " "VHDL Process Statement warning at randomSegmento.vhd(103): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420383 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(103) " "VHDL Process Statement warning at randomSegmento.vhd(103): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420383 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(103) " "VHDL Process Statement warning at randomSegmento.vhd(103): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420384 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(104) " "VHDL Process Statement warning at randomSegmento.vhd(104): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420384 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(104) " "VHDL Process Statement warning at randomSegmento.vhd(104): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420384 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(104) " "VHDL Process Statement warning at randomSegmento.vhd(104): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420385 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(105) " "VHDL Process Statement warning at randomSegmento.vhd(105): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420385 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(105) " "VHDL Process Statement warning at randomSegmento.vhd(105): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420385 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(105) " "VHDL Process Statement warning at randomSegmento.vhd(105): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420385 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(106) " "VHDL Process Statement warning at randomSegmento.vhd(106): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420385 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(106) " "VHDL Process Statement warning at randomSegmento.vhd(106): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420385 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(106) " "VHDL Process Statement warning at randomSegmento.vhd(106): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420385 "|Principal|randomSegmento:ranSeg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteS sieteS:apuestaOIngreso " "Elaborating entity \"sieteS\" for hierarchy \"sieteS:apuestaOIngreso\"" {  } { { "Principal.vhd" "apuestaOIngreso" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420386 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches0 sieteS.vhd(31) " "VHDL Process Statement warning at sieteS.vhd(31): signal \"switches0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420392 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches1 sieteS.vhd(44) " "VHDL Process Statement warning at sieteS.vhd(44): signal \"switches1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420392 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches2 sieteS.vhd(57) " "VHDL Process Statement warning at sieteS.vhd(57): signal \"switches2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420392 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot sieteS.vhd(143) " "VHDL Process Statement warning at sieteS.vhd(143): signal \"bot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543336420392 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS0 sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"iSS0\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543336420392 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS1 sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"iSS1\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS2 sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"iSS2\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] sieteS.vhd(25) " "Inferred latch for \"Output\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] sieteS.vhd(25) " "Inferred latch for \"Output\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] sieteS.vhd(25) " "Inferred latch for \"Output\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] sieteS.vhd(25) " "Inferred latch for \"Output\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] sieteS.vhd(25) " "Inferred latch for \"Output\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] sieteS.vhd(25) " "Inferred latch for \"Output\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] sieteS.vhd(25) " "Inferred latch for \"Output\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] sieteS.vhd(25) " "Inferred latch for \"Output\[7\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] sieteS.vhd(25) " "Inferred latch for \"Output\[8\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] sieteS.vhd(25) " "Inferred latch for \"Output\[9\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] sieteS.vhd(25) " "Inferred latch for \"Output\[10\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] sieteS.vhd(25) " "Inferred latch for \"Output\[11\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] sieteS.vhd(25) " "Inferred latch for \"Output\[12\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] sieteS.vhd(25) " "Inferred latch for \"Output\[13\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[0\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420393 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[1\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[2\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[3\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[4\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[5\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[6\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[0\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[1\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[2\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[3\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[4\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[5\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[6\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[0\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[1\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420394 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[2\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420395 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[3\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420395 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[4\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420395 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[5\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420395 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[6\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420395 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSS MuxSS:MuxSevenSeg " "Elaborating entity \"MuxSS\" for hierarchy \"MuxSS:MuxSevenSeg\"" {  } { { "Principal.vhd" "MuxSevenSeg" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336420397 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[0\] MuxSS.vhd(39) " "Inferred latch for \"S3\[0\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420401 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[1\] MuxSS.vhd(39) " "Inferred latch for \"S3\[1\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420401 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[2\] MuxSS.vhd(39) " "Inferred latch for \"S3\[2\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420401 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[3\] MuxSS.vhd(39) " "Inferred latch for \"S3\[3\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[4\] MuxSS.vhd(39) " "Inferred latch for \"S3\[4\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[5\] MuxSS.vhd(39) " "Inferred latch for \"S3\[5\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[6\] MuxSS.vhd(39) " "Inferred latch for \"S3\[6\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[0\] MuxSS.vhd(35) " "Inferred latch for \"S2\[0\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[1\] MuxSS.vhd(35) " "Inferred latch for \"S2\[1\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[2\] MuxSS.vhd(35) " "Inferred latch for \"S2\[2\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[3\] MuxSS.vhd(35) " "Inferred latch for \"S2\[3\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[4\] MuxSS.vhd(35) " "Inferred latch for \"S2\[4\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[5\] MuxSS.vhd(35) " "Inferred latch for \"S2\[5\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[6\] MuxSS.vhd(35) " "Inferred latch for \"S2\[6\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] MuxSS.vhd(31) " "Inferred latch for \"S1\[0\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] MuxSS.vhd(31) " "Inferred latch for \"S1\[1\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] MuxSS.vhd(31) " "Inferred latch for \"S1\[2\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] MuxSS.vhd(31) " "Inferred latch for \"S1\[3\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] MuxSS.vhd(31) " "Inferred latch for \"S1\[4\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] MuxSS.vhd(31) " "Inferred latch for \"S1\[5\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] MuxSS.vhd(31) " "Inferred latch for \"S1\[6\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[0\] MuxSS.vhd(27) " "Inferred latch for \"S0\[0\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420402 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[1\] MuxSS.vhd(27) " "Inferred latch for \"S0\[1\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420403 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[2\] MuxSS.vhd(27) " "Inferred latch for \"S0\[2\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420403 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[3\] MuxSS.vhd(27) " "Inferred latch for \"S0\[3\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420403 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[4\] MuxSS.vhd(27) " "Inferred latch for \"S0\[4\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420403 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[5\] MuxSS.vhd(27) " "Inferred latch for \"S0\[5\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420403 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[6\] MuxSS.vhd(27) " "Inferred latch for \"S0\[6\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543336420403 "|Principal|MuxSS:MuxSevenSeg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[0\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[1\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[2\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[3\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420659 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[4\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420659 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "mem.mif " "Width of data items in \"mem.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mem.mif" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mem.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1543336420697 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "123 128 0 1 1 " "123 out of 128 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 127 " "Addresses ranging from 5 to 127 are not initialized" {  } { { "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mem.mif" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1543336420697 ""}  } { { "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mem.mif" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1543336420697 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 128 D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mem.mif " "Memory depth (32) in the design file differs from memory depth (128) in the Memory Initialization File \"D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/mem.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1543336420708 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memoriaram:MemDatos\|my_ram_rtl_0 " "Inferred RAM node \"memoriaram:MemDatos\|my_ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1543336420708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543336420765 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoriaram:MemDatos\|my_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoriaram:MemDatos\|my_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE mem.mif " "Parameter INIT_FILE set to mem.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registefile:RegisterF\|registef_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"registefile:RegisterF\|registef_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Principal.ram0_registefile_c7691833.hdl.mif " "Parameter INIT_FILE set to db/Principal.ram0_registefile_c7691833.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registefile:RegisterF\|registef_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"registefile:RegisterF\|registef_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Principal.ram0_registefile_c7691833.hdl.mif " "Parameter INIT_FILE set to db/Principal.ram0_registefile_c7691833.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543336420924 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1543336420924 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543336420924 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "randomSegmento:ranSeg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"randomSegmento:ranSeg\|Mod0\"" {  } { { "randomSegmento.vhd" "Mod0" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336420928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "randomSegmento:ranSeg\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"randomSegmento:ranSeg\|Mod1\"" {  } { { "randomSegmento.vhd" "Mod1" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336420928 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "randomSegmento:ranSeg\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"randomSegmento:ranSeg\|Mult0\"" {  } { { "randomSegmento.vhd" "Mult0" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336420928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "randomSegmento:ranSeg\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"randomSegmento:ranSeg\|Mod2\"" {  } { { "randomSegmento.vhd" "Mod2" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336420928 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543336420928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0 " "Elaborated megafunction instantiation \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336421058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0 " "Instantiated megafunction \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE mem.mif " "Parameter \"INIT_FILE\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421059 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543336421059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336421131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336421131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registefile:RegisterF\|altsyncram:registef_rtl_0 " "Elaborated megafunction instantiation \"registefile:RegisterF\|altsyncram:registef_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registefile:RegisterF\|altsyncram:registef_rtl_0 " "Instantiated megafunction \"registefile:RegisterF\|altsyncram:registef_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Principal.ram0_registefile_c7691833.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Principal.ram0_registefile_c7691833.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421171 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543336421171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_48l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_48l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_48l1 " "Found entity 1: altsyncram_48l1" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336421254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336421254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registefile:RegisterF\|altsyncram:registef_rtl_1 " "Elaborated megafunction instantiation \"registefile:RegisterF\|altsyncram:registef_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336421288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registefile:RegisterF\|altsyncram:registef_rtl_1 " "Instantiated megafunction \"registefile:RegisterF\|altsyncram:registef_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Principal.ram0_registefile_c7691833.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Principal.ram0_registefile_c7691833.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421289 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543336421289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "randomSegmento:ranSeg\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_divide:Mod0\"" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336421340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "randomSegmento:ranSeg\|lpm_divide:Mod0 " "Instantiated megafunction \"randomSegmento:ranSeg\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421340 ""}  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543336421340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s7m " "Found entity 1: lpm_divide_s7m" {  } { { "db/lpm_divide_s7m.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/lpm_divide_s7m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336421414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336421414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336421447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336421447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336421609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336421609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336421729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336421729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543336421812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543336421812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "randomSegmento:ranSeg\|lpm_mult:Mult0 " "Instantiated megafunction \"randomSegmento:ranSeg\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421898 ""}  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543336421898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 56 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336421980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 56 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336422013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "randomSegmento:ranSeg\|lpm_mult:Mult0\|altshift:external_latency_ffs randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "randomSegmento.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/randomSegmento.vhd" 56 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543336422044 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a5 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a6 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a7 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a8 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a9 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a10 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a11 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a12 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a13 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a0 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a1 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a2 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a3 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a4 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a5 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a6 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a7 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a8 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a9 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a10 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a11 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a12 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a13 " "Synthesized away node \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\|altsyncram_ekj1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_ekj1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|memoriaram:MemDatos|altsyncram:my_ram_rtl_0|altsyncram_ekj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a0 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a1 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a2 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a3 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a4 " "Synthesized away node \"registefile:RegisterF\|altsyncram:registef_rtl_1\|altsyncram_48l1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_48l1.tdf" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/db/altsyncram_48l1.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336422214 "|Principal|registefile:RegisterF|altsyncram:registef_rtl_1|altsyncram_48l1:auto_generated|ram_block1a4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1543336422214 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1543336422214 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nclk GND " "Pin \"nclk\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|nclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[1\] VCC " "Pin \"SS0\[1\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[2\] VCC " "Pin \"SS0\[2\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[4\] VCC " "Pin \"SS0\[4\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[5\] VCC " "Pin \"SS0\[5\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS1\[1\] VCC " "Pin \"SS1\[1\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS1\[2\] VCC " "Pin \"SS1\[2\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS1\[4\] VCC " "Pin \"SS1\[4\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS1\[5\] VCC " "Pin \"SS1\[5\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS2\[1\] VCC " "Pin \"SS2\[1\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS2\[2\] VCC " "Pin \"SS2\[2\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS2\[4\] VCC " "Pin \"SS2\[4\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS2\[5\] VCC " "Pin \"SS2\[5\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[0\] VCC " "Pin \"SS3\[0\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[1\] VCC " "Pin \"SS3\[1\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[2\] VCC " "Pin \"SS3\[2\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[3\] VCC " "Pin \"SS3\[3\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[4\] VCC " "Pin \"SS3\[4\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[5\] VCC " "Pin \"SS3\[5\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[6\] VCC " "Pin \"SS3\[6\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|SS3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "printIns\[18\] VCC " "Pin \"printIns\[18\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|printIns[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "printIns\[19\] VCC " "Pin \"printIns\[19\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|printIns[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "printIns\[20\] VCC " "Pin \"printIns\[20\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|printIns[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "printIns\[23\] GND " "Pin \"printIns\[23\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|printIns[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "printIns\[24\] VCC " "Pin \"printIns\[24\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|printIns[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "printIns\[25\] VCC " "Pin \"printIns\[25\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|printIns[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "printIO\[1\] GND " "Pin \"printIO\[1\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543336422758 "|Principal|printIO[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543336422758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543336422970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543336423483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResetButton " "No output dependent on input pin \"ResetButton\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|ResetButton"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches0\[1\] " "No output dependent on input pin \"switches0\[1\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches0\[2\] " "No output dependent on input pin \"switches0\[2\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches0\[3\] " "No output dependent on input pin \"switches0\[3\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches0\[0\] " "No output dependent on input pin \"switches0\[0\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches1\[1\] " "No output dependent on input pin \"switches1\[1\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches1\[2\] " "No output dependent on input pin \"switches1\[2\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches1\[3\] " "No output dependent on input pin \"switches1\[3\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches1\[0\] " "No output dependent on input pin \"switches1\[0\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches2\[0\] " "No output dependent on input pin \"switches2\[0\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches2\[1\] " "No output dependent on input pin \"switches2\[1\]\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/Proyecto/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV10/Principal.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543336423607 "|Principal|switches2[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543336423607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543336423610 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543336423610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543336423610 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543336423610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543336423610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543336423657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:33:43 2018 " "Processing ended: Tue Nov 27 11:33:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543336423657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543336423657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543336423657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543336423657 ""}
