#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561b92b0ff30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561b92b13ff0 .scope module, "tb_dma_store2" "tb_dma_store2" 3 2;
 .timescale -9 -12;
P_0x561b92b11bd0 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
v0x561b92b83950_0 .net "axi_araddr", 39 0, L_0x561b92b86670;  1 drivers
v0x561b92b83a30_0 .net "axi_arlen", 7 0, L_0x561b92b867a0;  1 drivers
v0x561b92b83b00_0 .var "axi_arready", 0 0;
v0x561b92b83c00_0 .net "axi_arvalid", 0 0, L_0x561b92b86860;  1 drivers
v0x561b92b83cd0_0 .net "axi_awaddr", 39 0, L_0x561b92b86100;  1 drivers
v0x561b92b83d70_0 .net "axi_awlen", 7 0, L_0x561b92b86200;  1 drivers
v0x561b92b83e40_0 .var "axi_awready", 0 0;
v0x561b92b83f10_0 .net "axi_awvalid", 0 0, L_0x561b92b862c0;  1 drivers
L_0x7ef814324060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b92b83fe0_0 .net "axi_bready", 0 0, L_0x7ef814324060;  1 drivers
v0x561b92b840b0_0 .var "axi_bresp", 1 0;
v0x561b92b84180_0 .var "axi_bvalid", 0 0;
v0x561b92b84250_0 .var "axi_rdata", 255 0;
v0x561b92b84320_0 .var "axi_rlast", 0 0;
v0x561b92b843f0_0 .net "axi_rready", 0 0, L_0x561b92b86730;  1 drivers
v0x561b92b844c0_0 .var "axi_rvalid", 0 0;
v0x561b92b84590_0 .net "axi_wdata", 255 0, L_0x561b92b863d0;  1 drivers
v0x561b92b84660_0 .net "axi_wlast", 0 0, L_0x561b92b86490;  1 drivers
v0x561b92b84730_0 .var "axi_wready", 0 0;
v0x561b92b84800_0 .net "axi_wvalid", 0 0, L_0x561b92b865b0;  1 drivers
v0x561b92b848d0_0 .var "captured_awaddr", 39 0;
v0x561b92b84970_0 .var "clk", 0 0;
v0x561b92b84a40_0 .var "cmd", 127 0;
v0x561b92b84b10_0 .net "cmd_done", 0 0, L_0x561b92b5de40;  1 drivers
v0x561b92b84be0_0 .net "cmd_ready", 0 0, L_0x561b92b85cf0;  1 drivers
v0x561b92b84cb0_0 .var "cmd_valid", 0 0;
v0x561b92b84d80 .array "ext_mem", 63 0, 255 0;
v0x561b92b84e20_0 .var/i "i", 31 0;
v0x561b92b84ec0_0 .var "rst_n", 0 0;
v0x561b92b84f90_0 .net "sram_addr", 19 0, L_0x561b92b5f1b0;  1 drivers
v0x561b92b85060 .array "sram_mem", 63 0, 255 0;
v0x561b92b85100_0 .var "sram_rdata", 255 0;
v0x561b92b851d0_0 .net "sram_re", 0 0, L_0x561b92b86040;  1 drivers
v0x561b92b852a0_0 .var "sram_ready", 0 0;
v0x561b92b85370_0 .net "sram_wdata", 255 0, L_0x561b92b85e90;  1 drivers
v0x561b92b85440_0 .net "sram_we", 0 0, L_0x561b92b85f50;  1 drivers
E_0x561b92b17550 .event posedge, v0x561b92b81bf0_0;
S_0x561b92b143d0 .scope module, "dut" "dma_engine" 3 32, 4 16 0, S_0x561b92b13ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x561b92adc490 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000100000000>;
P_0x561b92adc4d0 .param/l "DMA_COPY" 1 4 103, C4<00000011>;
P_0x561b92adc510 .param/l "DMA_LOAD" 1 4 101, C4<00000001>;
P_0x561b92adc550 .param/l "DMA_STORE" 1 4 102, C4<00000010>;
P_0x561b92adc590 .param/l "EXT_ADDR_W" 0 4 17, +C4<00000000000000000000000000101000>;
P_0x561b92adc5d0 .param/l "INT_ADDR_W" 0 4 18, +C4<00000000000000000000000000010100>;
P_0x561b92adc610 .param/l "MAX_BURST" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x561b92adc650 .param/l "S_DECODE" 1 4 110, C4<0001>;
P_0x561b92adc690 .param/l "S_DONE" 1 4 119, C4<1010>;
P_0x561b92adc6d0 .param/l "S_IDLE" 1 4 109, C4<0000>;
P_0x561b92adc710 .param/l "S_LOAD_ADDR" 1 4 111, C4<0010>;
P_0x561b92adc750 .param/l "S_LOAD_DATA" 1 4 112, C4<0011>;
P_0x561b92adc790 .param/l "S_LOAD_WRITE" 1 4 113, C4<0100>;
P_0x561b92adc7d0 .param/l "S_NEXT_ROW" 1 4 118, C4<1001>;
P_0x561b92adc810 .param/l "S_STORE_ADDR" 1 4 115, C4<0110>;
P_0x561b92adc850 .param/l "S_STORE_DATA" 1 4 116, C4<0111>;
P_0x561b92adc890 .param/l "S_STORE_READ" 1 4 114, C4<0101>;
P_0x561b92adc8d0 .param/l "S_STORE_RESP" 1 4 117, C4<1000>;
L_0x561b92b5de40 .functor BUFZ 1, v0x561b92b823f0_0, C4<0>, C4<0>, C4<0>;
L_0x561b92b5f1b0 .functor BUFZ 20, v0x561b92b82b90_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x561b92b85e90 .functor BUFZ 256, v0x561b92b83070_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x561b92b85f50 .functor BUFZ 1, v0x561b92b83210_0, C4<0>, C4<0>, C4<0>;
L_0x561b92b86040 .functor BUFZ 1, v0x561b92b82e10_0, C4<0>, C4<0>, C4<0>;
L_0x561b92b86100 .functor BUFZ 40, v0x561b92b807d0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x561b92b86200 .functor BUFZ 8, v0x561b92b80990_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b92b862c0 .functor BUFZ 1, v0x561b92b80bf0_0, C4<0>, C4<0>, C4<0>;
L_0x561b92b863d0 .functor BUFZ 256, v0x561b92b813d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x561b92b86490 .functor BUFZ 1, v0x561b92b81570_0, C4<0>, C4<0>, C4<0>;
L_0x561b92b865b0 .functor BUFZ 1, v0x561b92b817b0_0, C4<0>, C4<0>, C4<0>;
L_0x561b92b86670 .functor BUFZ 40, v0x561b92b801b0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x561b92b867a0 .functor BUFZ 8, v0x561b92b80380_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b92b86860 .functor BUFZ 1, v0x561b92b80630_0, C4<0>, C4<0>, C4<0>;
L_0x561b92b86730 .functor BUFZ 1, v0x561b92b81170_0, C4<0>, C4<0>, C4<0>;
L_0x7ef814324018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561b92b5df60_0 .net/2u *"_ivl_18", 3 0, L_0x7ef814324018;  1 drivers
v0x561b92b5f310_0 .net "axi_araddr", 39 0, L_0x561b92b86670;  alias, 1 drivers
v0x561b92b801b0_0 .var "axi_araddr_reg", 39 0;
v0x561b92b802a0_0 .net "axi_arlen", 7 0, L_0x561b92b867a0;  alias, 1 drivers
v0x561b92b80380_0 .var "axi_arlen_reg", 7 0;
v0x561b92b804b0_0 .net "axi_arready", 0 0, v0x561b92b83b00_0;  1 drivers
v0x561b92b80570_0 .net "axi_arvalid", 0 0, L_0x561b92b86860;  alias, 1 drivers
v0x561b92b80630_0 .var "axi_arvalid_reg", 0 0;
v0x561b92b806f0_0 .net "axi_awaddr", 39 0, L_0x561b92b86100;  alias, 1 drivers
v0x561b92b807d0_0 .var "axi_awaddr_reg", 39 0;
v0x561b92b808b0_0 .net "axi_awlen", 7 0, L_0x561b92b86200;  alias, 1 drivers
v0x561b92b80990_0 .var "axi_awlen_reg", 7 0;
v0x561b92b80a70_0 .net "axi_awready", 0 0, v0x561b92b83e40_0;  1 drivers
v0x561b92b80b30_0 .net "axi_awvalid", 0 0, L_0x561b92b862c0;  alias, 1 drivers
v0x561b92b80bf0_0 .var "axi_awvalid_reg", 0 0;
v0x561b92b80cb0_0 .net "axi_bready", 0 0, L_0x7ef814324060;  alias, 1 drivers
v0x561b92b80d70_0 .net "axi_bresp", 1 0, v0x561b92b840b0_0;  1 drivers
v0x561b92b80e50_0 .net "axi_bvalid", 0 0, v0x561b92b84180_0;  1 drivers
v0x561b92b80f10_0 .net "axi_rdata", 255 0, v0x561b92b84250_0;  1 drivers
v0x561b92b80ff0_0 .net "axi_rlast", 0 0, v0x561b92b84320_0;  1 drivers
v0x561b92b810b0_0 .net "axi_rready", 0 0, L_0x561b92b86730;  alias, 1 drivers
v0x561b92b81170_0 .var "axi_rready_reg", 0 0;
v0x561b92b81230_0 .net "axi_rvalid", 0 0, v0x561b92b844c0_0;  1 drivers
v0x561b92b812f0_0 .net "axi_wdata", 255 0, L_0x561b92b863d0;  alias, 1 drivers
v0x561b92b813d0_0 .var "axi_wdata_reg", 255 0;
v0x561b92b814b0_0 .net "axi_wlast", 0 0, L_0x561b92b86490;  alias, 1 drivers
v0x561b92b81570_0 .var "axi_wlast_reg", 0 0;
v0x561b92b81630_0 .net "axi_wready", 0 0, v0x561b92b84730_0;  1 drivers
v0x561b92b816f0_0 .net "axi_wvalid", 0 0, L_0x561b92b865b0;  alias, 1 drivers
v0x561b92b817b0_0 .var "axi_wvalid_reg", 0 0;
v0x561b92b81870_0 .var "burst_count", 7 0;
v0x561b92b81950_0 .var "burst_len", 7 0;
v0x561b92b81a30_0 .net "cfg_cols", 11 0, L_0x561b92b85850;  1 drivers
v0x561b92b81b10_0 .net "cfg_rows", 11 0, L_0x561b92b85750;  1 drivers
v0x561b92b81bf0_0 .net "clk", 0 0, v0x561b92b84970_0;  1 drivers
v0x561b92b81cb0_0 .net "cmd", 127 0, v0x561b92b84a40_0;  1 drivers
v0x561b92b81d90_0 .net "cmd_done", 0 0, L_0x561b92b5de40;  alias, 1 drivers
v0x561b92b81e50_0 .net "cmd_ready", 0 0, L_0x561b92b85cf0;  alias, 1 drivers
v0x561b92b81f10_0 .var "cmd_reg", 127 0;
v0x561b92b81ff0_0 .net "cmd_valid", 0 0, v0x561b92b84cb0_0;  1 drivers
v0x561b92b820b0_0 .var "col_count", 11 0;
v0x561b92b82190_0 .var "data_buf", 255 0;
v0x561b92b82270_0 .net "do_transpose", 0 0, L_0x561b92b85ad0;  1 drivers
v0x561b92b82330_0 .net "do_zero_pad", 0 0, L_0x561b92b85bf0;  1 drivers
v0x561b92b823f0_0 .var "done_reg", 0 0;
v0x561b92b824b0_0 .net "dst_stride", 11 0, L_0x561b92b85a30;  1 drivers
v0x561b92b82590_0 .net "ext_addr", 39 0, L_0x561b92b855e0;  1 drivers
v0x561b92b82670_0 .var "ext_ptr", 39 0;
v0x561b92b82750_0 .net "int_addr", 19 0, L_0x561b92b85680;  1 drivers
v0x561b92b82830_0 .var "int_ptr", 19 0;
v0x561b92b82910_0 .var "row_count", 11 0;
v0x561b92b829f0_0 .net "rst_n", 0 0, v0x561b92b84ec0_0;  1 drivers
v0x561b92b82ab0_0 .net "sram_addr", 19 0, L_0x561b92b5f1b0;  alias, 1 drivers
v0x561b92b82b90_0 .var "sram_addr_reg", 19 0;
v0x561b92b82c70_0 .net "sram_rdata", 255 0, v0x561b92b85100_0;  1 drivers
v0x561b92b82d50_0 .net "sram_re", 0 0, L_0x561b92b86040;  alias, 1 drivers
v0x561b92b82e10_0 .var "sram_re_reg", 0 0;
v0x561b92b82ed0_0 .net "sram_ready", 0 0, v0x561b92b852a0_0;  1 drivers
v0x561b92b82f90_0 .net "sram_wdata", 255 0, L_0x561b92b85e90;  alias, 1 drivers
v0x561b92b83070_0 .var "sram_wdata_reg", 255 0;
v0x561b92b83150_0 .net "sram_we", 0 0, L_0x561b92b85f50;  alias, 1 drivers
v0x561b92b83210_0 .var "sram_we_reg", 0 0;
v0x561b92b832d0_0 .net "src_stride", 11 0, L_0x561b92b85920;  1 drivers
v0x561b92b833b0_0 .var "state", 3 0;
v0x561b92b83490_0 .net "subop", 7 0, L_0x561b92b85510;  1 drivers
E_0x561b92b235f0/0 .event negedge, v0x561b92b829f0_0;
E_0x561b92b235f0/1 .event posedge, v0x561b92b81bf0_0;
E_0x561b92b235f0 .event/or E_0x561b92b235f0/0, E_0x561b92b235f0/1;
L_0x561b92b85510 .part v0x561b92b84a40_0, 112, 8;
L_0x561b92b855e0 .part v0x561b92b84a40_0, 72, 40;
L_0x561b92b85680 .part v0x561b92b84a40_0, 52, 20;
L_0x561b92b85750 .part v0x561b92b84a40_0, 40, 12;
L_0x561b92b85850 .part v0x561b92b84a40_0, 28, 12;
L_0x561b92b85920 .part v0x561b92b84a40_0, 16, 12;
L_0x561b92b85a30 .part v0x561b92b84a40_0, 4, 12;
L_0x561b92b85ad0 .part v0x561b92b84a40_0, 0, 1;
L_0x561b92b85bf0 .part v0x561b92b84a40_0, 1, 1;
L_0x561b92b85cf0 .cmp/eq 4, v0x561b92b833b0_0, L_0x7ef814324018;
    .scope S_0x561b92b143d0;
T_0 ;
    %wait E_0x561b92b235f0;
    %load/vec4 v0x561b92b829f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x561b92b81f10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561b92b82910_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561b92b820b0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x561b92b82670_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x561b92b82830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b92b81870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b92b81950_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x561b92b82b90_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x561b92b83070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b83210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b82e10_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x561b92b807d0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x561b92b801b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b92b80990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b92b80380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b80bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b80630_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x561b92b813d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b81570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b817b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b81170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b823f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b83210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b82e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b823f0_0, 0;
    %load/vec4 v0x561b92b833b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.14;
T_0.2 ;
    %load/vec4 v0x561b92b81ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x561b92b81cb0_0;
    %assign/vec4 v0x561b92b81f10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
T_0.15 ;
    %jmp T_0.14;
T_0.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561b92b82910_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561b92b820b0_0, 0;
    %load/vec4 v0x561b92b82590_0;
    %assign/vec4 v0x561b92b82670_0, 0;
    %load/vec4 v0x561b92b82750_0;
    %assign/vec4 v0x561b92b82830_0, 0;
    %load/vec4 v0x561b92b81a30_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %load/vec4 v0x561b92b81a30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %pad/u 8;
    %assign/vec4 v0x561b92b81950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b92b81870_0, 0;
    %load/vec4 v0x561b92b83490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.22;
T_0.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.14;
T_0.4 ;
    %load/vec4 v0x561b92b82670_0;
    %assign/vec4 v0x561b92b801b0_0, 0;
    %load/vec4 v0x561b92b81950_0;
    %assign/vec4 v0x561b92b80380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b92b80630_0, 0;
    %load/vec4 v0x561b92b804b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.25, 9;
    %load/vec4 v0x561b92b80630_0;
    %and;
T_0.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b80630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b92b81170_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
T_0.23 ;
    %jmp T_0.14;
T_0.5 ;
    %load/vec4 v0x561b92b81230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v0x561b92b81170_0;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %load/vec4 v0x561b92b80f10_0;
    %assign/vec4 v0x561b92b82190_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
T_0.26 ;
    %jmp T_0.14;
T_0.6 ;
    %load/vec4 v0x561b92b82830_0;
    %assign/vec4 v0x561b92b82b90_0, 0;
    %load/vec4 v0x561b92b82190_0;
    %assign/vec4 v0x561b92b83070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b92b83210_0, 0;
    %load/vec4 v0x561b92b82ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.29, 8;
    %load/vec4 v0x561b92b82830_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x561b92b82830_0, 0;
    %load/vec4 v0x561b92b820b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x561b92b820b0_0, 0;
    %load/vec4 v0x561b92b81870_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x561b92b81870_0, 0;
    %load/vec4 v0x561b92b81950_0;
    %load/vec4 v0x561b92b81870_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b81170_0, 0;
    %load/vec4 v0x561b92b81a30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x561b92b820b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %load/vec4 v0x561b92b82670_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x561b92b82670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b92b81870_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
T_0.34 ;
    %jmp T_0.32;
T_0.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
T_0.32 ;
T_0.29 ;
    %jmp T_0.14;
T_0.7 ;
    %load/vec4 v0x561b92b82830_0;
    %assign/vec4 v0x561b92b82b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b92b82e10_0, 0;
    %load/vec4 v0x561b92b82ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.35, 8;
    %load/vec4 v0x561b92b82c70_0;
    %assign/vec4 v0x561b92b82190_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
T_0.35 ;
    %jmp T_0.14;
T_0.8 ;
    %load/vec4 v0x561b92b82670_0;
    %assign/vec4 v0x561b92b807d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b92b80990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b92b80bf0_0, 0;
    %load/vec4 v0x561b92b80a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.39, 9;
    %load/vec4 v0x561b92b80bf0_0;
    %and;
T_0.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b80bf0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
T_0.37 ;
    %jmp T_0.14;
T_0.9 ;
    %load/vec4 v0x561b92b82190_0;
    %assign/vec4 v0x561b92b813d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b92b81570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b92b817b0_0, 0;
    %load/vec4 v0x561b92b81630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.42, 9;
    %load/vec4 v0x561b92b817b0_0;
    %and;
T_0.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b817b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b81570_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
T_0.40 ;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v0x561b92b80e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.43, 8;
    %load/vec4 v0x561b92b82670_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x561b92b82670_0, 0;
    %load/vec4 v0x561b92b82830_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x561b92b82830_0, 0;
    %load/vec4 v0x561b92b820b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x561b92b820b0_0, 0;
    %load/vec4 v0x561b92b81a30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x561b92b820b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.46;
T_0.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
T_0.46 ;
T_0.43 ;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v0x561b92b82910_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x561b92b82910_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561b92b820b0_0, 0;
    %load/vec4 v0x561b92b81b10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x561b92b82910_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.48;
T_0.47 ;
    %load/vec4 v0x561b92b82590_0;
    %load/vec4 v0x561b92b82910_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x561b92b832d0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x561b92b82670_0, 0;
    %load/vec4 v0x561b92b82750_0;
    %load/vec4 v0x561b92b82910_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x561b92b824b0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x561b92b82830_0, 0;
    %load/vec4 v0x561b92b83490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.52;
T_0.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.52;
T_0.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.52;
T_0.52 ;
    %pop/vec4 1;
T_0.48 ;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b92b823f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b92b833b0_0, 0;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561b92b13ff0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b92b84970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b92b84ec0_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x561b92b84a40_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b92b84cb0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x561b92b85100_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b92b852a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b92b83e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b92b84730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b92b840b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b92b84180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b92b83b00_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x561b92b84250_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b92b84320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b92b844c0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x561b92b13ff0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x561b92b84970_0;
    %inv;
    %store/vec4 v0x561b92b84970_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561b92b13ff0;
T_3 ;
    %wait E_0x561b92b17550;
    %load/vec4 v0x561b92b851d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561b92b84f90_0;
    %parti/s 6, 5, 4;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x561b92b85060, 4;
    %assign/vec4 v0x561b92b85100_0, 0;
    %load/vec4 v0x561b92b84f90_0;
    %parti/s 6, 5, 4;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x561b92b85060, 4;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 52 "$display", "  SRAM READ: addr=%h word=%d data=%h", v0x561b92b84f90_0, &PV<v0x561b92b84f90_0, 5, 6>, S<0,vec4,u32> {1 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561b92b13ff0;
T_4 ;
    %wait E_0x561b92b17550;
    %load/vec4 v0x561b92b83f10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x561b92b83e40_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x561b92b83cd0_0;
    %assign/vec4 v0x561b92b848d0_0, 0;
T_4.0 ;
    %load/vec4 v0x561b92b84800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x561b92b84730_0;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %vpi_call/w 3 60 "$display", "  AXI WRITE: addr=%h word=%d data=%h", v0x561b92b848d0_0, &PV<v0x561b92b848d0_0, 5, 6>, &PV<v0x561b92b84590_0, 0, 32> {0 0 0};
    %load/vec4 v0x561b92b84590_0;
    %load/vec4 v0x561b92b848d0_0;
    %parti/s 6, 5, 4;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b92b84d80, 0, 4;
    %load/vec4 v0x561b92b84660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b92b84180_0, 0;
T_4.6 ;
T_4.3 ;
    %load/vec4 v0x561b92b84180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0x561b92b83fe0_0;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b92b84180_0, 0;
T_4.8 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561b92b13ff0;
T_5 ;
    %vpi_call/w 3 69 "$display", "DMA STORE Test - Direct" {0 0 0};
    %pushi/vec4 3405691582, 0, 224;
    %concati/vec4 305419896, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b92b85060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b92b84e20_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x561b92b84e20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x561b92b84e20_0;
    %store/vec4a v0x561b92b84d80, 4, 0;
    %load/vec4 v0x561b92b84e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b92b84e20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b92b84ec0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x561b92b84a40_0, 0, 128;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b92b84a40_0, 4, 8;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b92b84a40_0, 4, 8;
    %pushi/vec4 640, 0, 40;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b92b84a40_0, 4, 40;
    %pushi/vec4 320, 0, 20;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b92b84a40_0, 4, 20;
    %pushi/vec4 1, 0, 12;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b92b84a40_0, 4, 12;
    %pushi/vec4 1, 0, 12;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b92b84a40_0, 4, 12;
    %vpi_call/w 3 87 "$display", "Issuing STORE: ext_addr=0x%h (word %d), int_addr=0x%h (word %d)", &PV<v0x561b92b84a40_0, 72, 40>, &PV<v0x561b92b84a40_0, 77, 35>, &PV<v0x561b92b84a40_0, 52, 20>, &PV<v0x561b92b84a40_0, 57, 15> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b92b84cb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b92b84e20_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x561b92b84e20_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_5.3, 5;
    %wait E_0x561b92b17550;
    %delay 1000, 0;
    %load/vec4 v0x561b92b84be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x561b92b84cb0_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b92b84cb0_0, 0, 1;
T_5.4 ;
    %load/vec4 v0x561b92b84b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %vpi_call/w 3 97 "$display", "Done!" {0 0 0};
    %vpi_call/w 3 98 "$display", "  sram_mem[10] = %h", &APV<v0x561b92b85060, 10, 0, 32> {0 0 0};
    %vpi_call/w 3 99 "$display", "  ext_mem[20]  = %h", &APV<v0x561b92b84d80, 20, 0, 32> {0 0 0};
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561b92b84d80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561b92b85060, 4;
    %cmp/e;
    %jmp/0xz  T_5.9, 4;
    %vpi_call/w 3 100 "$display", "PASS" {0 0 0};
    %jmp T_5.10;
T_5.9 ;
    %vpi_call/w 3 101 "$display", "FAIL" {0 0 0};
T_5.10 ;
    %vpi_call/w 3 102 "$finish" {0 0 0};
T_5.7 ;
    %load/vec4 v0x561b92b84e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b92b84e20_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call/w 3 105 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 106 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_dma_store2.v";
    "rtl/core/dma_engine.v";
