{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572726307601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572726307602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 01:55:07 2019 " "Processing started: Sun Nov  3 01:55:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572726307602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726307602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726307602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572726307805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572726307805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhdl 13 6 " "Found 13 design units, including 6 entities, in source file ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project " "Found design unit 1: project" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_16bit-Equations " "Found design unit 2: adder_16bit-Equations" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand_16bit-Equations " "Found design unit 3: nand_16bit-Equations" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 subtractor_16bit-Equations " "Found design unit 4: subtractor_16bit-Equations" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MUX_4-arch " "Found design unit 5: MUX_4-arch" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 TwosCompliment-arch " "Found design unit 6: TwosCompliment-arch" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ALU-arch " "Found design unit 7: ALU-arch" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_16bit " "Found entity 2: nand_16bit" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor_16bit " "Found entity 3: subtractor_16bit" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX_4 " "Found entity 4: MUX_4" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_ENTITY_NAME" "5 TwosCompliment " "Found entity 5: TwosCompliment" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726318962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726318962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage6-behave " "Found design unit 1: stage6-behave" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319408 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage6 " "Found entity 1: stage6" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-behave " "Found design unit 1: stage5-behave" {  } { { "stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/stage5.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319410 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-behav " "Found design unit 1: stage4-behav" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319414 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-behave " "Found design unit 1: stage3-behave" {  } { { "stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/stage3.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319417 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-behave " "Found design unit 1: stage2-behave" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319421 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/stage1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319423 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-kahipan " "Found design unit 1: shifter-kahipan" {  } { { "shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/shifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319424 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_pipelining.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_pipelining.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_pipelining-behave " "Found design unit 1: risc_pipelining-behave" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319430 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_pipelining " "Found entity 1: risc_pipelining" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 4 2 " "Found 4 design units, including 2 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319432 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_file_wrap-behave " "Found design unit 2: reg_file_wrap-behave" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319432 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319432 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_wrap " "Found entity 2: reg_file_wrap" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 4 2 " "Found 4 design units, including 2 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory1-behave " "Found design unit 1: memory1-behave" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319434 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory2-behave " "Found design unit 2: memory2-behave" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319434 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory1 " "Found entity 1: memory1" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319434 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory2 " "Found entity 2: memory2" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lm_sm_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lm_sm_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-atrangi " "Found design unit 1: controller-atrangi" {  } { { "lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319436 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572726319436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_pipelining " "Elaborating entity \"risc_pipelining\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572726319499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2_5 risc_pipelining.vhd(363) " "Verilog HDL or VHDL warning at risc_pipelining.vhd(363): object \"t2_5\" assigned a value but never read" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_out_6 risc_pipelining.vhd(372) " "Verilog HDL or VHDL warning at risc_pipelining.vhd(372): object \"valid_out_6\" assigned a value but never read" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_active risc_pipelining.vhd(426) " "VHDL Process Statement warning at risc_pipelining.vhd(426): signal \"lm_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm_active risc_pipelining.vhd(426) " "VHDL Process Statement warning at risc_pipelining.vhd(426): signal \"sm_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_init_mem_addr risc_pipelining.vhd(428) " "VHDL Process Statement warning at risc_pipelining.vhd(428): signal \"load_init_mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[0\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[0\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[1\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[1\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[2\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[2\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[3\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[3\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[4\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[4\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319502 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[5\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[5\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[6\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[6\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[7\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[7\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[8\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[8\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[9\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[9\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[10\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[10\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[11\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[11\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[12\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[12\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[13\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[13\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[14\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[14\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[15\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[15\]\" at risc_pipelining.vhd(410)" {  } { { "risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319503 "|risc_pipelining"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller1 " "Elaborating entity \"controller\" for hierarchy \"controller:controller1\"" {  } { { "risc_pipelining.vhd" "controller1" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_dump lm_sm_fsm.vhd(39) " "Verilog HDL or VHDL warning at lm_sm_fsm.vhd(39): object \"car_dump\" assigned a value but never read" {  } { { "lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319505 "|risc_pipelining|controller:controller1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zer_dump lm_sm_fsm.vhd(39) " "Verilog HDL or VHDL warning at lm_sm_fsm.vhd(39): object \"zer_dump\" assigned a value but never read" {  } { { "lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319505 "|risc_pipelining|controller:controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU controller:controller1\|ALU:fsm_alu " "Elaborating entity \"ALU\" for hierarchy \"controller:controller1\|ALU:fsm_alu\"" {  } { { "lm_sm_fsm.vhd" "fsm_alu" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit controller:controller1\|ALU:fsm_alu\|adder_16bit:add " "Elaborating entity \"adder_16bit\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|adder_16bit:add\"" {  } { { "ALU.vhdl" "add" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_16bit controller:controller1\|ALU:fsm_alu\|subtractor_16bit:subtractor " "Elaborating entity \"subtractor_16bit\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|subtractor_16bit:subtractor\"" {  } { { "ALU.vhdl" "subtractor" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_trash ALU.vhdl(116) " "Verilog HDL or VHDL warning at ALU.vhdl(116): object \"C_trash\" assigned a value but never read" {  } { { "ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319509 "|risc_pipelining|controller:controller1|ALU:fsm_alu|subtractor_16bit:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosCompliment controller:controller1\|ALU:fsm_alu\|subtractor_16bit:subtractor\|TwosCompliment:tc " "Elaborating entity \"TwosCompliment\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|subtractor_16bit:subtractor\|TwosCompliment:tc\"" {  } { { "ALU.vhdl" "tc" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16bit controller:controller1\|ALU:fsm_alu\|nand_16bit:nand1 " "Elaborating entity \"nand_16bit\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|nand_16bit:nand1\"" {  } { { "ALU.vhdl" "nand1" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 controller:controller1\|ALU:fsm_alu\|MUX_4:mux_alu " "Elaborating entity \"MUX_4\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|MUX_4:mux_alu\"" {  } { { "ALU.vhdl" "mux_alu" { Text "/home/parth/RISCwithPipelining/ALU.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter1\"" {  } { { "risc_pipelining.vhd" "shifter1" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:stg1 " "Elaborating entity \"stage1\" for hierarchy \"stage1:stg1\"" {  } { { "risc_pipelining.vhd" "stg1" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319513 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "membw1 stage1.vhd(42) " "VHDL Signal Declaration warning at stage1.vhd(42): used implicit default value for signal \"membw1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/stage1.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572726319515 "|risc_pipelining|stage1:stg1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "membw2 stage1.vhd(42) " "VHDL Signal Declaration warning at stage1.vhd(42): used implicit default value for signal \"membw2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/stage1.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572726319515 "|risc_pipelining|stage1:stg1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 stage1.vhd(43) " "Verilog HDL or VHDL warning at stage1.vhd(43): object \"carry1\" assigned a value but never read" {  } { { "stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/stage1.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319515 "|risc_pipelining|stage1:stg1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero1 stage1.vhd(43) " "Verilog HDL or VHDL warning at stage1.vhd(43): object \"zero1\" assigned a value but never read" {  } { { "stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/stage1.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319515 "|risc_pipelining|stage1:stg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory1 stage1:stg1\|memory1:code_mem " "Elaborating entity \"memory1\" for hierarchy \"stage1:stg1\|memory1:code_mem\"" {  } { { "stage1.vhd" "code_mem" { Text "/home/parth/RISCwithPipelining/stage1.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m20 memory.vhd(23) " "Verilog HDL or VHDL warning at memory.vhd(23): object \"m20\" assigned a value but never read" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m21 memory.vhd(23) " "Verilog HDL or VHDL warning at memory.vhd(23): object \"m21\" assigned a value but never read" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[0\] memory.vhd(77) " "Inferred latch for \"membr2\[0\]\" at memory.vhd(77)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[1\] memory.vhd(77) " "Inferred latch for \"membr2\[1\]\" at memory.vhd(77)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[2\] memory.vhd(77) " "Inferred latch for \"membr2\[2\]\" at memory.vhd(77)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[3\] memory.vhd(77) " "Inferred latch for \"membr2\[3\]\" at memory.vhd(77)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[4\] memory.vhd(77) " "Inferred latch for \"membr2\[4\]\" at memory.vhd(77)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[5\] memory.vhd(77) " "Inferred latch for \"membr2\[5\]\" at memory.vhd(77)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[6\] memory.vhd(77) " "Inferred latch for \"membr2\[6\]\" at memory.vhd(77)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[7\] memory.vhd(77) " "Inferred latch for \"membr2\[7\]\" at memory.vhd(77)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[0\] memory.vhd(66) " "Inferred latch for \"membr1\[0\]\" at memory.vhd(66)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[1\] memory.vhd(66) " "Inferred latch for \"membr1\[1\]\" at memory.vhd(66)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[2\] memory.vhd(66) " "Inferred latch for \"membr1\[2\]\" at memory.vhd(66)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[3\] memory.vhd(66) " "Inferred latch for \"membr1\[3\]\" at memory.vhd(66)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[4\] memory.vhd(66) " "Inferred latch for \"membr1\[4\]\" at memory.vhd(66)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319528 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[5\] memory.vhd(66) " "Inferred latch for \"membr1\[5\]\" at memory.vhd(66)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319529 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[6\] memory.vhd(66) " "Inferred latch for \"membr1\[6\]\" at memory.vhd(66)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319529 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[7\] memory.vhd(66) " "Inferred latch for \"membr1\[7\]\" at memory.vhd(66)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319529 "|risc_pipelining|stage1:stg1|memory1:code_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:stg2 " "Elaborating entity \"stage2\" for hierarchy \"stage2:stg2\"" {  } { { "risc_pipelining.vhd" "stg2" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 stage2.vhd(68) " "Verilog HDL or VHDL warning at stage2.vhd(68): object \"carry1\" assigned a value but never read" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319530 "|risc_pipelining|stage2:stg2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero1 stage2.vhd(68) " "Verilog HDL or VHDL warning at stage2.vhd(68): object \"zero1\" assigned a value but never read" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319530 "|risc_pipelining|stage2:stg2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adi_yes1 stage2.vhd(69) " "Verilog HDL or VHDL warning at stage2.vhd(69): object \"adi_yes1\" assigned a value but never read" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319530 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[0\] stage2.vhd(98) " "Inferred latch for \"yin\[0\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319530 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[1\] stage2.vhd(98) " "Inferred latch for \"yin\[1\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319530 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[2\] stage2.vhd(98) " "Inferred latch for \"yin\[2\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[3\] stage2.vhd(98) " "Inferred latch for \"yin\[3\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[4\] stage2.vhd(98) " "Inferred latch for \"yin\[4\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[5\] stage2.vhd(98) " "Inferred latch for \"yin\[5\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[6\] stage2.vhd(98) " "Inferred latch for \"yin\[6\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[7\] stage2.vhd(98) " "Inferred latch for \"yin\[7\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[8\] stage2.vhd(98) " "Inferred latch for \"yin\[8\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[9\] stage2.vhd(98) " "Inferred latch for \"yin\[9\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[10\] stage2.vhd(98) " "Inferred latch for \"yin\[10\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[11\] stage2.vhd(98) " "Inferred latch for \"yin\[11\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[12\] stage2.vhd(98) " "Inferred latch for \"yin\[12\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[13\] stage2.vhd(98) " "Inferred latch for \"yin\[13\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[14\] stage2.vhd(98) " "Inferred latch for \"yin\[14\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[15\] stage2.vhd(98) " "Inferred latch for \"yin\[15\]\" at stage2.vhd(98)" {  } { { "stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/stage2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319531 "|risc_pipelining|stage2:stg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3 stage3:stg3 " "Elaborating entity \"stage3\" for hierarchy \"stage3:stg3\"" {  } { { "risc_pipelining.vhd" "stg3" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319534 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[0\] stage3.vhd(126) " "Inferred latch for \"rf_a2\[0\]\" at stage3.vhd(126)" {  } { { "stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/stage3.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319536 "|risc_pipelining|stage3:stg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[1\] stage3.vhd(126) " "Inferred latch for \"rf_a2\[1\]\" at stage3.vhd(126)" {  } { { "stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/stage3.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319536 "|risc_pipelining|stage3:stg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[2\] stage3.vhd(126) " "Inferred latch for \"rf_a2\[2\]\" at stage3.vhd(126)" {  } { { "stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/stage3.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319536 "|risc_pipelining|stage3:stg3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4 stage4:stg4 " "Elaborating entity \"stage4\" for hierarchy \"stage4:stg4\"" {  } { { "risc_pipelining.vhd" "stg4" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319536 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[0\] stage4.vhd(90) " "Inferred latch for \"ALU2\[0\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[1\] stage4.vhd(90) " "Inferred latch for \"ALU2\[1\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[2\] stage4.vhd(90) " "Inferred latch for \"ALU2\[2\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[3\] stage4.vhd(90) " "Inferred latch for \"ALU2\[3\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[4\] stage4.vhd(90) " "Inferred latch for \"ALU2\[4\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[5\] stage4.vhd(90) " "Inferred latch for \"ALU2\[5\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[6\] stage4.vhd(90) " "Inferred latch for \"ALU2\[6\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[7\] stage4.vhd(90) " "Inferred latch for \"ALU2\[7\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[8\] stage4.vhd(90) " "Inferred latch for \"ALU2\[8\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[9\] stage4.vhd(90) " "Inferred latch for \"ALU2\[9\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319537 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[10\] stage4.vhd(90) " "Inferred latch for \"ALU2\[10\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319538 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[11\] stage4.vhd(90) " "Inferred latch for \"ALU2\[11\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319538 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[12\] stage4.vhd(90) " "Inferred latch for \"ALU2\[12\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319538 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[13\] stage4.vhd(90) " "Inferred latch for \"ALU2\[13\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319538 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[14\] stage4.vhd(90) " "Inferred latch for \"ALU2\[14\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319538 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[15\] stage4.vhd(90) " "Inferred latch for \"ALU2\[15\]\" at stage4.vhd(90)" {  } { { "stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319538 "|risc_pipelining|stage4:stg4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage5 stage5:stg5 " "Elaborating entity \"stage5\" for hierarchy \"stage5:stg5\"" {  } { { "risc_pipelining.vhd" "stg5" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory2 stage5:stg5\|memory2:data_mem " "Elaborating entity \"memory2\" for hierarchy \"stage5:stg5\|memory2:data_mem\"" {  } { { "stage5.vhd" "data_mem" { Text "/home/parth/RISCwithPipelining/stage5.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m20 memory.vhd(182) " "Verilog HDL or VHDL warning at memory.vhd(182): object \"m20\" assigned a value but never read" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319543 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m21 memory.vhd(183) " "Verilog HDL or VHDL warning at memory.vhd(183): object \"m21\" assigned a value but never read" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572726319543 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[0\] memory.vhd(200) " "Inferred latch for \"membr2\[0\]\" at memory.vhd(200)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319543 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[1\] memory.vhd(200) " "Inferred latch for \"membr2\[1\]\" at memory.vhd(200)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319543 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[2\] memory.vhd(200) " "Inferred latch for \"membr2\[2\]\" at memory.vhd(200)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319543 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[3\] memory.vhd(200) " "Inferred latch for \"membr2\[3\]\" at memory.vhd(200)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319543 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[4\] memory.vhd(200) " "Inferred latch for \"membr2\[4\]\" at memory.vhd(200)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319543 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[5\] memory.vhd(200) " "Inferred latch for \"membr2\[5\]\" at memory.vhd(200)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319543 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[6\] memory.vhd(200) " "Inferred latch for \"membr2\[6\]\" at memory.vhd(200)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319543 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[7\] memory.vhd(200) " "Inferred latch for \"membr2\[7\]\" at memory.vhd(200)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[0\] memory.vhd(189) " "Inferred latch for \"membr1\[0\]\" at memory.vhd(189)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[1\] memory.vhd(189) " "Inferred latch for \"membr1\[1\]\" at memory.vhd(189)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[2\] memory.vhd(189) " "Inferred latch for \"membr1\[2\]\" at memory.vhd(189)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[3\] memory.vhd(189) " "Inferred latch for \"membr1\[3\]\" at memory.vhd(189)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[4\] memory.vhd(189) " "Inferred latch for \"membr1\[4\]\" at memory.vhd(189)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[5\] memory.vhd(189) " "Inferred latch for \"membr1\[5\]\" at memory.vhd(189)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[6\] memory.vhd(189) " "Inferred latch for \"membr1\[6\]\" at memory.vhd(189)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[7\] memory.vhd(189) " "Inferred latch for \"membr1\[7\]\" at memory.vhd(189)" {  } { { "memory.vhd" "" { Text "/home/parth/RISCwithPipelining/memory.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 "|risc_pipelining|stage5:stg5|memory2:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage6 stage6:stg6 " "Elaborating entity \"stage6\" for hierarchy \"stage6:stg6\"" {  } { { "risc_pipelining.vhd" "stg6" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319544 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[0\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[0\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[1\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[1\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[2\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[2\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[3\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[3\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[4\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[4\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[5\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[5\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[6\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[6\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[7\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[7\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[8\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[8\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[9\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[9\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[10\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[10\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[11\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[11\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[12\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[12\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[13\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[13\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[14\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[14\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[15\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[15\]\" at stage6.vhd(79)" {  } { { "stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 "|risc_pipelining|stage6:stg6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_read_write " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_read_write\"" {  } { { "risc_pipelining.vhd" "reg_read_write" { Text "/home/parth/RISCwithPipelining/risc_pipelining.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319545 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[0\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[0\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319547 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[1\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[1\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319547 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[2\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[2\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319547 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[3\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[3\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319547 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[4\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[4\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319547 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[5\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[5\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319547 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[6\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[6\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[7\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[7\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[8\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[8\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[9\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[9\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[10\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[10\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[11\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[11\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[12\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[12\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[13\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[13\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[14\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[14\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[15\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[15\]\" at reg_file.vhd(81)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[0\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[0\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[1\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[1\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[2\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[2\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[3\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[3\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[4\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[4\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[5\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[5\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[6\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[6\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[7\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[7\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[8\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[8\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[9\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[9\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[10\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[10\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[11\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[11\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[12\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[12\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[13\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[13\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[14\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[14\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[15\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[15\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319548 "|risc_pipelining|reg_file:reg_read_write"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "m0 fsm_alu " "Port \"m0\" does not exist in macrofunction \"fsm_alu\"" {  } { { "lm_sm_fsm.vhd" "fsm_alu" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 47 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319636 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "m1 fsm_alu " "Port \"m1\" does not exist in macrofunction \"fsm_alu\"" {  } { { "lm_sm_fsm.vhd" "fsm_alu" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 47 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319637 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "xin fsm_alu " "Port \"xin\" does not exist in macrofunction \"fsm_alu\"" {  } { { "lm_sm_fsm.vhd" "fsm_alu" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 47 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319637 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "yin fsm_alu " "Port \"yin\" does not exist in macrofunction \"fsm_alu\"" {  } { { "lm_sm_fsm.vhd" "fsm_alu" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 47 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319637 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "zout fsm_alu " "Port \"zout\" does not exist in macrofunction \"fsm_alu\"" {  } { { "lm_sm_fsm.vhd" "fsm_alu" { Text "/home/parth/RISCwithPipelining/lm_sm_fsm.vhd" 47 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572726319637 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572726319642 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572726319732 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  3 01:55:19 2019 " "Processing ended: Sun Nov  3 01:55:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572726319732 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572726319732 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572726319732 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319732 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572726319838 ""}
