<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Min Delay Analysis
</title>
<text>SmartTime Version 2022.1.0.10</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Wed Aug 16 15:59:10 2023
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_ht, slow_lv_lt, fast_hv_lt</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>5.000</cell>
 <cell>200.000</cell>
 <cell>-0.545</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>181.667</cell>
 <cell>5.505</cell>
 <cell>-4.493</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>25.000</cell>
 <cell>40.000</cell>
 <cell>-0.078</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>12.500</cell>
 <cell>80.000</cell>
 <cell>-5.348</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</cell>
 <cell>6.250</cell>
 <cell>160.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>0.094</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>0.097</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>0.095</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>0.099</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>0.098</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>0.094</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:CLK</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5]:D</cell>
 <cell>0.265</cell>
 <cell>0.065</cell>
 <cell>3.787</cell>
 <cell>3.722</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:CLK</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10]:D</cell>
 <cell>0.265</cell>
 <cell>0.065</cell>
 <cell>3.788</cell>
 <cell>3.723</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:CLK</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22]:D</cell>
 <cell>0.265</cell>
 <cell>0.069</cell>
 <cell>3.780</cell>
 <cell>3.711</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:CLK</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19]:D</cell>
 <cell>0.265</cell>
 <cell>0.069</cell>
 <cell>3.780</cell>
 <cell>3.711</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:CLK</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4]:D</cell>
 <cell>0.273</cell>
 <cell>0.072</cell>
 <cell>3.795</cell>
 <cell>3.723</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.787</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.722</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.065</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>2.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>2.322</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>2.671</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.671</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.814</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.310</cell>
 <cell>3.124</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.168</cell>
 <cell>243</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.522</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.610</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5]:D</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.177</cell>
 <cell>3.787</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.787</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>2.474</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>2.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>3.160</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.324</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>3.681</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.732</cell>
 <cell>612</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>4.147</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.489</cell>
 <cell>3.658</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>3.722</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.722</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>LMX1_miso</cell>
 <cell>Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]:D</cell>
 <cell>2.288</cell>
 <cell></cell>
 <cell>2.288</cell>
 <cell></cell>
 <cell>0.114</cell>
 <cell>4.317</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ADC_sdio</cell>
 <cell>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</cell>
 <cell>2.313</cell>
 <cell></cell>
 <cell>2.313</cell>
 <cell></cell>
 <cell>0.114</cell>
 <cell>4.312</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>LDO_PWR_GOOD</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[12]:D</cell>
 <cell>2.344</cell>
 <cell></cell>
 <cell>2.344</cell>
 <cell></cell>
 <cell>0.114</cell>
 <cell>4.275</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ADC_GPIO_0</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[1]:D</cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>0.114</cell>
 <cell>4.243</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ADC_LDO_PWR_GOOD</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[13]:D</cell>
 <cell>2.409</cell>
 <cell></cell>
 <cell>2.409</cell>
 <cell></cell>
 <cell>0.114</cell>
 <cell>4.210</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: LMX1_miso</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>LMX1_miso</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>LMX1_miso_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>LMX1_miso</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>LMX1_miso_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.825</cell>
 <cell>0.825</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>LMX1_miso_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>LMX1_miso_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.825</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>LMX1_miso_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>1.147</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]:D</cell>
 <cell>net</cell>
 <cell>LMX1_miso_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.141</cell>
 <cell>2.288</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.953</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.389</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.616</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.253</cell>
 <cell>N/C</cell>
 <cell>28</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>N/C</cell>
 <cell>1034</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.646</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>CLK_OUT_P</cell>
 <cell>3.240</cell>
 <cell></cell>
 <cell>5.340</cell>
 <cell></cell>
 <cell>5.340</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>CLK_OUT_N</cell>
 <cell>3.240</cell>
 <cell></cell>
 <cell>5.340</cell>
 <cell></cell>
 <cell>5.340</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Controler_0/ADI_SPI_0/sdio_cl:CLK</cell>
 <cell>ADC_sdio</cell>
 <cell>2.256</cell>
 <cell></cell>
 <cell>5.758</cell>
 <cell></cell>
 <cell>5.758</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Controler_0/ADI_SPI_1/sdio_cl:CLK</cell>
 <cell>HMC_sdio</cell>
 <cell>2.292</cell>
 <cell></cell>
 <cell>5.794</cell>
 <cell></cell>
 <cell>5.794</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Controler_0/SPI_LMX_0/spi_master_0/mosi_cl:CLK</cell>
 <cell>LMX1_mosi</cell>
 <cell>2.304</cell>
 <cell></cell>
 <cell>5.814</cell>
 <cell></cell>
 <cell>5.814</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CLK_OUT_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.340</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>2.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>2.322</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>2.671</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.671</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.814</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.314</cell>
 <cell>3.128</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.172</cell>
 <cell>29</cell>
 <cell>f</cell>
</row>
<row>
 <cell>OUTBUF_DIFF_0_0_0/U_IOP:D</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>3.564</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>OUTBUF_DIFF_0_0_0/U_IOP:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.267</cell>
 <cell>3.831</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>OUTBUF_DIFF_0_0_0/U_IOPADP:D</cell>
 <cell>net</cell>
 <cell>OUTBUF_DIFF_0_0_0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.831</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>OUTBUF_DIFF_0_0_0/U_IOPADP:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_TRI</cell>
 <cell>+</cell>
 <cell>1.509</cell>
 <cell>5.340</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_OUT_P</cell>
 <cell>net</cell>
 <cell>CLK_OUT_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.340</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK_OUT_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/state_reg[6]:CLK</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16]:ALn</cell>
 <cell>0.449</cell>
 <cell>0.355</cell>
 <cell>3.958</cell>
 <cell>3.603</cell>
 <cell>-0.040</cell>
 <cell>-0.134</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/state_reg[6]:CLK</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15]:ALn</cell>
 <cell>0.449</cell>
 <cell>0.355</cell>
 <cell>3.958</cell>
 <cell>3.603</cell>
 <cell>-0.040</cell>
 <cell>-0.134</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/state_reg[6]:CLK</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14]:ALn</cell>
 <cell>0.449</cell>
 <cell>0.355</cell>
 <cell>3.958</cell>
 <cell>3.603</cell>
 <cell>-0.040</cell>
 <cell>-0.134</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/state_reg[6]:CLK</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13]:ALn</cell>
 <cell>0.449</cell>
 <cell>0.355</cell>
 <cell>3.958</cell>
 <cell>3.603</cell>
 <cell>-0.040</cell>
 <cell>-0.134</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/state_reg[6]:CLK</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0]:ALn</cell>
 <cell>0.449</cell>
 <cell>0.356</cell>
 <cell>3.958</cell>
 <cell>3.602</cell>
 <cell>-0.040</cell>
 <cell>-0.133</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/FIFOs_Reader_0/state_reg[6]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.603</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.355</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>2.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>2.322</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>2.671</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.671</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.814</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.301</cell>
 <cell>3.115</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.159</cell>
 <cell>506</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/FIFOs_Reader_0/state_reg[6]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.350</cell>
 <cell>3.509</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/FIFOs_Reader_0/state_reg[6]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.597</cell>
 <cell>21</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/FIFOs_Reader_0/state_reg_Z[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.361</cell>
 <cell>3.958</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>2.474</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>2.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>3.160</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.324</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.731</cell>
 <cell>165</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>4.132</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.489</cell>
 <cell>3.643</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>3.603</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.603</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>2.889</cell>
 <cell>-0.545</cell>
 <cell>3.781</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>2.966</cell>
 <cell>-0.469</cell>
 <cell>3.858</cell>
 <cell>4.327</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>2.972</cell>
 <cell>-0.457</cell>
 <cell>3.864</cell>
 <cell>4.321</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>3.030</cell>
 <cell>-0.404</cell>
 <cell>3.922</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>3.070</cell>
 <cell>-0.361</cell>
 <cell>3.962</cell>
 <cell>4.323</cell>
 <cell>0.061</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.781</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.545</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.432</cell>
 <cell>0.432</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.476</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.416</cell>
 <cell>0.892</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>1.090</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>1.555</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.608</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.077</cell>
 <cell>1.685</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.788</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.816</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>1.848</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.933</cell>
 <cell>3.781</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.781</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>2.474</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>2.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>3.160</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.324</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.731</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.396</cell>
 <cell>4.127</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.262</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>2.938</cell>
 <cell>-0.508</cell>
 <cell>3.818</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>3.015</cell>
 <cell>-0.432</cell>
 <cell>3.895</cell>
 <cell>4.327</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>3.021</cell>
 <cell>-0.420</cell>
 <cell>3.901</cell>
 <cell>4.321</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>3.079</cell>
 <cell>-0.367</cell>
 <cell>3.959</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>3.119</cell>
 <cell>-0.324</cell>
 <cell>3.999</cell>
 <cell>4.323</cell>
 <cell>0.061</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.818</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.508</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.409</cell>
 <cell>0.409</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.453</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>0.880</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>1.096</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>1.617</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.670</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>1.739</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>1.825</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.853</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>1.885</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.933</cell>
 <cell>3.818</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.818</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>2.474</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>2.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>3.160</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.324</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.731</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.396</cell>
 <cell>4.127</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.262</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>3.083</cell>
 <cell>-0.369</cell>
 <cell>3.957</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>3.160</cell>
 <cell>-0.293</cell>
 <cell>4.034</cell>
 <cell>4.327</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>3.166</cell>
 <cell>-0.281</cell>
 <cell>4.040</cell>
 <cell>4.321</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>3.224</cell>
 <cell>-0.228</cell>
 <cell>4.098</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>3.264</cell>
 <cell>-0.185</cell>
 <cell>4.138</cell>
 <cell>4.323</cell>
 <cell>0.061</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.957</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.369</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>0.418</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.462</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>0.874</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>1.065</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.729</cell>
 <cell>1.794</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.847</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE2_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>1.911</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.964</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.992</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>2.024</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.933</cell>
 <cell>3.957</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.957</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>2.474</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>2.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>3.160</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.324</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.731</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.396</cell>
 <cell>4.127</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.262</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>3.213</cell>
 <cell>-0.243</cell>
 <cell>4.083</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>3.290</cell>
 <cell>-0.167</cell>
 <cell>4.160</cell>
 <cell>4.327</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>3.296</cell>
 <cell>-0.155</cell>
 <cell>4.166</cell>
 <cell>4.321</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>3.354</cell>
 <cell>-0.102</cell>
 <cell>4.224</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>3.394</cell>
 <cell>-0.059</cell>
 <cell>4.264</cell>
 <cell>4.323</cell>
 <cell>0.061</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.083</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.243</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>0.412</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.456</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.414</cell>
 <cell>0.870</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.233</cell>
 <cell>1.103</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.799</cell>
 <cell>1.902</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.955</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE3_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.058</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>2.090</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>2.118</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>2.150</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.933</cell>
 <cell>4.083</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.083</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>2.474</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>2.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>3.160</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.324</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.731</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.396</cell>
 <cell>4.127</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.262</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>3.335</cell>
 <cell>-0.075</cell>
 <cell>4.251</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>3.412</cell>
 <cell>0.001</cell>
 <cell>4.328</cell>
 <cell>4.327</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>3.418</cell>
 <cell>0.013</cell>
 <cell>4.334</cell>
 <cell>4.321</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>3.476</cell>
 <cell>0.066</cell>
 <cell>4.392</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>3.516</cell>
 <cell>0.109</cell>
 <cell>4.432</cell>
 <cell>4.323</cell>
 <cell>0.061</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.251</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.075</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.456</cell>
 <cell>0.456</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.500</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.416</cell>
 <cell>0.916</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>1.114</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.995</cell>
 <cell>2.109</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>2.162</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.070</cell>
 <cell>2.232</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>2.318</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.933</cell>
 <cell>4.251</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.251</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>2.474</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>2.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>3.160</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.324</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.731</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.396</cell>
 <cell>4.127</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.262</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>3.219</cell>
 <cell>-0.189</cell>
 <cell>4.137</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>3.296</cell>
 <cell>-0.113</cell>
 <cell>4.214</cell>
 <cell>4.327</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>3.302</cell>
 <cell>-0.101</cell>
 <cell>4.220</cell>
 <cell>4.321</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>3.360</cell>
 <cell>-0.048</cell>
 <cell>4.278</cell>
 <cell>4.326</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>3.400</cell>
 <cell>-0.005</cell>
 <cell>4.318</cell>
 <cell>4.323</cell>
 <cell>0.061</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.137</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.189</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.447</cell>
 <cell>0.447</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.491</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>0.918</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>1.134</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.830</cell>
 <cell>1.964</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>2.017</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>2.151</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>2.204</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.933</cell>
 <cell>4.137</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.137</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>2.474</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>2.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>3.160</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.324</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.731</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.396</cell>
 <cell>4.127</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.262</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.326</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>2.291</cell>
 <cell>1.786</cell>
 <cell>5.965</cell>
 <cell>4.179</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>2.308</cell>
 <cell>1.803</cell>
 <cell>5.982</cell>
 <cell>4.179</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>2.321</cell>
 <cell>1.814</cell>
 <cell>5.993</cell>
 <cell>4.179</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>2.326</cell>
 <cell>1.819</cell>
 <cell>5.998</cell>
 <cell>4.179</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>2.356</cell>
 <cell>1.851</cell>
 <cell>6.030</cell>
 <cell>4.179</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.965</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.179</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.786</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>3.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.314</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.360</cell>
 <cell>3.674</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.762</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0_RX_OK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>3.844</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>3.876</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.070</cell>
 <cell>3.946</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>4.032</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.933</cell>
 <cell>5.965</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.965</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.474</cell>
 <cell>2.474</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>2.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>3.160</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.324</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.731</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.396</cell>
 <cell>4.127</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.147</cell>
 <cell>3.980</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.115</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.179</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.179</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:CLK</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:D</cell>
 <cell>0.260</cell>
 <cell>0.070</cell>
 <cell>3.758</cell>
 <cell>3.688</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:CLK</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:D</cell>
 <cell>0.157</cell>
 <cell>0.085</cell>
 <cell>3.656</cell>
 <cell>3.571</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:CLK</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:D</cell>
 <cell>0.157</cell>
 <cell>0.085</cell>
 <cell>3.675</cell>
 <cell>3.590</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:CLK</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:D</cell>
 <cell>0.158</cell>
 <cell>0.086</cell>
 <cell>3.677</cell>
 <cell>3.591</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:CLK</cell>
 <cell>UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:D</cell>
 <cell>0.161</cell>
 <cell>0.088</cell>
 <cell>3.678</cell>
 <cell>3.590</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.758</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.688</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.070</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.099</cell>
 <cell>2.099</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>2.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>2.668</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.811</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB6:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>3.110</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.154</cell>
 <cell>99</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB6_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.344</cell>
 <cell>3.498</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.586</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:D</cell>
 <cell>net</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_cmb_axb_10</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>3.758</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.758</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.473</cell>
 <cell>2.473</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>2.723</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>3.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.156</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.320</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>3.669</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.720</cell>
 <cell>88</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.420</cell>
 <cell>4.140</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.516</cell>
 <cell>3.624</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>3.688</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.688</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RX_0</cell>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>5.797</cell>
 <cell></cell>
 <cell>5.797</cell>
 <cell></cell>
 <cell>0.114</cell>
 <cell>0.804</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RX_1</cell>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>4.886</cell>
 <cell></cell>
 <cell>4.886</cell>
 <cell></cell>
 <cell>0.061</cell>
 <cell>-0.713</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RX_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.797</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RX_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_0_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RX_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_0_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.825</cell>
 <cell>0.825</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_0_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>RX_0_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.825</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_0_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.332</cell>
 <cell>1.157</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>net</cell>
 <cell>RX_0_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.640</cell>
 <cell>5.797</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.797</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.962</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.608</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.282</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.548</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>N/C</cell>
 <cell>232</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.623</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>UART_Protocol_1/mko_0/MKO_OUT:CLK</cell>
 <cell>LED_2</cell>
 <cell>4.551</cell>
 <cell></cell>
 <cell>8.045</cell>
 <cell></cell>
 <cell>8.045</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>UART_Protocol_0/mko_0/MKO_OUT:CLK</cell>
 <cell>LED_1</cell>
 <cell>5.137</cell>
 <cell></cell>
 <cell>8.652</cell>
 <cell></cell>
 <cell>8.652</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell>TX_0</cell>
 <cell>5.382</cell>
 <cell></cell>
 <cell>8.878</cell>
 <cell></cell>
 <cell>8.878</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell>TX_1</cell>
 <cell>5.618</cell>
 <cell></cell>
 <cell>9.112</cell>
 <cell></cell>
 <cell>9.112</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: UART_Protocol_1/mko_0/MKO_OUT:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: LED_2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.099</cell>
 <cell>2.099</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>2.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>2.668</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>2.813</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.302</cell>
 <cell>3.115</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.159</cell>
 <cell>292</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/MKO_OUT:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.335</cell>
 <cell>3.494</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/MKO_OUT:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>3.584</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>LED_2_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>LED_2_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.344</cell>
 <cell>5.928</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>LED_2_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.267</cell>
 <cell>6.195</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>LED_2_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>LED_2_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>LED_2_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.850</cell>
 <cell>8.045</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>LED_2</cell>
 <cell>net</cell>
 <cell>LED_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.045</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.473</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>LED_2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:CLK</cell>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:ALn</cell>
 <cell>0.284</cell>
 <cell>0.265</cell>
 <cell>3.783</cell>
 <cell>3.518</cell>
 <cell>-0.040</cell>
 <cell>-0.059</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:CLK</cell>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:ALn</cell>
 <cell>0.285</cell>
 <cell>0.265</cell>
 <cell>3.784</cell>
 <cell>3.519</cell>
 <cell>-0.040</cell>
 <cell>-0.060</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:CLK</cell>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:ALn</cell>
 <cell>0.285</cell>
 <cell>0.265</cell>
 <cell>3.784</cell>
 <cell>3.519</cell>
 <cell>-0.040</cell>
 <cell>-0.060</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:CLK</cell>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:ALn</cell>
 <cell>0.284</cell>
 <cell>0.265</cell>
 <cell>3.783</cell>
 <cell>3.518</cell>
 <cell>-0.040</cell>
 <cell>-0.059</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]:CLK</cell>
 <cell>UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:ALn</cell>
 <cell>0.334</cell>
 <cell>0.317</cell>
 <cell>3.834</cell>
 <cell>3.517</cell>
 <cell>-0.040</cell>
 <cell>-0.057</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.783</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.518</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.265</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.099</cell>
 <cell>2.099</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>2.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>2.668</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>2.813</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>3.116</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.160</cell>
 <cell>323</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>3.499</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.587</cell>
 <cell>49</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:ALn</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/state_reg_data[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.196</cell>
 <cell>3.783</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.783</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.473</cell>
 <cell>2.473</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>2.723</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>3.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.156</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.165</cell>
 <cell>3.321</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>3.674</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.725</cell>
 <cell>323</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.398</cell>
 <cell>4.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.565</cell>
 <cell>3.558</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>3.518</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.518</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>0.274</cell>
 <cell>-4.493</cell>
 <cell>3.794</cell>
 <cell>8.287</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[0]:ALn</cell>
 <cell>0.275</cell>
 <cell>-4.491</cell>
 <cell>3.795</cell>
 <cell>8.286</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.794</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.287</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-4.493</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>2.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>2.322</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>2.671</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.671</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.814</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>3.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.164</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.520</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>3.611</cell>
 <cell>56</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.183</cell>
 <cell>3.794</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.794</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.473</cell>
 <cell>2.473</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>2.723</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>3.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.156</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.320</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.348</cell>
 <cell>3.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.719</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.413</cell>
 <cell>4.132</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.347</cell>
 <cell>3.785</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.542</cell>
 <cell>8.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>8.287</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.287</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkfsm[8]:CLK</cell>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkAddr[2]:D</cell>
 <cell>0.257</cell>
 <cell>0.069</cell>
 <cell>3.926</cell>
 <cell>3.857</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkfsm[11]:CLK</cell>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkfsm[12]:D</cell>
 <cell>0.272</cell>
 <cell>0.086</cell>
 <cell>3.943</cell>
 <cell>3.857</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1]:D</cell>
 <cell>0.164</cell>
 <cell>0.092</cell>
 <cell>3.846</cell>
 <cell>3.754</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[1]:D</cell>
 <cell>0.223</cell>
 <cell>0.093</cell>
 <cell>3.905</cell>
 <cell>3.812</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[1]:D</cell>
 <cell>0.166</cell>
 <cell>0.094</cell>
 <cell>3.845</cell>
 <cell>3.751</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: ARBITER_INST/CORELNKMSTR_0/lnkfsm[8]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: ARBITER_INST/CORELNKMSTR_0/lnkAddr[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.926</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.069</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>3.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.314</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkfsm[8]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.355</cell>
 <cell>3.669</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkfsm[8]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.757</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkAddr_RNO[2]:A</cell>
 <cell>net</cell>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkfsm_Z[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>3.880</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkAddr_RNO[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>3.912</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkAddr[2]:D</cell>
 <cell>net</cell>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.014</cell>
 <cell>3.926</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.926</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.682</cell>
 <cell>2.682</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>2.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>3.328</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.330</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.161</cell>
 <cell>3.491</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.360</cell>
 <cell>3.851</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.902</cell>
 <cell>51</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkAddr[2]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_XCVR_CTRL_Clock</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.429</cell>
 <cell>4.331</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.538</cell>
 <cell>3.793</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ARBITER_INST/CORELNKMSTR_0/lnkAddr[2]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>3.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[3]:ALn</cell>
 <cell>0.338</cell>
 <cell>0.270</cell>
 <cell>4.013</cell>
 <cell>3.743</cell>
 <cell>-0.040</cell>
 <cell>-0.108</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[1]:ALn</cell>
 <cell>0.338</cell>
 <cell>0.270</cell>
 <cell>4.013</cell>
 <cell>3.743</cell>
 <cell>-0.040</cell>
 <cell>-0.108</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[0]:ALn</cell>
 <cell>0.338</cell>
 <cell>0.270</cell>
 <cell>4.013</cell>
 <cell>3.743</cell>
 <cell>-0.040</cell>
 <cell>-0.108</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[2]:ALn</cell>
 <cell>0.339</cell>
 <cell>0.271</cell>
 <cell>4.014</cell>
 <cell>3.743</cell>
 <cell>-0.040</cell>
 <cell>-0.108</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[0]:ALn</cell>
 <cell>0.339</cell>
 <cell>0.271</cell>
 <cell>4.014</cell>
 <cell>3.743</cell>
 <cell>-0.040</cell>
 <cell>-0.108</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[3]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.743</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.270</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.313</cell>
 <cell>3.272</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.316</cell>
 <cell>38</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.359</cell>
 <cell>3.675</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>3.765</cell>
 <cell>403</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[3]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR_CTRL_SRST_N</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>4.013</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.682</cell>
 <cell>2.682</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>2.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>3.328</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.330</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.161</cell>
 <cell>3.491</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.362</cell>
 <cell>3.853</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.904</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[3]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.417</cell>
 <cell>4.321</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.538</cell>
 <cell>3.783</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[3]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>3.743</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.743</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[0]:ALn</cell>
 <cell>2.407</cell>
 <cell>1.654</cell>
 <cell>5.927</cell>
 <cell>4.273</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:ALn</cell>
 <cell>2.438</cell>
 <cell>1.693</cell>
 <cell>5.958</cell>
 <cell>4.265</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Clock_Reset_0/Synchronizer_0_0/Chain[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.927</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.273</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.654</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>2.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>2.322</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>2.671</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.671</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.814</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>3.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.164</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.520</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>3.611</cell>
 <cell>56</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[0]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.316</cell>
 <cell>5.927</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.927</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.682</cell>
 <cell>2.682</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>2.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>3.328</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.330</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.161</cell>
 <cell>3.491</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.362</cell>
 <cell>3.853</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.904</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.421</cell>
 <cell>4.325</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.147</cell>
 <cell>4.178</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.313</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[0]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>4.273</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.273</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1 to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell>0.624</cell>
 <cell>-0.078</cell>
 <cell>6.327</cell>
 <cell>6.405</cell>
 <cell>0.128</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[0]:D</cell>
 <cell>0.439</cell>
 <cell>-0.006</cell>
 <cell>4.143</cell>
 <cell>4.149</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell>0.467</cell>
 <cell>0.022</cell>
 <cell>4.161</cell>
 <cell>4.139</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[0]:D</cell>
 <cell>0.545</cell>
 <cell>0.102</cell>
 <cell>4.239</cell>
 <cell>4.137</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell>0.671</cell>
 <cell>0.208</cell>
 <cell>4.353</cell>
 <cell>4.145</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.405</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.078</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.537</cell>
 <cell>3.537</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>3.862</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>4.342</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>4.344</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>4.588</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.470</cell>
 <cell>5.058</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>5.131</cell>
 <cell>30</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.572</cell>
 <cell>5.703</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>5.872</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE0_RX_READY</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.455</cell>
 <cell>6.327</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.667</cell>
 <cell>6.728</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.586</cell>
 <cell>6.142</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>6.277</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>6.405</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.405</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0]:D</cell>
 <cell>0.157</cell>
 <cell>0.085</cell>
 <cell>3.858</cell>
 <cell>3.773</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncOutput[1]:D</cell>
 <cell>0.166</cell>
 <cell>0.095</cell>
 <cell>3.843</cell>
 <cell>3.748</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0]:D</cell>
 <cell>0.166</cell>
 <cell>0.095</cell>
 <cell>3.843</cell>
 <cell>3.748</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:D</cell>
 <cell>0.167</cell>
 <cell>0.096</cell>
 <cell>3.871</cell>
 <cell>3.775</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[0]:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:D</cell>
 <cell>0.168</cell>
 <cell>0.096</cell>
 <cell>3.847</cell>
 <cell>3.751</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.858</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.773</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.085</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.279</cell>
 <cell>2.279</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.492</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.843</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.845</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.988</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.304</cell>
 <cell>3.292</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.336</cell>
 <cell>30</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.365</cell>
 <cell>3.701</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.789</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>3.858</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.858</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.681</cell>
 <cell>2.681</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>2.929</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>3.359</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.361</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.525</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.879</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.930</cell>
 <cell>30</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.426</cell>
 <cell>4.356</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.647</cell>
 <cell>3.709</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>3.773</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.773</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1]:ALn</cell>
 <cell>0.213</cell>
 <cell>0.245</cell>
 <cell>3.907</cell>
 <cell>3.662</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[0]:ALn</cell>
 <cell>0.213</cell>
 <cell>0.246</cell>
 <cell>3.907</cell>
 <cell>3.661</cell>
 <cell>-0.040</cell>
 <cell>-0.007</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[2]:ALn</cell>
 <cell>0.282</cell>
 <cell>0.289</cell>
 <cell>3.964</cell>
 <cell>3.675</cell>
 <cell>-0.040</cell>
 <cell>-0.033</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[1]:ALn</cell>
 <cell>0.282</cell>
 <cell>0.289</cell>
 <cell>3.964</cell>
 <cell>3.675</cell>
 <cell>-0.040</cell>
 <cell>-0.033</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[0]:ALn</cell>
 <cell>0.282</cell>
 <cell>0.289</cell>
 <cell>3.964</cell>
 <cell>3.675</cell>
 <cell>-0.040</cell>
 <cell>-0.033</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.907</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.662</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.245</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.279</cell>
 <cell>2.279</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.492</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.843</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.845</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.988</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>3.291</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.335</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.359</cell>
 <cell>3.694</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>3.784</cell>
 <cell>25</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/syncOutput[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>3.907</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.907</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.681</cell>
 <cell>2.681</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>2.929</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>3.359</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.361</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.525</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.352</cell>
 <cell>3.877</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.928</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.419</cell>
 <cell>4.347</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.645</cell>
 <cell>3.702</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>3.662</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.662</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:ALn</cell>
 <cell>0.505</cell>
 <cell>-0.552</cell>
 <cell>5.987</cell>
 <cell>6.539</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[0]:ALn</cell>
 <cell>0.505</cell>
 <cell>-0.552</cell>
 <cell>5.987</cell>
 <cell>6.539</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.987</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.539</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.552</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.331</cell>
 <cell>3.331</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.334</cell>
 <cell>3.665</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.477</cell>
 <cell>4.142</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.142</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.243</cell>
 <cell>4.385</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.469</cell>
 <cell>4.854</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.927</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.555</cell>
 <cell>5.482</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.170</cell>
 <cell>5.652</cell>
 <cell>56</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.335</cell>
 <cell>5.987</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.987</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB2:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.544</cell>
 <cell>6.012</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.096</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>6.738</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.240</cell>
 <cell>6.498</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>6.633</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.094</cell>
 <cell>6.539</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.539</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]:D</cell>
 <cell>0.631</cell>
 <cell>0.129</cell>
 <cell>4.299</cell>
 <cell>4.170</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]:D</cell>
 <cell>0.655</cell>
 <cell>0.144</cell>
 <cell>4.323</cell>
 <cell>4.179</cell>
 <cell>0.061</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[1]:ALn</cell>
 <cell>0.649</cell>
 <cell>0.251</cell>
 <cell>4.317</cell>
 <cell>4.066</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[0]:ALn</cell>
 <cell>0.649</cell>
 <cell>0.251</cell>
 <cell>4.317</cell>
 <cell>4.066</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock:ALn</cell>
 <cell>0.649</cell>
 <cell>0.251</cell>
 <cell>4.317</cell>
 <cell>4.066</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.299</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.170</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.129</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>3.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.314</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.756</cell>
 <cell>84</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.381</cell>
 <cell>4.137</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>4.169</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>4.299</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.299</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.681</cell>
 <cell>2.681</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>2.929</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>3.359</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.361</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>3.525</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.352</cell>
 <cell>3.877</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>3.928</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>4.346</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.375</cell>
 <cell>3.971</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.106</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.170</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.170</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.377</cell>
 <cell>-5.339</cell>
 <cell>1.691</cell>
 <cell>7.030</cell>
 <cell>0.127</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.391</cell>
 <cell>-5.325</cell>
 <cell>1.705</cell>
 <cell>7.030</cell>
 <cell>0.127</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.691</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.030</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-5.339</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>0.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>0.739</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.575</cell>
 <cell>1.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>1.485</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/clk_in_rot[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>1.691</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.691</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.550</cell>
 <cell>6.018</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.102</cell>
 <cell>30</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>6.768</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>6.903</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>7.030</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.030</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.542</cell>
 <cell>-5.164</cell>
 <cell>1.833</cell>
 <cell>6.997</cell>
 <cell>0.128</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.558</cell>
 <cell>-5.148</cell>
 <cell>1.849</cell>
 <cell>6.997</cell>
 <cell>0.128</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.833</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-5.164</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>0.642</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>0.715</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.576</cell>
 <cell>1.291</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>1.460</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/clk_in_rot[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.373</cell>
 <cell>1.833</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.833</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.548</cell>
 <cell>6.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.100</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.634</cell>
 <cell>6.734</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>6.869</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>6.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.388</cell>
 <cell>-5.348</cell>
 <cell>1.649</cell>
 <cell>6.997</cell>
 <cell>0.128</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.470</cell>
 <cell>-5.266</cell>
 <cell>1.731</cell>
 <cell>6.997</cell>
 <cell>0.128</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.649</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-5.348</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.651</cell>
 <cell>0.651</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>0.724</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>1.261</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>1.430</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/clk_in_rot[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.219</cell>
 <cell>1.649</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.649</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.548</cell>
 <cell>6.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.100</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.634</cell>
 <cell>6.734</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>6.869</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>6.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.712</cell>
 <cell>-5.032</cell>
 <cell>1.994</cell>
 <cell>7.026</cell>
 <cell>0.127</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.785</cell>
 <cell>-4.959</cell>
 <cell>2.067</cell>
 <cell>7.026</cell>
 <cell>0.127</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.994</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.026</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-5.032</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.645</cell>
 <cell>0.645</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>0.718</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.564</cell>
 <cell>1.282</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>1.451</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/clk_in_rot[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.543</cell>
 <cell>1.994</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.994</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.546</cell>
 <cell>6.014</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.098</cell>
 <cell>31</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_XCVR_REF_Clock</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>6.764</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>6.899</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>7.026</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.026</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.501</cell>
 <cell>-5.201</cell>
 <cell>1.835</cell>
 <cell>7.036</cell>
 <cell>0.128</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.514</cell>
 <cell>-5.188</cell>
 <cell>1.848</cell>
 <cell>7.036</cell>
 <cell>0.128</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.835</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.036</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-5.201</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.696</cell>
 <cell>0.696</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>0.769</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>1.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>1.503</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/clk_in_rot[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.332</cell>
 <cell>1.835</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.835</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>6.020</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.104</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.669</cell>
 <cell>6.773</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>6.908</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>7.036</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.036</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.542</cell>
 <cell>-5.152</cell>
 <cell>1.847</cell>
 <cell>6.999</cell>
 <cell>0.128</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.546</cell>
 <cell>-5.148</cell>
 <cell>1.851</cell>
 <cell>6.999</cell>
 <cell>0.128</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.847</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.999</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-5.152</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.678</cell>
 <cell>0.678</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>0.751</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>1.305</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>1.474</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/clk_in_rot[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.373</cell>
 <cell>1.847</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.847</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>6.020</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.104</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.632</cell>
 <cell>6.736</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>6.871</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>6.999</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.999</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9]:D</cell>
 <cell>0.167</cell>
 <cell>0.094</cell>
 <cell>0.991</cell>
 <cell>0.897</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.168</cell>
 <cell>0.096</cell>
 <cell>1.012</cell>
 <cell>0.916</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0]:D</cell>
 <cell>0.169</cell>
 <cell>0.097</cell>
 <cell>0.993</cell>
 <cell>0.896</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10]:D</cell>
 <cell>0.170</cell>
 <cell>0.098</cell>
 <cell>0.994</cell>
 <cell>0.896</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1]:D</cell>
 <cell>0.170</cell>
 <cell>0.099</cell>
 <cell>0.995</cell>
 <cell>0.896</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.991</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.897</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.094</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.432</cell>
 <cell>0.432</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.476</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.348</cell>
 <cell>0.824</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>0.912</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg_Z[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>0.991</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.991</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>0.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.555</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.408</cell>
 <cell>0.963</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.130</cell>
 <cell>0.833</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>0.897</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.897</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.449</cell>
 <cell>0.481</cell>
 <cell>1.293</cell>
 <cell>0.812</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.449</cell>
 <cell>0.481</cell>
 <cell>1.293</cell>
 <cell>0.812</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.293</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.812</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.481</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.432</cell>
 <cell>0.432</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.476</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.368</cell>
 <cell>0.844</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>0.935</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>1.293</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.293</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>0.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.555</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.133</cell>
 <cell>0.852</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>0.812</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.812</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4]:D</cell>
 <cell>0.164</cell>
 <cell></cell>
 <cell>3.670</cell>
 <cell></cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1]:D</cell>
 <cell>0.167</cell>
 <cell></cell>
 <cell>3.668</cell>
 <cell></cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0]:D</cell>
 <cell>0.166</cell>
 <cell></cell>
 <cell>3.667</cell>
 <cell></cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9]:D</cell>
 <cell>0.170</cell>
 <cell></cell>
 <cell>3.669</cell>
 <cell></cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5]:D</cell>
 <cell>0.166</cell>
 <cell></cell>
 <cell>3.672</cell>
 <cell></cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.670</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>2.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>2.322</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>2.671</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.671</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.814</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.301</cell>
 <cell>3.115</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.159</cell>
 <cell>234</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>3.506</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.594</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>3.670</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.670</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>N/C</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.411</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[9]:ALn</cell>
 <cell>0.233</cell>
 <cell>2.963</cell>
 <cell>3.901</cell>
 <cell>0.938</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10]:ALn</cell>
 <cell>0.233</cell>
 <cell>2.963</cell>
 <cell>3.901</cell>
 <cell>0.938</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0]:ALn</cell>
 <cell>0.233</cell>
 <cell>2.964</cell>
 <cell>3.901</cell>
 <cell>0.937</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[8]:ALn</cell>
 <cell>0.234</cell>
 <cell>2.965</cell>
 <cell>3.902</cell>
 <cell>0.937</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>0.381</cell>
 <cell>3.003</cell>
 <cell>4.049</cell>
 <cell>1.046</cell>
 <cell>0.061</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[9]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.901</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.938</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.963</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>3.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.314</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>3.758</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[9]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>3.901</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.901</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>0.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.555</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[9]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.423</cell>
 <cell>0.978</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[9]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>0.938</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.938</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>1.188</cell>
 <cell>1.055</cell>
 <cell>2.068</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:EN</cell>
 <cell>1.188</cell>
 <cell>1.055</cell>
 <cell>2.068</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:EN</cell>
 <cell>1.189</cell>
 <cell>1.056</cell>
 <cell>2.069</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:EN</cell>
 <cell>1.189</cell>
 <cell>1.056</cell>
 <cell>2.069</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:EN</cell>
 <cell>1.188</cell>
 <cell>1.056</cell>
 <cell>2.068</cell>
 <cell>1.012</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.068</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.055</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.409</cell>
 <cell>0.409</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.453</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>0.880</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>1.096</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>1.617</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.670</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>1.739</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>1.825</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.853</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>1.885</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.183</cell>
 <cell>2.068</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.068</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>0.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.555</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>1.333</cell>
 <cell>1.194</cell>
 <cell>2.207</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:EN</cell>
 <cell>1.333</cell>
 <cell>1.194</cell>
 <cell>2.207</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:EN</cell>
 <cell>1.334</cell>
 <cell>1.195</cell>
 <cell>2.208</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:EN</cell>
 <cell>1.334</cell>
 <cell>1.195</cell>
 <cell>2.208</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:EN</cell>
 <cell>1.333</cell>
 <cell>1.195</cell>
 <cell>2.207</cell>
 <cell>1.012</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.194</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>0.418</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.462</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>0.874</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>1.065</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.729</cell>
 <cell>1.794</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.847</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE2_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>1.911</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.964</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.992</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>2.024</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.183</cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>0.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.555</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>1.463</cell>
 <cell>1.320</cell>
 <cell>2.333</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:EN</cell>
 <cell>1.463</cell>
 <cell>1.320</cell>
 <cell>2.333</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:EN</cell>
 <cell>1.464</cell>
 <cell>1.321</cell>
 <cell>2.334</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:EN</cell>
 <cell>1.464</cell>
 <cell>1.321</cell>
 <cell>2.334</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:EN</cell>
 <cell>1.463</cell>
 <cell>1.321</cell>
 <cell>2.333</cell>
 <cell>1.012</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.333</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.320</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>0.412</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.456</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.414</cell>
 <cell>0.870</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.233</cell>
 <cell>1.103</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.799</cell>
 <cell>1.902</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.955</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE3_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.058</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>2.090</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>2.118</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>2.150</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.183</cell>
 <cell>2.333</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.333</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>0.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.555</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>1.585</cell>
 <cell>1.488</cell>
 <cell>2.501</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:EN</cell>
 <cell>1.585</cell>
 <cell>1.488</cell>
 <cell>2.501</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:EN</cell>
 <cell>1.586</cell>
 <cell>1.489</cell>
 <cell>2.502</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:EN</cell>
 <cell>1.586</cell>
 <cell>1.489</cell>
 <cell>2.502</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:EN</cell>
 <cell>1.585</cell>
 <cell>1.489</cell>
 <cell>2.501</cell>
 <cell>1.012</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.501</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.488</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.456</cell>
 <cell>0.456</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.500</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.416</cell>
 <cell>0.916</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>1.114</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.995</cell>
 <cell>2.109</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>2.162</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.070</cell>
 <cell>2.232</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>2.318</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.183</cell>
 <cell>2.501</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.501</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>0.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.555</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>1.469</cell>
 <cell>1.374</cell>
 <cell>2.387</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:EN</cell>
 <cell>1.469</cell>
 <cell>1.374</cell>
 <cell>2.387</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:EN</cell>
 <cell>1.470</cell>
 <cell>1.375</cell>
 <cell>2.388</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:EN</cell>
 <cell>1.470</cell>
 <cell>1.375</cell>
 <cell>2.388</cell>
 <cell>1.013</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:EN</cell>
 <cell>1.469</cell>
 <cell>1.375</cell>
 <cell>2.387</cell>
 <cell>1.012</cell>
 <cell>0.028</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.387</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.374</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.447</cell>
 <cell>0.447</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.491</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>0.918</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>1.134</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.830</cell>
 <cell>1.964</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>2.017</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>2.151</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>2.204</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.183</cell>
 <cell>2.387</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.387</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>0.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.555</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.168</cell>
 <cell>0.097</cell>
 <cell>0.985</cell>
 <cell>0.888</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.170</cell>
 <cell>0.098</cell>
 <cell>0.987</cell>
 <cell>0.889</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.212</cell>
 <cell>0.140</cell>
 <cell>1.029</cell>
 <cell>0.889</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.888</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.097</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.409</cell>
 <cell>0.409</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.453</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.364</cell>
 <cell>0.817</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>0.905</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.080</cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.476</cell>
 <cell>0.476</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.527</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.425</cell>
 <cell>0.952</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.128</cell>
 <cell>0.824</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>0.888</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.888</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.172</cell>
 <cell>0.204</cell>
 <cell>0.989</cell>
 <cell>0.785</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.172</cell>
 <cell>0.204</cell>
 <cell>0.989</cell>
 <cell>0.785</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.989</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.785</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.204</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.409</cell>
 <cell>0.409</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.453</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.364</cell>
 <cell>0.817</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>0.907</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>0.989</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.989</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.476</cell>
 <cell>0.476</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.527</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.426</cell>
 <cell>0.953</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.128</cell>
 <cell>0.825</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>0.785</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.785</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>0.518</cell>
 <cell>3.170</cell>
 <cell>4.186</cell>
 <cell>1.016</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>0.632</cell>
 <cell>3.388</cell>
 <cell>4.300</cell>
 <cell>0.912</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>0.633</cell>
 <cell>3.389</cell>
 <cell>4.301</cell>
 <cell>0.912</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.186</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.170</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>3.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.314</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.756</cell>
 <cell>84</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.381</cell>
 <cell>4.137</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>4.169</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.017</cell>
 <cell>4.186</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.186</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.476</cell>
 <cell>0.476</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.527</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.425</cell>
 <cell>0.952</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.166</cell>
 <cell>0.095</cell>
 <cell>0.968</cell>
 <cell>0.873</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.172</cell>
 <cell>0.101</cell>
 <cell>0.974</cell>
 <cell>0.873</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.218</cell>
 <cell>0.146</cell>
 <cell>1.020</cell>
 <cell>0.874</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.968</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.873</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.095</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>0.418</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.462</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>0.802</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>0.890</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>0.968</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.968</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.487</cell>
 <cell>0.487</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.538</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.397</cell>
 <cell>0.935</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.126</cell>
 <cell>0.809</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>0.873</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.873</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.455</cell>
 <cell>0.487</cell>
 <cell>1.257</cell>
 <cell>0.770</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.455</cell>
 <cell>0.488</cell>
 <cell>1.257</cell>
 <cell>0.769</cell>
 <cell>-0.040</cell>
 <cell>-0.007</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.257</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.770</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.487</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>0.418</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.462</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>0.802</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>0.892</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.365</cell>
 <cell>1.257</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.257</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.487</cell>
 <cell>0.487</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.538</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.398</cell>
 <cell>0.936</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.126</cell>
 <cell>0.810</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>0.770</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.770</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>0.747</cell>
 <cell>3.415</cell>
 <cell>4.415</cell>
 <cell>1.000</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>1.099</cell>
 <cell>3.871</cell>
 <cell>4.767</cell>
 <cell>0.896</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>1.099</cell>
 <cell>3.872</cell>
 <cell>4.767</cell>
 <cell>0.895</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.415</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.415</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>3.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.314</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.756</cell>
 <cell>84</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>4.366</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>4.398</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.017</cell>
 <cell>4.415</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.415</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.487</cell>
 <cell>0.487</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.538</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.398</cell>
 <cell>0.936</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.171</cell>
 <cell>0.099</cell>
 <cell>0.985</cell>
 <cell>0.886</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.212</cell>
 <cell>0.140</cell>
 <cell>1.026</cell>
 <cell>0.886</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.216</cell>
 <cell>0.145</cell>
 <cell>1.030</cell>
 <cell>0.885</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.886</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.099</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>0.412</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.456</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>0.814</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>0.902</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/clk_in_rot[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.481</cell>
 <cell>0.481</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.532</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>0.950</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.128</cell>
 <cell>0.822</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>0.886</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.886</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.406</cell>
 <cell>0.438</cell>
 <cell>1.220</cell>
 <cell>0.782</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.406</cell>
 <cell>0.438</cell>
 <cell>1.220</cell>
 <cell>0.782</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.220</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.782</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.438</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>0.412</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.456</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>0.814</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>0.904</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>1.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.220</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.481</cell>
 <cell>0.481</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.532</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>0.950</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.128</cell>
 <cell>0.822</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>0.782</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.782</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>0.587</cell>
 <cell>3.242</cell>
 <cell>4.255</cell>
 <cell>1.013</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>0.836</cell>
 <cell>3.595</cell>
 <cell>4.504</cell>
 <cell>0.909</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>0.836</cell>
 <cell>3.595</cell>
 <cell>4.504</cell>
 <cell>0.909</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.255</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.242</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>3.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.314</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.756</cell>
 <cell>84</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.450</cell>
 <cell>4.206</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>4.238</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.017</cell>
 <cell>4.255</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.255</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.481</cell>
 <cell>0.481</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.532</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.417</cell>
 <cell>0.949</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.170</cell>
 <cell>0.098</cell>
 <cell>1.040</cell>
 <cell>0.942</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.209</cell>
 <cell>0.138</cell>
 <cell>1.079</cell>
 <cell>0.941</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.212</cell>
 <cell>0.140</cell>
 <cell>1.082</cell>
 <cell>0.942</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.040</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.942</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.098</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.463</cell>
 <cell>0.463</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.507</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.363</cell>
 <cell>0.870</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>0.958</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/clk_in_rot[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>1.040</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.040</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.540</cell>
 <cell>0.540</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.591</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>1.015</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.137</cell>
 <cell>0.878</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>0.942</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.942</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.172</cell>
 <cell>0.204</cell>
 <cell>1.042</cell>
 <cell>0.838</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.172</cell>
 <cell>0.204</cell>
 <cell>1.042</cell>
 <cell>0.838</cell>
 <cell>-0.040</cell>
 <cell>-0.008</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.838</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.204</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.463</cell>
 <cell>0.463</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.507</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.363</cell>
 <cell>0.870</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>0.960</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>1.042</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.540</cell>
 <cell>0.540</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.591</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>1.015</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.137</cell>
 <cell>0.878</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>0.838</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.838</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>0.919</cell>
 <cell>3.509</cell>
 <cell>4.587</cell>
 <cell>1.078</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>1.240</cell>
 <cell>3.934</cell>
 <cell>4.908</cell>
 <cell>0.974</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>1.240</cell>
 <cell>3.934</cell>
 <cell>4.908</cell>
 <cell>0.974</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.587</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.078</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.509</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>3.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.314</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.756</cell>
 <cell>84</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.781</cell>
 <cell>4.537</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>4.569</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.018</cell>
 <cell>4.587</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.587</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.540</cell>
 <cell>0.540</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.591</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.423</cell>
 <cell>1.014</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>1.078</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.078</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.166</cell>
 <cell>0.094</cell>
 <cell>1.009</cell>
 <cell>0.915</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.211</cell>
 <cell>0.140</cell>
 <cell>1.054</cell>
 <cell>0.914</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.213</cell>
 <cell>0.142</cell>
 <cell>1.056</cell>
 <cell>0.914</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.009</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.915</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.094</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.447</cell>
 <cell>0.447</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.491</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.352</cell>
 <cell>0.843</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>0.931</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>1.009</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.009</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>0.521</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.572</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>0.984</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.133</cell>
 <cell>0.851</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>0.915</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.915</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.210</cell>
 <cell>0.243</cell>
 <cell>1.053</cell>
 <cell>0.810</cell>
 <cell>-0.040</cell>
 <cell>-0.007</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.210</cell>
 <cell>0.243</cell>
 <cell>1.053</cell>
 <cell>0.810</cell>
 <cell>-0.040</cell>
 <cell>-0.007</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.053</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.810</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.243</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.447</cell>
 <cell>0.447</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>0.491</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.352</cell>
 <cell>0.843</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>0.933</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>1.053</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.053</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>0.521</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.572</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.411</cell>
 <cell>0.983</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.133</cell>
 <cell>0.850</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>0.810</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.810</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>0.596</cell>
 <cell>3.216</cell>
 <cell>4.264</cell>
 <cell>1.048</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>0.797</cell>
 <cell>3.521</cell>
 <cell>4.465</cell>
 <cell>0.944</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>0.797</cell>
 <cell>3.521</cell>
 <cell>4.465</cell>
 <cell>0.944</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.264</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.048</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.216</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.280</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.816</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>2.959</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>3.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.314</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.756</cell>
 <cell>84</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.461</cell>
 <cell>4.217</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>4.249</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.015</cell>
 <cell>4.264</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.264</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>0.521</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.572</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>0.984</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>1.048</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.048</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FTDI_nRXF</cell>
 <cell>DBGport_0</cell>
 <cell>7.416</cell>
 <cell></cell>
 <cell>7.416</cell>
 <cell></cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FTDI_nRXF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DBGport_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.416</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FTDI_nRXF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FTDI_nRXF_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>FTDI_nRXF</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FTDI_nRXF_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.670</cell>
 <cell>0.670</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FTDI_nRXF_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>FTDI_nRXF_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.670</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FTDI_nRXF_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.790</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>FTDI_nRXF_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.509</cell>
 <cell>5.299</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.267</cell>
 <cell>5.566</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DBGport_0_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.566</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.850</cell>
 <cell>7.416</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DBGport_0</cell>
 <cell>net</cell>
 <cell>DBGport_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.416</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.416</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FTDI_nRXF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DBGport_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
