module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
wire carry_wire;
    add16 aa(.a(a[15:0]) , .b(b[15:0]) , .cin(1'b0) , .sum(sum[15:0]), .cout(carry_wire));
    add16 bb(.a(a[31:16]) , .b(b[31:16]) , .cin(carry_wire) , .sum(sum[31:16]), .cout());             
endmodule
